timestamp 1714565245
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use 7b_divider_magic 7b_divider_magic_2 1 0 6231 0 1 -16896
use A_MUX A_MUX_5 1 0 16712 0 1 -3124
use Tappered_Buffer Tappered_Buffer_8 -1 0 12287 0 1 6101
use VCO_DFF_C VCO_DFF_C_0 1 0 24282 0 1 -1600
use Tappered_Buffer Tappered_Buffer_7 -1 0 11108 0 1 10738
use Current_Mirror_Top Current_Mirror_Top_0 -1 0 2228 0 1 10249
use INV_2 INV_2_1 1 0 11228 0 1 13239
use INV_2 INV_2_0 1 0 11673 0 1 7901
use PFD_T2 PFD_T2_0 1 0 22661 0 1 8437
use A_MUX A_MUX_4 -1 0 30867 0 -1 8419
use A_MUX A_MUX_3 -1 0 30924 0 -1 11425
use A_MUX A_MUX_2 1 0 18240 0 1 7818
use A_MUX A_MUX_1 1 0 18282 0 -1 12510
use CP_1 CP_1_0 1 0 33105 0 1 10459
use A_MUX A_MUX_6 1 0 36417 0 -1 12138
use Tappered_Buffer Tappered_Buffer_6 -1 0 4941 0 1 26954
use 7b_divider_magic 7b_divider_magic_1 0 -1 9619 -1 0 62378
use Tappered_Buffer Tappered_Buffer_5 1 0 48878 0 -1 -10328
use Tappered_Buffer Tappered_Buffer_2 1 0 58351 0 1 8237
use Tappered_Buffer Tappered_Buffer_1 1 0 50390 0 1 8230
use Tappered_Buffer Tappered_Buffer_0 1 0 50570 0 1 3553
use RES_74k RES_74k_0 1 0 38279 0 1 8429
use cap_11p cap_11p_0 1 0 94240 0 1 13088
use A_MUX A_MUX_0 1 0 42495 0 1 4782
use 7b_divider_magic 7b_divider_magic_0 1 0 57381 0 1 -16876
use Tappered_Buffer Tappered_Buffer_3 -1 0 94996 0 1 3197
use cap_240p cap_240p_0 1 0 89483 0 -1 28277
port "SD2_1" 82 1970 11950 1970 11950 m2
port "G1_1" 84 940 13900 940 13900 m2
port "G1_2" 80 2100 14450 2100 14450 m2
port "SD0_1" 81 1230 14410 1230 14410 m2
port "A3" 79 2530 15190 2530 15190 m2
port "SD01" 85 -170 15280 -170 15280 m2
port "A0" 78 2480 16670 2480 16670 m2
port "OUT11" 55 95190 -18410 95190 -18410 m1
port "P12" 64 80070 -17980 80070 -17980 m1
port "Q14" 62 79160 -15880 79160 -15880 m1
port "Q15" 61 65360 -15960 65360 -15960 m1
port "OUT01" 54 43780 -18390 43780 -18390 m1
port "P02" 52 28920 -18000 28920 -18000 m1
port "Q04" 51 28010 -15010 28010 -15010 m1
port "Q05" 48 14210 -15910 14210 -15910 m1
port "Q13" 60 80010 -12090 80010 -12090 m1
port "Q16" 59 64260 -11900 64260 -11900 m1
port "Q17" 63 65000 -10230 65000 -10230 m1
port "Q03" 50 28860 -12250 28860 -12250 m1
port "Q06" 49 13110 -12310 13110 -12310 m1
port "Q07" 46 13860 -10180 13860 -10180 m1
port "DIV_OUT" 74 48873 -14249 48873 -14249 m1
port "OUT1" 21 99070 -7610 99070 -7610 m1
port "Q11" 58 79910 -7950 79910 -7950 m1
port "Q12" 57 64250 -7650 64250 -7650 m1
port "LD1" 56 57550 -8180 57550 -8180 m1
port "Q01" 47 28770 -7800 28770 -7800 m1
port "Q02" 45 13110 -7700 13110 -7700 m1
port "LD0" 53 6410 -8020 6410 -8020 m1
port "D15" 25 99171 -4022 99171 -4022 m1
port "D14" 24 99146 -3471 99146 -3471 m1
port "D12" 23 99090 -2966 99090 -2966 m1
port "D13" 22 99137 -2090 99137 -2090 m1
port "D4" 27 4793 -4573 4793 -4573 m1
port "D6" 28 4742 -4063 4742 -4063 m1
port "D1" 29 4675 -3537 4675 -3537 m1
port "D5" 30 4723 -3078 4723 -3078 m1
port "D0" 31 4752 -2715 4752 -2715 m1
port "S7" 26 4423 -2365 4423 -2365 m1
port "D2" 32 4646 -1595 4646 -1595 m1
port "D3" 33 4579 -1155 4579 -1155 m1
port "VSS" 86 50943 -423 50943 -423 m1
port "OUT" 20 56817 2078 56817 2078 m1
port "OUTB" 19 56568 6749 56568 6749 m1
port "S4" 14 43370 4280 43370 4280 m1
port "VCTRL_IN" 13 42870 4240 42870 4240 m1
port "VCTRL_OBV" 44 39830 6510 39830 6510 m1
port "S3" 5 22036 6756 22036 6756 m1
port "S6" 8 17988 6714 17988 6714 m1
port "DN1" 16 26214 8908 26214 8908 m1
port "UP1" 15 26249 11574 26249 11574 m1
port "VDD" 12 30024 14122 30024 14122 m1
port "S1" 7 19290 14218 19290 14218 m1
port "DN_OUT" 40 5730 4634 5730 4634 m1
port "DN" 42 22016 14545 22016 14545 m2
port "UP_OUT" 39 4188 9245 4188 9245 m1
port "ITAIL" 75 2488 10382 2488 10382 m1
port "G2_1" 83 1720 10740 1720 10740 m1
port "UP" 41 21999 15127 21999 15127 m2
port "DN_INPUT" 10 21858 13590 21858 13590 m1
port "S2" 6 21788 13207 21788 13207 m1
port "G_sink_dn" 4 1919 15268 1919 15268 m1
port "G_sink_up" 3 1916 15531 1916 15531 m1
port "G_source_dn" 2 1382 15902 1382 15902 m1
port "G_source_up" 1 1578 15993 1578 15993 m1
port "ITAIL_SINK" 77 5143 15231 5143 15231 m1
port "ITAIL_SRC" 76 5149 16633 5149 16633 m1
port "LF_OFFCHIP" 17 22703 16344 22703 16344 m1
port "F_IN" 11 18022 14399 18022 14399 m1
port "S5" 18 26307 16690 26307 16690 m1
port "UP_INPUT" 9 21995 13993 21995 13993 m1
port "PRE_SCALAR" 38 -3814 24857 -3814 24857 m1
port "OUT21" 65 8667 22935 8667 22935 m1
port "VDD_TEST" 43 99365 4556 99365 4556 m1
port "D10" 37 -3049 36634 -3049 36634 m1
port "Q23" 72 4469 39744 4469 39744 m1
port "Q21" 71 137 39812 137 39812 m1
port "Q24" 73 7673 40583 7673 40583 m1
port "D9" 36 -3184 43467 -3184 43467 m1
port "D7" 35 -3154 44010 -3154 44010 m1
port "LD2" 70 -1095 48432 -1095 48432 m1
port "D8" 34 -3395 52547 -3395 52547 m1
port "Q25" 68 8628 54398 8628 54398 m1
port "Q27" 67 2862 54749 2862 54749 m1
port "Q26" 66 4687 55482 4687 55482 m1
port "Q22" 69 -561 55487 -561 55487 m1
node "m5_85331_n528#" 0 39068.9 85331 -528 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37880336 224820
node "m4_39504_n25347#" 4 7317.94 39504 -25347 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9245184 40862 0 0
node "m4_n7940_n28288#" 0 73509.6 -7940 -28288 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144961953 341218 0 0
node "m3_78405_n14665#" 7 6322.34 78405 -14665 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4045041 35484 0 0 0 0
node "m3_67579_n5310#" 1 502.857 67579 -5310 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224865 2972 0 0 0 0
node "m3_57040_n5286#" 1 919.168 57040 -5286 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 521096 5340 0 0 0 0
node "m3_34855_n14685#" 4 3355.76 34855 -14685 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2139291 18984 0 0 0 0
node "m3_n2135_50814#" 1 498.255 -2135 50814 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 233586 3074 0 0 0 0
node "m3_n2499_60442#" 1 1002.03 -2499 60442 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 562436 5730 0 0 0 0
node "m2_18271_n1063#" 0 6229.1 18271 -1063 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 243988 2122 7920192 47816 0 0 0 0
node "m2_26250_8881#" 1 804.7 26250 8881 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308256 4360 0 0 0 0 0 0
node "m2_34756_9620#" 8 7552.67 34756 9620 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5275406 43296 0 0 0 0 0 0
node "m2_23388_11515#" 0 89.0821 23388 11515 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24939 632 0 0 0 0 0 0
node "m2_26304_11491#" 1 777.477 26304 11491 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357273 4812 0 0 0 0 0 0
node "SD2_1" 1 162.143 1970 11950 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22736 924 0 0 0 0 0 0
node "G1_1" 0 101.228 940 13900 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 0 0 0 0 0 0
node "G1_2" 0 74.6564 2100 14450 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9856 464 0 0 0 0 0 0
node "SD0_1" 1 208.539 1230 14410 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31136 1224 0 0 0 0 0 0
node "A3" 0 81.1487 2530 15190 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10904 492 0 0 0 0 0 0
node "SD01" 0 126.972 -170 15280 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17136 724 0 0 0 0 0 0
node "A0" 1 147.19 2480 16670 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20862 846 0 0 0 0 0 0
node "OUT11" 1 2057.53 95190 -18410 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1035584 6588 0 0 0 0 0 0 0 0
node "P12" 1 298.913 80070 -17980 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30176 1404 0 0 0 0 0 0 0 0
node "Q14" 2 635.384 79160 -15880 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73944 2948 0 0 0 0 0 0 0 0
node "Q15" 2 465.145 65360 -15960 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54708 2156 0 0 0 0 0 0 0 0
node "m1_77165_n14593#" 1 378.398 77165 -14593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42330 1762 0 0 0 0 0 0 0 0
node "OUT01" 1 1972.74 43780 -18390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 989824 6328 0 0 0 0 0 0 0 0
node "P02" 1 131.989 28920 -18000 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12236 624 0 0 0 0 0 0 0 0
node "m1_19853_n16443#" 0 86.7019 19853 -16443 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9625 404 0 0 0 0 0 0 0 0
node "Q04" 1 345.673 28010 -15010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39104 1608 0 0 0 0 0 0 0 0
node "Q05" 1 211.609 14210 -15910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24035 984 0 0 0 0 0 0 0 0
node "m1_25725_n14613#" 3 689.202 25725 -14613 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79050 3202 0 0 0 0 0 0 0 0
node "Q13" 1 320.313 80010 -12090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32476 1504 0 0 0 0 0 0 0 0
node "Q16" 2 417.48 64260 -11900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44544 1952 0 0 0 0 0 0 0 0
node "Q17" 1 279.637 65000 -10230 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28623 1312 0 0 0 0 0 0 0 0
node "Q03" 2 354.554 28860 -12250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36156 1664 0 0 0 0 0 0 0 0
node "Q06" 1 207.037 13110 -12310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21024 972 0 0 0 0 0 0 0 0
node "Q07" 1 161.949 13860 -10180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15456 764 0 0 0 0 0 0 0 0
node "m1_48405_n9663#" 1 23568.5 48405 -9663 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 185167 2722 23328582 96510 0 0 0 0 0 0
node "m1_37498_n8979#" 0 129.728 37498 -8979 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18688 658 0 0 0 0 0 0 0 0
node "m1_34288_n8979#" 0 130.911 34288 -8979 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19092 664 0 0 0 0 0 0 0 0
node "DIV_OUT" 0 101889 48873 -14249 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79751481 219284 211688 1878 0 0 0 0 0 0
node "OUT1" 4 5893.52 99070 -7610 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168640 2032 3601932 26000 0 0 0 0 0 0
node "Q11" 1 417.49 79910 -7950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74700 1840 0 0 0 0 0 0 0 0
node "Q12" 1 321.225 64250 -7650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33182 1506 0 0 0 0 0 0 0 0
node "LD1" 2 488.434 57550 -8180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51512 2286 0 0 0 0 0 0 0 0
node "Q01" 0 187.368 28770 -7800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29700 840 0 0 0 0 0 0 0 0
node "Q02" 1 175.881 13110 -7700 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17249 828 0 0 0 0 0 0 0 0
node "LD0" 1 299.787 6410 -8020 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30832 1406 0 0 0 0 0 0 0 0
node "m1_46331_n7299#" 1 1486.27 46331 -7299 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 530862 5566 0 0 0 0 0 0 0 0
node "m1_35448_n7135#" 0 93.8458 35448 -7135 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12717 476 0 0 0 0 0 0 0 0
node "D15" 6 4688.71 99171 -4022 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 4695355 34572 0 0 0 0
node "D14" 1 4342.24 99146 -3471 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 7337127 49568 0 0 0 0
node "D12" 1 3840.87 99090 -2966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 5147270 50844 0 0 0 0
node "D13" 1 11056.8 99137 -2090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 10035960 69698 0 0 0 0
node "m1_18482_n5517#" 1 1646.43 18482 -5517 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 851643 5272 0 0 0 0 0 0 0 0
node "D4" 8 6678.54 4793 -4573 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2408735 29246 102860 1296 266444 2782 0 0 0 0
node "D6" 9 5402.05 4742 -4063 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2397185 29106 102860 1296 660828 6224 0 0 0 0
node "D1" 14 6535.04 4675 -3537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2383820 28944 102860 1296 2341565 26026 0 0 0 0
node "D5" 13 5825.2 4723 -3078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2373260 28816 102860 1296 3429394 27994 0 0 0 0
node "D0" 21 6988.76 4752 -2715 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2391905 29042 102860 1296 3426042 45300 0 0 0 0
node "S7" 18 9782.82 4423 -2365 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1614367 28328 3183642 31976 0 0 0 0 0 0
node "m1_89820_n564#" 2 1994.51 89820 -564 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199198 2148 896467 8056 0 0 0 0 0 0
node "m1_95089_2270#" 2 5106.8 95089 2270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 371700 2462 3699460 20288 0 0 0 0 0 0
node "D2" 8 7798.13 4646 -1595 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2403290 29180 102860 1296 5758141 48410 0 0 0 0
node "D3" 8 10991.4 4579 -1155 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2436955 29270 150220 1552 9985462 63604 0 0 0 0
node "VSS" 9 18806.2 50943 -423 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7595604 40666 3717404 27962 0 0 0 0 0 0
node "OUT" 1 22597.2 56817 2078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 393756 4554 16834129 117044 0 0 0 0 0 0
node "m1_47943_864#" 4 2702.22 47943 864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 805704 11572 0 0 0 0 0 0 0 0
node "m1_56294_5050#" 1 1158.95 56294 5050 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 387660 4624 0 0 0 0 0 0 0 0
node "OUTB" 1 15846.4 56568 6749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 329501 4328 19076187 96992 0 0 0 0 0 0
node "S4" 0 144.805 43370 4280 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "VCTRL_IN" 0 144.805 42870 4240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "m1_40396_4708#" 0 1371.45 40396 4708 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 661548 4498 0 0 0 0 0 0 0 0
node "m1_43759_5971#" 9 21556 43759 5971 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 388618 6288 295438 4392 7000439 42302 18751024 73856 0 0
node "VCTRL_OBV" 12 8669.05 39830 6510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783724 8868 811044 8410 3669495 35878 0 0 0 0
node "m1_48076_2220#" 9 11755.3 48076 2220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4706178 43976 0 0 0 0 0 0 0 0
node "m1_32225_5373#" 0 239.559 32225 5373 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43888 1052 0 0 0 0 0 0 0 0
node "m1_33953_8519#" 2 6360.44 33953 8519 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3892800 17796 0 0 0 0 0 0 0 0
node "m1_33754_9608#" 0 61.7632 33754 9608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5700 302 0 0 0 0 0 0 0 0
node "m1_27871_5059#" 0 1124.72 27871 5059 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 567313 3652 0 0 0 0 0 0 0 0
node "S3" 13 20319.9 22036 6756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6277125 35778 3940955 38666 6012763 47798 0 0 0 0
node "S6" 8 13084.9 17988 6714 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3274171 24316 3633358 25336 7005023 49320 0 0 0 0
node "m1_18490_7270#" 0 253.669 18490 7270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58800 1120 0 0 0 0 0 0 0 0
node "m1_22178_8009#" 4 2476.09 22178 8009 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 800514 11482 0 0 0 0 0 0 0 0
node "m1_30473_8717#" 0 370.179 30473 8717 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135710 1482 0 0 0 0 0 0 0 0
node "m1_28228_8584#" 0 567.569 28228 8584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 183752 2196 0 0 0 0 0 0 0 0
node "DN1" 0 47.3711 26214 8908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3526 250 0 0 0 0 0 0 0 0
node "m1_19888_9897#" 2 1934.88 19888 9897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 773418 7722 0 0 0 0 0 0 0 0
node "m1_33768_11014#" 0 59.8344 33768 11014 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6460 322 0 0 0 0 0 0 0 0
node "m1_33300_11005#" 0 61.3495 33300 11005 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6400 320 0 0 0 0 0 0 0 0
node "m1_41677_12061#" 5 4874.45 41677 12061 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212260 2218 2322194 22442 0 0 0 0 0 0
node "m1_47690_7940#" 6 26772.9 47690 7940 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13429026 48036 6567301 41198 0 0 0 0 0 0
node "m1_21819_10334#" 1 505.899 21819 10334 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203487 2510 0 0 0 0 0 0 0 0
node "m1_18271_9770#" 0 488.438 18271 9770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 162810 2022 0 0 0 0 0 0 0 0
node "m1_23689_10953#" 0 62.1057 23689 10953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6560 324 0 0 0 0 0 0 0 0
node "m1_18080_n1660#" 16 18286.4 18080 -1660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1390598 25178 483785 11226 10484957 82834 0 0 0 0
node "m1_22449_10942#" 1 615.775 22449 10942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70854 1570 129769 1812 0 0 0 0 0 0
node "UP1" 0 32.0041 26249 11574 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1961 180 0 0 0 0 0 0 0 0
node "m1_23396_11515#" 0 122.031 23396 11515 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23715 616 0 0 0 0 0 0 0 0
node "VDD" 7 23294.4 30024 14122 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13582577 62322 1514412 21790 0 0 0 0 0 0
node "m1_20039_n3680#" 0 74849.3 20039 -3680 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41277046 225380 361800 2420 361800 2420 0 0 0 0
node "m1_95893_16489#" 0 23113.1 95893 16489 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136336 1604 21389753 134808 0 0 0 0 0 0
node "m1_95781_18126#" 0 24951.8 95781 18126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132640 1582 19968767 134604 0 0 0 0 0 0
node "m1_20370_13811#" 3 10620.9 20370 13811 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123896 1468 4011802 21906 19022038 56990 0 0 0 0
node "S1" 1 28472.4 19290 14218 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18714366 89330 555040 5710 0 0 0 0 0 0
node "DN_OUT" 15 7261.36 5730 4634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1534272 32156 0 0 0 0 0 0 0 0
node "m1_10977_7360#" 1 487.389 10977 7360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115938 2278 0 0 0 0 0 0 0 0
node "m1_12397_5185#" 2 1826.63 12397 5185 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 278374 4146 687305 5936 0 0 0 0 0 0
node "DN" 8 13013.3 22016 14545 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2062241 27960 6896086 56080 0 0 0 0 0 0
node "m1_n9031_1076#" 0 46724.3 -9031 1076 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11411759 47200 11801387 47748 12218750 60260 25468864 99230 0 0
node "UP_OUT" 8 5986.76 4188 9245 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 588291 8914 2928566 25874 0 0 0 0 0 0
node "m1_n9592_9519#" 16 4039.43 -9592 9519 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 137655 2032 1039073 27172 0 0 0 0 0 0
node "ITAIL" 0 88.6736 2488 10382 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11224 428 0 0 0 0 0 0 0 0
node "G2_1" 1 319.991 1720 10740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55180 1418 0 0 0 0 0 0 0 0
node "m1_11236_9772#" 2 1961.65 11236 9772 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 334922 4646 1089978 8018 0 0 0 0 0 0
node "UP" 1 8363.08 21999 15127 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 335186 4550 8508900 64206 0 0 0 0 0 0
node "DN_INPUT" 2 25592.8 21858 13590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5847229 15876 5249512 20086 17022358 109056 0 0 0 0
node "m1_2167_13969#" 6 6020.35 2167 13969 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2573634 25762 0 0 0 0 0 0 0 0
node "m1_9781_11564#" 2 6697.56 9781 11564 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4014887 20890 0 0 0 0 0 0 0 0
node "m1_3968_14651#" 8 2865.51 3968 14651 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 261680 3940 113780 1900 1190706 19018 0 0 0 0
node "S2" 6 26295.7 21788 13207 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10600612 98200 1646777 21438 0 0 0 0 0 0
node "G_sink_dn" 1 246.701 1919 15268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34082 1310 0 0 0 0 0 0 0 0
node "G_sink_up" 0 101.289 1916 15531 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14073 628 0 0 0 0 0 0 0 0
node "G_source_dn" 0 68.6782 1382 15902 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6552 324 0 0 0 0 0 0 0 0
node "G_source_up" 0 64.4839 1578 15993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6424 322 0 0 0 0 0 0 0 0
node "ITAIL_SINK" 3 10014.8 5143 15231 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1706774 16394 7049540 58870 0 0 0 0 0 0
node "ITAIL_SRC" 4 11012.9 5149 16633 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1190856 15018 7180494 68956 0 0 0 0 0 0
node "LF_OFFCHIP" 8 34414.7 22703 16344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21355092 91426 3870150 37814 0 0 0 0 0 0
node "F_IN" 1 47727.7 18022 14399 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12913565 20174 22013349 67842 42233996 133902 0 0 0 0
node "S5" 0 35046.3 26307 16690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17928286 72480 9830942 67548 0 0 0 0 0 0
node "UP_INPUT" 7 40373 21995 13993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26341850 104776 2001643 24408 0 0 0 0 0 0
node "m1_n1788_23765#" 0 511.397 -1788 23765 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 154980 2018 0 0 0 0 0 0 0 0
node "PRE_SCALAR" 1 1861.64 -3814 24857 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147741 1908 828900 6894 0 0 0 0 0 0
node "OUT21" 3 7897.69 8667 22935 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4307776 25180 0 0 0 0 0 0 0 0
node "VDD_TEST" 9 82616.4 99365 4556 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2650657 20502 6733938 40248 102232410 363630 0 0 0 0
node "D10" 1 1027.79 -3049 36634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195114 2586 96250 1250 96250 1250 0 0 0 0
node "Q23" 1 276.656 4469 39744 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27784 1300 0 0 0 0 0 0 0 0
node "Q21" 0 116.031 137 39812 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15750 530 0 0 0 0 0 0 0 0
node "Q24" 1 224.167 7673 40583 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24492 1046 0 0 0 0 0 0 0 0
node "m1_7285_41464#" 2 452.214 7285 41464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51051 2104 0 0 0 0 0 0 0 0
node "D9" 1 933.84 -3184 43467 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224270 2980 96250 1250 96250 1250 0 0 0 0
node "D7" 5 2243.97 -3154 44010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 223234 2966 96250 1250 456792 9396 0 0 0 0
node "LD2" 1 174.166 -1095 48432 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17061 820 0 0 0 0 0 0 0 0
node "m1_9089_48634#" 0 88.0541 9089 48634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9856 410 0 0 0 0 0 0 0 0
node "D8" 3 2190.99 -3395 52547 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211542 2808 96250 1250 674234 7818 0 0 0 0
node "Q25" 1 246.377 8628 54398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28435 1144 0 0 0 0 0 0 0 0
node "Q27" 0 115.428 2862 54749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 546 0 0 0 0 0 0 0 0
node "Q26" 1 249.125 4687 55482 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25728 1168 0 0 0 0 0 0 0 0
node "Q22" 1 264.858 -561 55487 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32132 1224 0 0 0 0 0 0 0 0
node "w_37498_n8979#" 3529 56.064 37498 -8979 nw 18688 658 0 0 18688 658 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_34288_n8979#" 3508 57.276 34288 -8979 nw 19092 664 0 0 19092 664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_35448_n7135#" 1950 38.151 35448 -7135 nw 12717 476 0 0 12717 476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_8561_11488#" 88214 6.408 8561 11488 nw 2136 878 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_18271_n1063#" "D3" 1699.69
cap "ITAIL_SINK" "S1" 2.49483
cap "m1_n9031_1076#" "D0" 70.3265
cap "m1_43759_5971#" "m1_47943_864#" 201.422
cap "VDD_TEST" "m1_47690_7940#" 566.167
cap "S1" "m1_n9031_1076#" 3591.9
cap "m1_20039_n3680#" "m1_89820_n564#" 447.035
cap "m1_48405_n9663#" "m1_43759_5971#" 965.111
cap "m1_46331_n7299#" "m1_48405_n9663#" 309.302
cap "OUT1" "m5_85331_n528#" 128.896
cap "m1_20039_n3680#" "m1_48405_n9663#" 6869.57
cap "VCTRL_OBV" "S3" 618.886
cap "DN_INPUT" "m4_n7940_n28288#" 826.317
cap "m3_78405_n14665#" "Q14" 6.02092
cap "ITAIL_SRC" "m1_33953_8519#" 6.11793
cap "UP" "m1_11236_9772#" 10.2909
cap "S1" "S2" 3088.34
cap "VDD_TEST" "OUT21" 298.628
cap "m1_20039_n3680#" "m3_78405_n14665#" 21.1407
cap "m2_26250_8881#" "m1_22178_8009#" 0.783658
cap "VDD_TEST" "m2_34756_9620#" 23.1994
cap "m1_19888_9897#" "m1_22449_10942#" 5.77819
cap "D5" "F_IN" 891.313
cap "D4" "D1" 1.68321
cap "m1_20370_13811#" "m1_n1788_23765#" 15.0745
cap "ITAIL_SRC" "UP" 4.86907
cap "UP" "m1_20370_13811#" 793.701
cap "m1_37498_n8979#" "m3_34855_n14685#" 0.812444
cap "m1_18482_n5517#" "F_IN" 0.623335
cap "D2" "m4_n7940_n28288#" 112.99
cap "DN_INPUT" "m1_22178_8009#" 0.780705
cap "m1_95893_16489#" "m1_47690_7940#" 646.567
cap "VCTRL_OBV" "m2_34756_9620#" 759.494
cap "VDD_TEST" "LF_OFFCHIP" 1557.39
cap "OUT1" "m1_95089_2270#" 177.217
cap "DN_INPUT" "VDD" 850.715
cap "ITAIL_SRC" "S5" 225.646
cap "S5" "m1_20370_13811#" 1871.68
cap "DN" "m1_18080_n1660#" 248.906
cap "m1_n9031_1076#" "DN_INPUT" 511.537
cap "m1_3968_14651#" "DN" 3.40783
cap "m1_89820_n564#" "D13" 13.9506
cap "ITAIL_SRC" "m1_33768_11014#" 0.0346082
cap "ITAIL_SINK" "m1_9781_11564#" 10.8944
cap "w_34288_n8979#" "m1_34288_n8979#" 14.5586
cap "m1_20039_n3680#" "m5_85331_n528#" 115.86
cap "D3" "m1_48405_n9663#" 1277.94
cap "m1_20370_13811#" "PRE_SCALAR" 11.629
cap "m1_19888_9897#" "m1_48405_n9663#" 0.338048
cap "D3" "F_IN" 472.199
cap "D6" "D1" 2539.62
cap "VCTRL_OBV" "DN" 59.6894
cap "VDD" "m1_23689_10953#" 3.62267
cap "DN_INPUT" "S2" 1335.71
cap "ITAIL_SRC" "A0" 0.0410291
cap "D2" "m1_n9031_1076#" 79.7591
cap "m1_9781_11564#" "S2" 102.056
cap "D1" "S7" 613.136
cap "m1_95781_18126#" "m1_47690_7940#" 689.365
cap "m1_95089_2270#" "D14" 381.965
cap "S1" "DN_INPUT" 394.739
cap "G2_1" "m1_n9592_9519#" 3.31107
cap "OUT" "VDD_TEST" 991.935
cap "S3" "m1_18490_7270#" 1.69492
cap "ITAIL_SRC" "m2_34756_9620#" 220.197
cap "UP" "F_IN" 501.134
cap "D5" "m4_n7940_n28288#" 96.6068
cap "S6" "m1_18080_n1660#" 21.0273
cap "ITAIL_SINK" "m1_33300_11005#" 0.367863
cap "SD2_1" "DN_INPUT" 0.587824
cap "VSS" "m1_43759_5971#" 273.135
cap "m1_20039_n3680#" "VSS" 747.847
cap "DN" "m1_11236_9772#" 355.435
cap "ITAIL_SINK" "A3" 0.46776
cap "m1_2167_13969#" "G1_1" 0.477297
cap "D2" "D0" 4800.91
cap "OUTB" "m1_47690_7940#" 709.803
cap "ITAIL_SRC" "LF_OFFCHIP" 3442.03
cap "m1_20370_13811#" "LF_OFFCHIP" 372.573
cap "D13" "m5_85331_n528#" 111.623
cap "m1_95781_18126#" "m2_34756_9620#" 942.137
cap "m1_n9592_9519#" "UP_OUT" 1021.35
cap "S5" "F_IN" 2806.44
cap "ITAIL_SRC" "DN" 0.0841171
cap "DN" "m1_20370_13811#" 680.621
cap "S3" "m1_48405_n9663#" 497.349
cap "m2_26250_8881#" "DN_INPUT" 341.761
cap "S3" "F_IN" 415.674
cap "UP" "UP_INPUT" 524.698
cap "SD0_1" "G_source_dn" 0.110464
cap "D15" "D12" 1.61392
cap "m1_3968_14651#" "VDD_TEST" 274.202
cap "F_IN" "PRE_SCALAR" 26.7791
cap "D5" "m1_n9031_1076#" 71.8776
cap "m1_19888_9897#" "m1_18271_9770#" 6.48307
cap "D3" "m4_n7940_n28288#" 106.72
cap "A0" "F_IN" 0.171813
cap "D6" "D4" 1831.19
cap "S5" "UP_INPUT" 4064.44
cap "m1_9781_11564#" "DN_INPUT" 273.144
cap "VCTRL_OBV" "m1_18080_n1660#" 203.782
cap "DN1" "m1_18080_n1660#" 4.82054
cap "m1_95089_2270#" "D13" 421.848
cap "m1_20039_n3680#" "D0" 151.903
cap "m1_41677_12061#" "VDD" 423.821
cap "D13" "VSS" 28.7786
cap "S3" "UP_INPUT" 2.6981
cap "m1_19888_9897#" "m1_22178_8009#" 8.33274
cap "UP_INPUT" "PRE_SCALAR" 9.32756
cap "DN_INPUT" "m1_23689_10953#" 0.209799
cap "m1_2167_13969#" "VDD_TEST" 30.7072
cap "m1_2167_13969#" "m1_3968_14651#" 357.297
cap "w_35448_n7135#" "m1_35448_n7135#" 9.69735
cap "m1_95893_16489#" "VDD_TEST" 7954.39
cap "D5" "D0" 5202.8
cap "D1" "F_IN" 1209.89
cap "m1_18482_n5517#" "D0" 24.7252
cap "D3" "m1_n9031_1076#" 76.4042
cap "m1_12397_5185#" "DN" 24.1114
cap "LF_OFFCHIP" "F_IN" 4691.45
cap "DN" "F_IN" 1389.59
cap "S5" "m4_n7940_n28288#" 400.087
cap "OUT21" "UP_INPUT" 214.974
cap "m1_3968_14651#" "m1_11236_9772#" 111.564
cap "m2_18271_n1063#" "m1_18080_n1660#" 404.059
cap "SD01" "m1_n9031_1076#" 4.35239
cap "VDD_TEST" "m1_20370_13811#" 3449.12
cap "S3" "m4_n7940_n28288#" 233.721
cap "m1_18080_n1660#" "m1_20370_13811#" 1.13812
cap "ITAIL_SRC" "VDD_TEST" 392.905
cap "DN_INPUT" "A3" 0.058908
cap "D6" "S7" 4.58278
cap "m1_56294_5050#" "m1_48076_2220#" 6.22611
cap "S6" "m1_18490_7270#" 23.161
cap "UP" "VDD" 1185.62
cap "ITAIL_SINK" "UP" 3730.32
cap "m1_n9031_1076#" "m1_n1788_23765#" 68.2804
cap "OUT" "OUTB" 2177.02
cap "UP_INPUT" "LF_OFFCHIP" 738.636
cap "D3" "D0" 0.906147
cap "DN_INPUT" "SD0_1" 4.57654
cap "S3" "m1_32225_5373#" 3.63712
cap "DN" "UP_INPUT" 1537.77
cap "OUT1" "D14" 316.932
cap "VDD_TEST" "m1_95781_18126#" 6645.42
cap "S3" "m1_22178_8009#" 198.453
cap "VDD" "UP1" 5.89873
cap "S5" "VDD" 593.521
cap "ITAIL_SINK" "S5" 2.52861
cap "m1_18080_n1660#" "m1_22449_10942#" 0.51782
cap "m1_n9031_1076#" "S5" 205.245
cap "S3" "m1_27871_5059#" 338.689
cap "UP" "S2" 2197.77
cap "S6" "m1_48405_n9663#" 12.7696
cap "S6" "F_IN" 558.467
cap "m3_57040_n5286#" "m1_43759_5971#" 137.107
cap "m1_20039_n3680#" "D2" 504.738
cap "S3" "m1_n9031_1076#" 198.73
cap "m1_47690_7940#" "VDD" 19.4623
cap "m1_n9031_1076#" "PRE_SCALAR" 198.743
cap "UP" "S1" 295.862
cap "VDD_TEST" "OUTB" 1207.7
cap "S2" "UP1" 0.0592937
cap "D1" "m4_n7940_n28288#" 99.7279
cap "m1_43759_5971#" "m1_48076_2220#" 248.119
cap "D5" "D2" 3.77994
cap "m4_n7940_n28288#" "LF_OFFCHIP" 306.073
cap "VDD_TEST" "m1_47943_864#" 6.38415
cap "m1_18482_n5517#" "D2" 2.61982
cap "m1_18080_n1660#" "m1_48405_n9663#" 432.055
cap "m1_95893_16489#" "m1_95781_18126#" 3410.52
cap "VDD" "m2_34756_9620#" 65.4519
cap "ITAIL_SRC" "m1_20370_13811#" 545.023
cap "VDD_TEST" "F_IN" 674.56
cap "m1_20039_n3680#" "D14" 147.749
cap "S1" "S3" 734.038
cap "m1_20039_n3680#" "m1_43759_5971#" 656.747
cap "OUT" "m5_85331_n528#" 1.52743
cap "OUT1" "D13" 346.234
cap "m1_n9031_1076#" "D1" 73.1673
cap "DN" "m1_27871_5059#" 11.2533
cap "LF_OFFCHIP" "VDD" 427.641
cap "DN_INPUT" "G1_2" 0.707393
cap "m1_95893_16489#" "OUTB" 2149.24
cap "ITAIL_SINK" "LF_OFFCHIP" 39.8723
cap "m1_n9031_1076#" "LF_OFFCHIP" 135.588
cap "m1_20370_13811#" "m1_22449_10942#" 9.07445
cap "DN" "VDD" 1260.28
cap "ITAIL_SINK" "DN" 0.217378
cap "D2" "D3" 7987.11
cap "m2_26250_8881#" "m1_28228_8584#" 3.06009
cap "m1_18080_n1660#" "UP_INPUT" 3.43589
cap "m1_95893_16489#" "m1_47943_864#" 0.0579993
cap "UP" "DN_INPUT" 5.2688
cap "VDD_TEST" "UP_INPUT" 3843.4
cap "m1_20039_n3680#" "m1_18482_n5517#" 6.78663
cap "VDD" "m2_26304_11491#" 21.3934
cap "m4_n7940_n28288#" "UP_OUT" 293.813
cap "m1_10977_7360#" "DN" 59.7328
cap "UP" "m1_9781_11564#" 961.63
cap "S6" "m4_n7940_n28288#" 159.141
cap "DN_INPUT" "m1_28228_8584#" 83.6281
cap "F_IN" "S7" 801.69
cap "S2" "LF_OFFCHIP" 205.498
cap "m1_95089_2270#" "D12" 310.656
cap "DN" "S2" 546.096
cap "VDD_TEST" "m5_85331_n528#" 351.559
cap "m3_78405_n14665#" "m1_77165_n14593#" 4.66878
cap "DN_INPUT" "UP1" 1.36642
cap "D1" "D0" 2.9607
cap "OUT" "VSS" 406.754
cap "F_IN" "m1_11236_9772#" 5.16419
cap "m2_18271_n1063#" "m1_48405_n9663#" 4231.75
cap "S2" "m2_26304_11491#" 89.7376
cap "D4" "m4_n7940_n28288#" 130.625
cap "D13" "D14" 3.78507
cap "m1_95893_16489#" "S4" 5.60825
cap "S3" "DN_INPUT" 574.311
cap "m1_30473_8717#" "DN_INPUT" 219.265
cap "m1_18080_n1660#" "m1_18271_9770#" 7.94217
cap "S1" "DN" 1224.71
cap "D3" "m1_43759_5971#" 1382.39
cap "ITAIL_SRC" "F_IN" 557.959
cap "m1_20370_13811#" "F_IN" 976.207
cap "m1_20039_n3680#" "D13" 331.187
cap "m1_20039_n3680#" "D3" 358.058
cap "m1_33754_9608#" "m1_33768_11014#" 1.9014
cap "m1_19888_9897#" "m1_21819_10334#" 167.986
cap "m1_n9031_1076#" "UP_OUT" 636.009
cap "S6" "m1_n9031_1076#" 3462.42
cap "UP" "m1_33300_11005#" 0.208097
cap "DIV_OUT" "VDD_TEST" 253.522
cap "m1_95893_16489#" "VCTRL_IN" 14.5318
cap "S3" "D2" 23.3621
cap "VDD_TEST" "m1_95089_2270#" 5.82131
cap "m4_n7940_n28288#" "m1_n9592_9519#" 186.257
cap "G1_2" "SD0_1" 5.7903
cap "m1_18482_n5517#" "D3" 1.81461
cap "m1_95893_16489#" "m5_85331_n528#" 4.16606
cap "VDD_TEST" "VSS" 394.482
cap "m1_18080_n1660#" "m1_22178_8009#" 662.402
cap "D4" "m1_n9031_1076#" 225.914
cap "D6" "m4_n7940_n28288#" 104.892
cap "m1_18080_n1660#" "m1_27871_5059#" 97.2051
cap "ITAIL_SRC" "UP_INPUT" 348.716
cap "S6" "S2" 24.066
cap "SD2_1" "G2_1" 0.386018
cap "m1_20370_13811#" "UP_INPUT" 6090.19
cap "m1_33768_11014#" "m1_33300_11005#" 7.6094
cap "m1_47690_7940#" "m1_48076_2220#" 15.5716
cap "G_sink_dn" "A3" 2.47256
cap "G_sink_dn" "G_sink_up" 51.63
cap "ITAIL_SINK" "VDD_TEST" 408.615
cap "m1_95781_18126#" "S4" 9.65078
cap "VCTRL_OBV" "m1_32225_5373#" 13.3924
cap "ITAIL_SINK" "m1_3968_14651#" 58.7132
cap "m1_33754_9608#" "m2_34756_9620#" 0.686582
cap "m1_37498_n8979#" "w_37498_n8979#" 14.2505
cap "m4_n7940_n28288#" "S7" 82.6757
cap "S1" "S6" 725.737
cap "DN_INPUT" "LF_OFFCHIP" 164.762
cap "DN" "DN_INPUT" 274.642
cap "G_sink_dn" "SD0_1" 0.50708
cap "DN" "m1_9781_11564#" 360.955
cap "DIV_OUT" "m4_39504_n25347#" 326.366
cap "m1_12397_5185#" "F_IN" 334.818
cap "m1_n9031_1076#" "m1_n9592_9519#" 277.96
cap "m1_18080_n1660#" "S2" 2.09439
cap "DN_INPUT" "m2_26304_11491#" 41.2174
cap "m1_95089_2270#" "D15" 386.181
cap "A3" "A0" 0.440559
cap "D4" "D0" 4.04815
cap "m1_95781_18126#" "VCTRL_IN" 1.18217
cap "m1_48076_2220#" "m2_34756_9620#" 867.812
cap "m1_20039_n3680#" "m1_47690_7940#" 562.696
cap "D6" "m1_n9031_1076#" 117.262
cap "m1_95781_18126#" "m5_85331_n528#" 1.71151
cap "DN_INPUT" "G1_1" 4.28892
cap "ITAIL" "UP_OUT" 3.83137
cap "ITAIL_SINK" "m1_2167_13969#" 139.351
cap "m1_18080_n1660#" "D0" 4.65968
cap "m1_n9031_1076#" "S7" 57.6469
cap "m3_34855_n14685#" "m1_35448_n7135#" 2.1879
cap "m1_43759_5971#" "m2_34756_9620#" 878.663
cap "OUTB" "m5_85331_n528#" 2.30171
cap "m1_23396_11515#" "m2_23388_11515#" 35.7321
cap "UP_INPUT" "F_IN" 444.543
cap "m1_20370_13811#" "VDD" 18.2528
cap "D8" "m3_n2135_50814#" 37.8853
cap "D6" "D0" 2.54402
cap "m1_89820_n564#" "m5_85331_n528#" 315.907
cap "m1_41677_12061#" "m1_47690_7940#" 194.753
cap "ITAIL_SRC" "VDD" 404.763
cap "ITAIL_SINK" "m1_20370_13811#" 1229.33
cap "ITAIL_SINK" "ITAIL_SRC" 4375.05
cap "m1_n9031_1076#" "m1_20370_13811#" 624.477
cap "OUT1" "D12" 254.371
cap "m2_26250_8881#" "m1_18080_n1660#" 48.1061
cap "S2" "m1_11236_9772#" 41.3163
cap "S3" "D3" 2669.94
cap "D0" "S7" 4397.68
cap "S6" "D2" 10.8043
cap "VDD" "m2_23388_11515#" 8.62002
cap "G_sink_dn" "G1_2" 0.343277
cap "D5" "D1" 5390.61
cap "m1_22449_10942#" "VDD" 9.76832
cap "ITAIL" "m1_n9592_9519#" 29.3088
cap "m1_20370_13811#" "S2" 375.528
cap "ITAIL_SRC" "S2" 184.35
cap "VCTRL_IN" "S4" 26.2781
cap "DN_INPUT" "m1_18080_n1660#" 360.791
cap "VDD_TEST" "DN_INPUT" 407.993
cap "UP" "S5" 1.45288
cap "m1_3968_14651#" "DN_INPUT" 1361.82
cap "m4_n7940_n28288#" "F_IN" 1205.28
cap "m2_18271_n1063#" "D0" 0.0422433
cap "m2_26250_8881#" "DN1" 8.97986
cap "m1_9781_11564#" "VDD_TEST" 73.2715
cap "m1_3968_14651#" "m1_9781_11564#" 259.07
cap "VSS" "m1_47943_864#" 85.3258
cap "S1" "m1_20370_13811#" 182.516
cap "UP" "S3" 71.0346
cap "S2" "m2_23388_11515#" 5.03834
cap "D14" "D12" 6252.09
cap "m1_n1788_23765#" "PRE_SCALAR" 9.31499
cap "VDD_TEST" "m1_56294_5050#" 36.504
cap "DN_INPUT" "DN1" 6.93582
cap "G_source_up" "SD0_1" 0.0584549
cap "D2" "m1_18080_n1660#" 14.182
cap "S3" "m1_28228_8584#" 3.57426
cap "VDD_TEST" "m3_57040_n5286#" 11.4288
cap "m1_20039_n3680#" "D12" 128.948
cap "m1_22178_8009#" "m1_48405_n9663#" 58.9831
cap "DN_OUT" "m4_n7940_n28288#" 124.495
cap "m1_20039_n3680#" "OUT" 1314.32
cap "m1_33953_8519#" "m2_34756_9620#" 417.6
cap "m1_12397_5185#" "m1_n9031_1076#" 13.387
cap "m1_2167_13969#" "DN_INPUT" 309.49
cap "UP_INPUT" "m4_n7940_n28288#" 327.968
cap "VDD_TEST" "m1_48076_2220#" 1114.84
cap "D7" "D9" 286.978
cap "m1_n9031_1076#" "F_IN" 1663.51
cap "ITAIL_SINK" "F_IN" 468.024
cap "m1_30473_8717#" "S3" 24.534
cap "m1_12397_5185#" "m1_10977_7360#" 3.93287
cap "m1_12397_5185#" "S2" 82.1712
cap "DN_INPUT" "m1_11236_9772#" 280.613
cap "OUT1" "D15" 319.272
cap "m1_9781_11564#" "m1_11236_9772#" 1294.2
cap "VDD_TEST" "m1_43759_5971#" 797.463
cap "m1_18080_n1660#" "m1_21819_10334#" 2.43993
cap "m1_n9031_1076#" "DN_OUT" 523.367
cap "S2" "F_IN" 4845.11
cap "m1_20039_n3680#" "VDD_TEST" 439.52
cap "UP" "LF_OFFCHIP" 3.16684
cap "DN_INPUT" "m1_20370_13811#" 333.707
cap "m1_95089_2270#" "m5_85331_n528#" 248.464
cap "D5" "D4" 0.640383
cap "D2" "S7" 1105.71
cap "UP_INPUT" "VDD" 720.759
cap "ITAIL_SINK" "UP_INPUT" 368.586
cap "UP" "DN" 2751.96
cap "m1_n9031_1076#" "UP_INPUT" 182.226
cap "m1_48405_n9663#" "D0" 1359.55
cap "D0" "F_IN" 340.542
cap "m1_95893_16489#" "m1_48076_2220#" 1216.2
cap "S1" "F_IN" 1637.32
cap "D13" "D12" 2170.17
cap "m1_47690_7940#" "m2_34756_9620#" 73.5899
cap "m2_18271_n1063#" "D2" 0.370931
cap "VCTRL_OBV" "m1_43759_5971#" 202.829
cap "S5" "LF_OFFCHIP" 5576.03
cap "DIV_OUT" "m4_n7940_n28288#" 453.311
cap "m1_18482_n5517#" "m1_18080_n1660#" 9.6291
cap "DN_INPUT" "m2_23388_11515#" 2.98725
cap "S6" "D3" 54.6156
cap "DN_INPUT" "m1_22449_10942#" 6.66827
cap "S2" "UP_INPUT" 457.351
cap "m1_2167_13969#" "A3" 0.447512
cap "LD0" "m1_n9031_1076#" 0.159773
cap "VDD_TEST" "w_8561_11488#" 1.56483
cap "D15" "D14" 3104.42
cap "m1_30473_8717#" "DN" 22.6511
cap "S3" "DN" 918.129
cap "UP1" "m2_26304_11491#" 6.2583
cap "m1_95893_16489#" "m1_43759_5971#" 514.292
cap "m1_41677_12061#" "VDD_TEST" 549.295
cap "m1_95893_16489#" "m1_20039_n3680#" 390.062
cap "m1_20039_n3680#" "D15" 259.761
cap "D5" "D6" 3.63875
cap "A0" "LF_OFFCHIP" 0.562212
cap "m1_n9031_1076#" "m4_n7940_n28288#" 208.399
cap "m1_23396_11515#" "VDD" 22.2672
cap "m1_22449_10942#" "m1_23689_10953#" 3.03604
cap "m3_34855_n14685#" "m1_34288_n8979#" 0.124175
cap "D3" "m1_18080_n1660#" 405.214
cap "m1_19888_9897#" "m1_18080_n1660#" 175.683
cap "G_sink_dn" "G_source_up" 3.84376
cap "m2_18271_n1063#" "m1_43759_5971#" 597.377
cap "D5" "S7" 516.016
cap "m1_20039_n3680#" "m2_18271_n1063#" 1928.28
cap "m1_95781_18126#" "m1_48076_2220#" 377.85
cap "m1_18482_n5517#" "S7" 25.4361
cap "m1_20370_13811#" "m1_21819_10334#" 0.839514
cap "S2" "m4_n7940_n28288#" 167.351
cap "OUTB" "m1_56294_5050#" 30.512
cap "DN_INPUT" "F_IN" 612.972
cap "m1_9781_11564#" "F_IN" 13.0057
cap "ITAIL_SINK" "VDD" 451.995
cap "S1" "m1_18271_9770#" 22.0826
cap "D0" "m4_n7940_n28288#" 93.9166
cap "OUT" "m1_47690_7940#" 1174.96
cap "m2_18271_n1063#" "m3_34855_n14685#" 73.873
cap "S1" "m4_n7940_n28288#" 228.816
cap "S6" "S3" 6011.22
cap "UP" "m1_18080_n1660#" 573.79
cap "m1_95781_18126#" "m1_43759_5971#" 155.887
cap "OUTB" "m1_48076_2220#" 480.879
cap "DN" "LF_OFFCHIP" 0.463514
cap "D2" "m1_48405_n9663#" 992.404
cap "VCTRL_OBV" "m1_33953_8519#" 272.974
cap "UP" "m1_3968_14651#" 146.234
cap "D2" "F_IN" 432.061
cap "m1_21819_10334#" "m1_22449_10942#" 48.407
cap "m1_48076_2220#" "m1_47943_864#" 7.3355
cap "DN_INPUT" "UP_INPUT" 911.507
cap "S2" "VDD" 1376.96
cap "D3" "S7" 38.0051
cap "m1_n9031_1076#" "S2" 2087.36
cap "ITAIL_SINK" "S2" 753.517
cap "VDD_TEST" "S5" 3422
cap "S3" "m1_18080_n1660#" 1342.37
cap "m1_30473_8717#" "m1_18080_n1660#" 2.85483
cap "m1_20039_n3680#" "OUTB" 11467.7
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_n210_n8981#" 0.710212
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 4.12409
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 0.959397
cap "7b_divider_magic_2/m1_n210_n8981#" "m4_n7940_n28288#" 0.302737
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "m4_n7940_n28288#" 0.00451366
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 1.51593
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 18.3215
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" "m4_n7940_n28288#" 0.082259
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 8.24371
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 1.37676
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" 0.760505
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "m4_n7940_n28288#" 0.0932303
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 4.25338
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 0.10895
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 0.842998
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/m1_4966_11762#" 0.954477
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.427549
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_0/a_n252_n112#" 0.269527
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/VDD" 1.07092
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 1.13991
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.28237
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.0346406
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 0.659722
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/a_606_n97#" "7b_divider_magic_2/m1_4966_11762#" 1.00308
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2356_n117#" 0.339841
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/m1_4966_11762#" 0.00684831
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 204.808
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 204.808
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 204.808
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 23.4626
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 204.808
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.12742
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.525135
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.544679
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 0.436842
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.350235
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VDD" 0.891943
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/OUT" 0.764912
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 0.64942
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 0.216616
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VOUT" 0.00458467
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 0.208843
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.300043
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 11.0317
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 131.166
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -0.577099
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -0.638947
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 47.0207
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 46.6245
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 1.32628
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 0.788007
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 3.18518
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 18.0945
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 3.18518
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 2.18867
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/VDD" "7b_divider_magic_0/m1_4966_11762#" 1.11907
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_0/m1_4966_11762#" 0.248826
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/m1_4966_11762#" 0.0397087
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" 0.216141
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/m1_4966_11762#" 0.2274
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.349413
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/m1_4966_11762#" 0.141899
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" "7b_divider_magic_0/m1_4966_11762#" 0.383424
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 0.0531274
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 0.542542
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.47447
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.192302
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.0358732
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/VDD" 1.50327
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 0.308787
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/m1_4966_11762#" 0.293499
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" "m4_n7940_n28288#" 0.00523617
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 0.250791
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/OUT" 0.743902
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.211513
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 0.155135
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 0.163216
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0651564
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/VDD" "m4_n7940_n28288#" 0.392419
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 153.897
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 15.5819
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 0.0699182
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 0.107433
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" 0.0664566
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 0.053516
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n164_n156#" 0.0407863
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0628049
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_1/a_n164_n156#" 0.100956
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_9689_n7847#" 0.0565914
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VDD" 0.141385
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/m1_4966_11762#" 0.021915
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/m1_4966_11762#" 8.88178e-16
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.0186399
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/OUT" "7b_divider_magic_0/m1_4966_11762#" 0.0196187
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/m1_4966_11762#" 0.0509443
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" 0.0115303
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/m1_4966_11762#" 0.0121309
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 1.71914
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 143.691
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 143.691
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 11.7425
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 4.65428
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 1.36602
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 5.66927
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 2.77747
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 31.7199
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_n210_n8981#" 0.199975
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" "m4_n7940_n28288#" 0.0701233
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" 0.666491
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 14.6602
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 2.27771
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 7.90536
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 0.738786
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 4.92808
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.782174
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 10.2764
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/m1_4966_11762#" 5.18982
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 0.0164061
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/m1_4966_11762#" 1.11183
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 9.10742
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 1.11183
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 9.10742
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 1.38893
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 9.10742
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 1.11183
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 0.662331
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.827408
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 5.42127
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 1.11183
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 9.10742
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 1.11183
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 9.10742
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 5.52388
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 11.4101
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 6.04835
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_1/a_n164_n156#" 0.13576
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.782124
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 2.12926
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 6.04704
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 2.11168
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.70452
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 4.77894
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 26.8894
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 2.01335
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 1.7038
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_39504_n25347#" "7b_divider_magic_2/a_n441_n9366#" 18.8084
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39504_n25347#" 18.8084
cap "m4_39504_n25347#" "7b_divider_magic_2/a_n441_n9366#" 18.8084
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 2.86353
cap "m4_39504_n25347#" "7b_divider_magic_2/a_n441_n9366#" 51.8683
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 0.930647
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "m4_n7940_n28288#" 0.455629
cap "7b_divider_magic_0/m1_n210_n8981#" "m4_39504_n25347#" 5.58671
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "m4_39504_n25347#" 36.4161
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 61.2416
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_n210_n8981#" 181.451
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 64.3902
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 2.51134
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_2356_n117#" 85.3279
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" 168.395
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/OUT" 56.8985
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 28.6601
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" -3.30198
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_n210_n8981#" -1.79452
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VOUT" 1.3891
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" 4.44652
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" 6.70983
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/nmos_3p3_A2UGVV_1/a_n144_n112#" -0.0111823
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/pmos_3p3_VZX6F7_3/a_n252_n112#" -0.444835
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_2356_n117#" 5.14132
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" 14.7548
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "m4_n7940_n28288#" 23.3898
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 2.51134
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" 0.0102436
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" 0.77252
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 3.68342
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 0.0135497
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 0.624327
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.187906
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" 9.97675
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_0/m1_4966_11762#" 0.00285641
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 8.0749
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 14.2344
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 0.953629
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 18.9694
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 1.24705
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 0.313431
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 10.9533
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/m1_4966_11762#" 13.5331
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 5.78962
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 7.15321
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 15.463
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" "m4_n7940_n28288#" 0.0200062
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "m4_n7940_n28288#" 0.423486
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 5.18276
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 3.08566
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 5.18276
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_1/a_n164_n156#" "7b_divider_magic_0/m1_4966_11762#" 0.168265
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/m1_4966_11762#" 2.23157
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" 2.75086
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 8.67952
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 0.209261
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 2.99902
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/m1_4966_11762#" 0.111621
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/m1_4966_11762#" 0.156413
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_1/a_n164_n156#" "7b_divider_magic_0/m1_4966_11762#" 0.13576
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" 0.129841
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 4.19518
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 3.97721
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 2.71488
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 4.19518
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 10.1445
cap "m4_39504_n25347#" "7b_divider_magic_2/a_n441_n9366#" 29.7491
cap "m4_39504_n25347#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 23.6908
cap "m4_39504_n25347#" "7b_divider_magic_0/m1_n210_n8981#" 4.63001
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_2356_n117#" 29.856
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 35.739
cap "7b_divider_magic_0/m1_n210_n8981#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 79.0683
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 9.612
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" 217.744
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 0.404561
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/m1_2356_n117#" -0.132503
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/A" 0.137998
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/nmos_3p3_A2UGVV_2/a_56_n112#" 0.0126254
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" 0.579149
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/nmos_3p3_A2UGVV_1/a_56_n112#" 0.00566649
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/nmos_3p3_A2UGVV_3/a_n56_n156#" 0.0373954
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/OUT" 24.2234
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/nmos_3p3_A2UGVV_1/a_n144_n112#" 1.00877
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/nmos_3p3_A2UGVV_1/a_n144_n112#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 2.65263
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VOUT" 0.926283
cap "7b_divider_magic_0/m1_n210_n8981#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" 0.255518
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" 3.09234
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 48.7722
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" 4.60206
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/pmos_3p3_VZX6F7_3/a_n252_n112#" 4.75453
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" 0.00697555
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.657944
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.153594
cap "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/Q4" 1.48039
cap "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" 1.00875
cap "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" 0.0879648
cap "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/Q5" 0.237768
cap "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/VDD" 0.232674
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" 0.064547
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" -0.0254698
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 0.24947
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.111956
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/CLK" 0.0167066
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN1" 0.0117038
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" 0.0875157
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/A" 0.123492
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" "m3_78405_n14665#" 2.2111
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" 0.854664
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" -0.042975
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" "m3_78405_n14665#" 0.232674
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" "m3_78405_n14665#" 0.0966147
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" -0.110734
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.111956
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.0193463
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" 0.064547
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 0.152856
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" 0.0167066
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" -0.235222
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" -0.0152584
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" 0.123492
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.393944
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 0.22054
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.662719
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 0.437404
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.703516
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 1.49282
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.519997
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 0.933088
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/a_56_68#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.033135
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" 25.3011
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/m1_25505_n1419#" 98.4782
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 1.09294
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/w_n446_n422#" 0.227148
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" 2.18638
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/D2_4" 0.163877
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" -1.30249
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/OUT" 0.0573568
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" -1.107
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" 88.1345
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" 0.575277
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.112174
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 17.7485
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VOUT" 4.03804
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/m1_29985_n364#" 17.7582
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VDD" 4.0431
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VOUT" 0.842956
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_2/m1_29985_n364#" -2.45246
cap "7b_divider_magic_2/OR_magic_1/B" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 45.408
cap "7b_divider_magic_0/m2_1295_2802#" "DIV_OUT" 23.2881
cap "DIV_OUT" "7b_divider_magic_0/a_n441_n9366#" 45.3764
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 7.27601
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.575667
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/Q4" 13.4986
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.0121984
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" -0.192009
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/7b_counter_0/G-CLK" 13.7773
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.0842446
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/Q4" -0.310104
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_6/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.168603
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/Q5" -0.501639
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/w_641_42#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.464207
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.72961
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/G-CLK" 22.8403
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" 168.08
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.177892
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/G-CLK" 1.69721
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_0/m1_7400_n1557#" -0.0504942
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" -0.111117
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/G-CLK" 12.5068
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" 15.4856
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" 0.696598
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.00122906
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" -2.21707
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.878957
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" -0.510694
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "m1_77165_n14593#" 0.980845
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" "m1_77165_n14593#" 0.168269
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" -5.00962
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 16.9855
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" -25.936
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" 146.29
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/m1_4966_11762#" -3.00458
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_A2UGVV_5/a_n56_n156#" 0.296355
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" -2.47917
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" -10.3505
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" 5.04419
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" 2.91321
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" 0.865978
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 56.5845
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" -1.46216
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/m1_4966_11762#" -1.88215
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/m1_4966_11762#" -0.386269
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" "7b_divider_magic_0/m1_4966_11762#" -0.266084
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/w_641_42#" 0.274982
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" 4.34327
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/A" "7b_divider_magic_0/m1_4966_11762#" -1.43776
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "7b_divider_magic_0/m1_4966_11762#" -1.77589
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" -0.457528
cap "7b_divider_magic_0/7b_counter_0/Q5" "m1_77165_n14593#" 1.19436
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/Q4" -1.0057
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.0669283
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/A" -0.649633
cap "m1_77165_n14593#" "7b_divider_magic_0/Q3" 0.803886
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" -0.993936
cap "m1_77165_n14593#" "7b_divider_magic_0/Q4" 1.13176
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" -0.272665
cap "m1_77165_n14593#" "7b_divider_magic_0/m1_4966_11762#" 177.845
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" 0.735197
cap "7b_divider_magic_0/Q3" "m3_78405_n14665#" 0.41021
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_481_n1019#" 0.533374
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" 64.485
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 70.7379
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.261597
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" 0.681382
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "m3_78405_n14665#" 71.5984
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_1/a_164_n112#" 0.565298
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_A2UGVV_5/a_n56_n156#" "m3_78405_n14665#" 0.015274
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "m3_78405_n14665#" 10.989
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.408216
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/A" 1.79208
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/pmos_3p3_V9Y6F7_3/a_56_n112#" 0.280837
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/VSS" "m3_78405_n14665#" 34.5765
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" "m3_78405_n14665#" 69.0782
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" 0.767842
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "m3_78405_n14665#" 27.7867
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" 4.43216
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" -0.0922124
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/pmos_3p3_V9Y6F7_3/a_56_n112#" "m3_78405_n14665#" 0.260782
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "m3_78405_n14665#" 0.270942
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" 12.0838
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" -0.750919
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VDD" 0.248544
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/Q3" 42.2134
cap "7b_divider_magic_0/7b_counter_0/Q3" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" -0.278074
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/pmos_3p3_V9Y6F7_6/a_n144_n112#" 0.0433411
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/D" 0.296355
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_481_n1019#" "m3_78405_n14665#" 0.340441
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/A" "m3_78405_n14665#" 0.609682
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" "m3_78405_n14665#" 0.0201105
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" "m3_78405_n14665#" 25.8342
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" 1.96322
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.0900919
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" -1.58998
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "m3_78405_n14665#" 6.38365
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" -1.0037
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 0.537713
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" 215.482
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n52_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.704346
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 54.6358
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.199464
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.249456
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.41648
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" -11.9032
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.324478
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.777542
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 11.4913
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.334873
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" 3.97481
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -2.4508
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 3.92826
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 7.04546
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.238316
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/pmos_3p3_V9Y6F7_8/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.168603
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.07856
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" -1.48813
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0319423
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -1.38068
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/pmos_3p3_V9Y6F7_7/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.203241
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -1.26393
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.108386
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.280617
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0359537
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 317.926
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 17.9681
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.887796
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -2.37029
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 19.0551
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.30093
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.978443
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/w_n2396_n4731#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.749781
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" -4.32827
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/w_n2456_n8317#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 2.32592
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.0708741
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.674423
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 18.2268
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 58.761
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" 0.931742
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.315913
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.51783
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.238316
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 6.40432
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/pmos_3p3_V9Y6F7_6/w_n230_n242#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.273743
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 3.12056
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/a_56_68#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.033135
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.258879
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 65.1164
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.229655
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 9.05929
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.55526
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/w_n446_n422#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.06601
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0612344
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.476085
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/m1_29985_n364#" 17.4381
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/D2_4" 0.0851976
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VOUT" 0.789529
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 97.4387
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/B" 44.4099
cap "7b_divider_magic_0/m1_29985_n364#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -2.45246
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 22.5989
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" 58.2372
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -1.107
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VOUT" 3.60126
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" -1.30249
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VDD" 3.91507
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VOUT" "m3_78405_n14665#" 0.0534271
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" 0.0654531
cap "m3_78405_n14665#" "7b_divider_magic_0/OR_magic_1/VOUT" 0.352272
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 0.00527837
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" 0.0768848
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.0300007
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.00265548
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.25491
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.542626
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" 0.0140708
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 4.18576
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 7.83263
cap "7b_divider_magic_2/D2_4" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.250458
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 136.484
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.478592
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.657796
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VOUT" 1.2015
cap "7b_divider_magic_2/OR_magic_1/B" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 45.6698
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" 5.81327
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.512574
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" 2.24566
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 2.63967
cap "7b_divider_magic_2/OR_magic_1/A" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 23.8969
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/VOUT" 0.132152
cap "DIV_OUT" "7b_divider_magic_0/m2_1295_2802#" 17.9671
cap "7b_divider_magic_0/a_n441_n9366#" "DIV_OUT" 93.131
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "DIV_OUT" 0.0541331
cap "7b_divider_magic_0/m1_2706_n3555#" "DIV_OUT" 6.5812
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 1.03629
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/G-CLK" 1.04953
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.136611
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/A" 0.0773746
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/B" 0.116224
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" 0.0548845
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.0105117
cap "m1_77165_n14593#" "7b_divider_magic_0/Q3" 2.37486
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/QB" 0.0166111
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/VDD" 0.319073
cap "7b_divider_magic_0/Q3" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/VDD" -2.21729
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/VSS" 0.00259885
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.0394886
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" 0.00207111
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/VDD" 0.140252
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" 0.821071
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_1/a_164_n112#" 0.182806
cap "m3_78405_n14665#" "7b_divider_magic_0/Q3" 0.211465
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" "m3_78405_n14665#" 0.100735
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" 0.846881
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/Q3" 0.0548243
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" 0.134769
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/D" 0.0268709
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0735817
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.0450723
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0885626
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.134256
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" 0.12916
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" 0.000352354
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VDD" 0.0300007
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0815142
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.00265548
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.00527837
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.210839
cap "7b_divider_magic_0/OR_magic_1/VOUT" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.2791
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/D2_4" 0.173624
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 7.71898
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.00362288
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.440918
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_1/a_56_n112#" 0.542626
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/A" 23.879
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/m1_25505_n1419#" 136.484
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 0.25491
cap "7b_divider_magic_0/OR_magic_1/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 46.6514
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" 6.25146
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 2.44749
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.179962
cap "7b_divider_magic_0/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.488281
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/w_641_42#" 0.392349
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VDD" 4.77047
cap "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "m3_78405_n14665#" 0.167351
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" "m3_78405_n14665#" 1.2225
cap "7b_divider_magic_0/OR_magic_1/VOUT" "m3_78405_n14665#" 0.132152
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "m3_34855_n14685#" 0.019805
cap "7b_divider_magic_2/m1_25505_n1419#" "m3_34855_n14685#" 112.686
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/SEL" 2.3729
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "m3_34855_n14685#" 0.505145
cap "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" "m3_34855_n14685#" 11.6683
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "m3_34855_n14685#" 16.8295
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/CLK" "m3_34855_n14685#" 0.0570845
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.25491
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" "m3_34855_n14685#" 0.546393
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "m3_34855_n14685#" 1.73499
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/m1_n1140_984#" "m3_34855_n14685#" 31.7393
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "m3_34855_n14685#" 0.232389
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 30.7904
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" 3.18845
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 0.516203
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/VOUT" 0.0690441
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/A" 16.5751
cap "7b_divider_magic_2/divide_by_2_1/tg_magic_3/VDD" "m3_34855_n14685#" 25.0961
cap "m3_34855_n14685#" "7b_divider_magic_2/m1_25505_n1419#" 33.0628
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.507988
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" 6.34149
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/B" 0.63472
cap "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.211602
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_5/VDD" 19.7783
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_548_n1560#" 68.664
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n1888_68#" "Tappered_Buffer_5/VDD" 4.33515
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_5/VDD" 45.61
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_n152_n324#" 6.24776
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n560_24#" 76.9755
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n256_68#" 31.6975
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" 10.8378
cap "DIV_OUT" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" 0.0186261
cap "DIV_OUT" "Tappered_Buffer_5/VDD" 3.73021
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_968_68#" 5.34903
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 43.6126
cap "Tappered_Buffer_5/VDD" "DIV_OUT" 0.105308
cap "VDD_TEST" "DIV_OUT" 7.10543e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/VSS" "DIV_OUT" 93.131
cap "7b_divider_magic_0/m2_1295_2802#" "DIV_OUT" 17.9671
cap "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/a_356_n280#" "DIV_OUT" 3.73021
cap "VDD_TEST" "7b_divider_magic_0/7b_counter_0/MDFF_0/VSS" 2.92944
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" "DIV_OUT" 0.241711
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.14168
cap "7b_divider_magic_0/m1_2706_n3555#" "DIV_OUT" 6.5812
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_1/VDD" 0.000467878
cap "7b_divider_magic_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_1/VDD" -0.0158376
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/A" 0.00295007
cap "7b_divider_magic_0/Q6" "7b_divider_magic_0/Q7" 0.00825185
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" "m3_78405_n14665#" 0.134832
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VDD" "m3_78405_n14665#" 0.575069
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "m3_78405_n14665#" 0.019805
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 0.100872
cap "7b_divider_magic_0/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" "m3_78405_n14665#" 3.21274
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/SEL" "m3_78405_n14665#" 2.47596
cap "m3_78405_n14665#" "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.532817
cap "7b_divider_magic_0/OR_magic_1/A" "m3_78405_n14665#" 16.913
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" 0.421656
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "m3_78405_n14665#" 0.225199
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" 0.0511755
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VDD" 39.3702
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" 62.4269
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "m3_78405_n14665#" 1.77266
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.25491
cap "7b_divider_magic_0/OR_magic_1/B" "m3_78405_n14665#" 0.651226
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" 18.0693
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/CLK" 0.0298468
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" "m3_78405_n14665#" 0.0793655
cap "7b_divider_magic_0/OR_magic_1/VOUT" "m3_78405_n14665#" 0.075953
cap "m3_78405_n14665#" "7b_divider_magic_0/m1_25505_n1419#" 147.699
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_1/a_56_n112#" "m3_78405_n14665#" 0.505145
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" 1.10213
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.163297
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" 0.546157
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 19.1464
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.127286
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/IN" 3.23424
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/inverter_magic_4/VSS" 28.0155
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 6.25506
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" -0.0440336
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/m1_n1140_984#" -0.0934105
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/inverter_magic_2/VSS" 14.7659
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 1.7525
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 4.89735
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 3.71045
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0714842
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 69.4258
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.85288
cap "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0368569
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.54609
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.00498193
cap "Tappered_Buffer_5/IN" "7b_divider_magic_2/a_n441_n9366#" 0.0248667
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2704_68#" 0.476094
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" 1.39815
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_5/IN" 0.666782
cap "Tappered_Buffer_5/IN" "7b_divider_magic_2/a_n441_n9366#" 0.0316771
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/VDD" 0.688922
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.875213
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" "Tappered_Buffer_5/IN" 0.206189
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_5/VDD" 13.3863
cap "Tappered_Buffer_5/a_548_n1560#" "Tappered_Buffer_5/VDD" 1.75589
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_n1480_n280#" 5.68434e-14
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n560_24#" "Tappered_Buffer_5/VDD" 2.1192
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" 0.186261
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 31.3287
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" 21.8955
cap "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/a_356_n280#" "Tappered_Buffer_5/OUT" 20.9844
cap "7b_divider_magic_0/m2_1295_2802#" "VDD_TEST" 75.4729
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/OUT" 2.81588
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "VDD_TEST" 5.06949
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/OUT" 17.9671
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "Tappered_Buffer_5/OUT" 93.131
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 6.5812
cap "DIV_OUT" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" 0.258077
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/Q7" 7.72062e-05
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/Q6" 0.52498
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_0/Q7" 0.0287847
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_0/Q7" 0.00219675
cap "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_0/VDD" "7b_divider_magic_0/Q7" 5.22691
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/Q7" 0.167641
cap "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_0/VDD" "7b_divider_magic_0/Q6" -0.244272
cap "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" -0.00700448
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_0/VDD" 0.000585608
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/AND2_magic_0/VDD" -0.00485373
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_5/QB" 0.0200876
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_0/Q7" 0.00420436
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 24.1753
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VDD" 11.0575
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/m1_25505_n1419#" -0.198771
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.6825
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 0.163297
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.546157
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" 3.23424
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.73052
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VSS" 42.5894
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.66473
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 69.4258
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" -0.0808905
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" -0.186821
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VSS" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.192057
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 0.461381
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.154222
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" 0.0314269
cap "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 0.00153941
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/D" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" -0.087662
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/inverter_magic_0/VOUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 1.45542
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 0.483753
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/CLK" -0.0411353
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/D" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 101.844
cap "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" -3.55271e-15
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/CLK" -0.0466815
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_2/7b_counter_0/buffer_magic_1/nmos_3p3_G2UGVV_1/a_n160_n112#" -0.0162406
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/buffer_magic_1/a_78_n78#" 0.0163235
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" -0.0896243
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" 0.572866
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" 0.478617
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" 35.0103
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" -0.875747
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_0/a_78_n78#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" 1.02973
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" -0.00979514
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" 0.870213
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" 0.439046
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" 58.3504
cap "7b_divider_magic_2/a_n441_n9366#" "Tappered_Buffer_5/IN" 1.20046
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" 16.6875
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/VDD" 12.9921
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 19.8899
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" 3.00802
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_5/IN" 19.3783
cap "Tappered_Buffer_5/IN" "7b_divider_magic_2/a_n441_n9366#" 7.93836
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2704_68#" 7.34558
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/VSS" 0.331839
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" 5.68434e-14
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/VSS" 0.242498
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" 10.1184
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/IN" 0.229068
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/a_138_n2984#" 4.79469
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n560_24#" "Tappered_Buffer_5/OUT" 0.814597
cap "Tappered_Buffer_5/VDD" "VDD_TEST" 20.0712
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 15.4469
cap "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_152_n280#" "VDD_TEST" 5.01109
cap "Tappered_Buffer_5/OUT" "VDD_TEST" 11.908
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_968_n280#" 0.0280926
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" "VDD_TEST" 20.3103
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" 2.50892
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/a_256_n324#" 0.057565
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/OUT" 11.8704
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "Tappered_Buffer_5/OUT" 55.2134
cap "7b_divider_magic_0/m2_1295_2802#" "VDD_TEST" 75.4729
cap "Tappered_Buffer_5/OUT" "VDD_TEST" 7.10543e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "VDD_TEST" 8.20295
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/OUT" 1.53415
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/a_356_n280#" 10.2729
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "7b_divider_magic_0/m1_2706_n3555#" "DIV_OUT" 4.52857
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" -0.00390884
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_0/Q7" -0.0958873
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/Q7" 0.00219675
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_2/a_78_n78#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0163235
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/LD" 0.11567
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VDD" 0.00330787
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 1.23095
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.0054079
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.0054079
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_2/7b_counter_0/buffer_magic_1/nmos_3p3_G2UGVV_1/a_n160_n112#" 0.00645401
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_2/7b_counter_0/LD" -0.098911
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" 0.0780586
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.801539
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" 0.00142766
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/a_78_n78#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.428968
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.49826
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/a_78_n78#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" -0.000229015
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" 1.3449
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" 0.00762701
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.45112
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 0.246513
cap "7b_divider_magic_2/a_n441_n9366#" "Tappered_Buffer_5/IN" 1.27033
cap "7b_divider_magic_2/a_n441_n9366#" "Tappered_Buffer_5/IN" 14.0152
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" 6.05428
cap "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_5/IN" 0.185132
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/IN" 1.24072
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/a_138_n2984#" 14.6246
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_5/IN" 2.45417
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/a_138_n2984#" 0.843426
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/VSS" 3.55048
cap "Tappered_Buffer_5/VSS" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.331839
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 0.0463016
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_868_24#" "VDD_TEST" 1.82884
cap "Tappered_Buffer_5/a_2996_n3001#" "VDD_TEST" 12.9965
cap "VDD_TEST" "Tappered_Buffer_5/OUT" 0.754065
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_968_n280#" "VDD_TEST" 19.0373
cap "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_152_n280#" "VDD_TEST" 3.39537
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_968_n280#" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00335219
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_968_n280#" "Tappered_Buffer_5/OUT" 0.0280926
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "VDD_TEST" 12.7657
cap "7b_divider_magic_0/D2_7" "VDD_TEST" 75.4729
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/LD" -2.27374e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -1.13687e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" 7.10543e-15
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" -1.15463e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_518_n423#" -7.10543e-14
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 4.52971e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_2706_n3555#" -1.27898e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" 5.68434e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/D2_7" -4.52971e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" -5.86198e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" -5.68434e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" -5.32907e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" "7b_divider_magic_0/D2_7" -1.38778e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" -5.40012e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" -5.68434e-13
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/LD" -5.68434e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 2.27596e-15
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" -1.42109e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" 3.55271e-15
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" -5.68434e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/VOUT" 4.61853e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 1.42109e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN1" -1.42109e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" 5.68434e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 5.11591e-13
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VDD" 3.55271e-14
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" -1.77636e-15
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" -1.59872e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" "7b_divider_magic_0/m1_9843_3250#" -1.76387e-14
cap "OUT1" "7b_divider_magic_0/OUT1" 1.78155
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 171.304
cap "7b_divider_magic_0/OUT1" "OUT1" 397.891
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 7.27382
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/m1_518_n423#" 6.176
cap "7b_divider_magic_2/LD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 33.3193
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VDD" 11.4842
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 128.71
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.520794
cap "D4" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 418.039
cap "7b_divider_magic_2/D2_7" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 2.64721
cap "7b_divider_magic_2/D2_7" "7b_divider_magic_2/m1_2706_n3555#" 0.783223
cap "7b_divider_magic_2/D2_7" "7b_divider_magic_2/m1_2706_n3555#" 0.832045
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 1.27893
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/D2_7" 405.053
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/LD" 33.6571
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" 4.88073
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/m1_518_n423#" 27.402
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 23.589
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 3.18771
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 11.2308
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 61.863
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 9.5783
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VSS" "S7" 0.99824
cap "7b_divider_magic_2/m1_2706_n3555#" "S7" 21.2851
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "S7" 2.21831
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 2.21831
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" -3.77755
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_2/m1_2706_n3555#" 2.63587
cap "7b_divider_magic_2/m1_9843_3250#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0617972
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" -4.54944
cap "7b_divider_magic_2/m1_9843_3250#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 4.38025
cap "7b_divider_magic_2/m1_9843_3250#" "7b_divider_magic_2/m1_2706_n3555#" 3.37274
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "S7" 2.21831
cap "7b_divider_magic_2/m1_2706_n3555#" "S7" 21.2851
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0241319
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 3.55818
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "S7" 1.4213
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" -0.531753
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_9843_3250#" 1.40481
cap "7b_divider_magic_2/m1_9843_3250#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0508359
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" -0.441532
cap "7b_divider_magic_2/m1_2706_n3555#" "S7" 13.6833
cap "7b_divider_magic_2/m1_9843_3250#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 1.64372
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -3.69906
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 54.7239
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" 0.784919
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -1.56989
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" -1.67795
cap "D2" "7b_divider_magic_2/7b_counter_0/Q6" 0.201226
cap "7b_divider_magic_2/a_n441_n9366#" "D2" 0.487352
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/Q6" 0.756947
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" -0.343516
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 6.01914
cap "D2" "7b_divider_magic_2/7b_counter_0/Q6" 2.73249
cap "D3" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 1.25572
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "m1_43759_5971#" -1.98199
cap "7b_divider_magic_2/7b_counter_0/Q6" "m1_43759_5971#" -1.50848
cap "D2" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 7.212
cap "D3" "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" 3.74842
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" 0.0452072
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" 0.088358
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 0.827393
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" 0.277352
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "D3" 2.83541
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0198993
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "D3" 3.14332
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 2.73898
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 12.4388
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 0.359947
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 14.0978
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "D3" 6.88715
cap "7b_divider_magic_2/7b_counter_0/3_inp_AND_magic_0/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.479929
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 0.119982
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 5.41433
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "D3" 7.66944
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "m1_43759_5971#" 6.22681
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 14.851
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "m2_18271_n1063#" 0.690258
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" "m2_18271_n1063#" 1.49009
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/a_78_n78#" "m2_18271_n1063#" 1.25114
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/a_n441_n9366#" -1.11022e-16
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" "m2_18271_n1063#" 0.121257
cap "m2_18271_n1063#" "7b_divider_magic_2/a_n441_n9366#" 11.9057
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" -0.00140487
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 13.2174
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" "m2_18271_n1063#" 0.0557583
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" "m2_18271_n1063#" 0.111781
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "m2_18271_n1063#" 0.677234
cap "m2_18271_n1063#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" 2.57339
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 12.9204
cap "m2_18271_n1063#" "7b_divider_magic_2/a_n441_n9366#" 12.4573
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 8.83634
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 14.851
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 24.6544
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 0.631342
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 4.82657
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 35.5764
cap "m1_48405_n9663#" "7b_divider_magic_2/a_n441_n9366#" 1.49961
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "VDD_TEST" 12.5833
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "m1_43759_5971#" 1.55609
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/D2_7" -2.84217e-14
cap "VDD_TEST" "7b_divider_magic_0/D2_7" 75.4729
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" 2.84217e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_518_n423#" -4.44089e-15
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/LD" 0.677266
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" 7.10543e-15
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.82448
cap "m1_43759_5971#" "7b_divider_magic_0/D2_7" 12.3987
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/D2_7" 30.261
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 14.8755
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 3.77476e-15
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_518_n423#" 3.55271e-15
cap "m1_43759_5971#" "7b_divider_magic_0/D2_7" 8.96263
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 10.9091
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/D2_7" 0.502984
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/D2_7" 5.68434e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_2706_n3555#" 10.3022
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" -2.84217e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/D2_7" -5.68434e-14
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" -3.55271e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/D2_7" 0.252836
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" 15.2093
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" 18.4901
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 12.5997
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VSS" 10.3532
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 1.57541
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VSS" 1.19187
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_0/m1_9843_3250#" -1.38778e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_0/m1_2706_n3555#" 4.0696
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.155472
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" 5.77064
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -2.94236
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/m1_4966_11762#" -2.44315
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/m1_2706_n3555#" 16.9614
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0439878
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 6.57356
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" 3.55271e-15
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/m1_4966_11762#" -1.65726
cap "D14" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 5.10939
cap "7b_divider_magic_0/7b_counter_0/Q6" "D14" 1.85372
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" -3.0711
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/m1_4966_11762#" -1.49355
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 4.96592
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q6" 0.497574
cap "7b_divider_magic_0/7b_counter_0/inverter_magic_0/VSS" "D15" 8.65649
cap "D15" "7b_divider_magic_0/7b_counter_0/inverter_magic_0/VSS" 3.97163
cap "D15" "7b_divider_magic_0/7b_counter_0/inverter_magic_0/VSS" 4.88601
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 2.54771
cap "m1_20039_n3680#" "7b_divider_magic_0/a_n441_n9366#" 35.6543
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 4.88601
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 3.37833
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.41486
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.88601
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 151.725
cap "OUT1" "7b_divider_magic_0/OUT1" 20.1384
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.89834
cap "7b_divider_magic_0/OUT1" "OUT1" 15.7816
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.88601
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 2.91416
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 7.91028
cap "OUT1" "7b_divider_magic_0/OUT1" 32.08
cap "D6" "7b_divider_magic_2/m1_2706_n3555#" 0.556659
cap "D6" "D4" 1.35389
cap "D6" "7b_divider_magic_2/a_n441_n9366#" 1.39305
cap "D4" "7b_divider_magic_2/a_n441_n9366#" 0.784688
cap "D6" "D4" -3.55271e-15
cap "7b_divider_magic_2/m1_2706_n3555#" "D6" 0.317988
cap "7b_divider_magic_2/a_n441_n9366#" "D6" -0.432978
cap "7b_divider_magic_2/a_n441_n9366#" "D1" 7.7385
cap "D1" "7b_divider_magic_2/a_n441_n9366#" 4.46199
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 9.5783
cap "S7" "7b_divider_magic_2/a_n441_n9366#" 0.606607
cap "D0" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 1.95849
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 137.353
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 6.05926
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 27.7865
cap "F_IN" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 8.36202
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "D5" 7.14054
cap "S7" "7b_divider_magic_2/a_n441_n9366#" 1.34802
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "D1" 13.8562
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 116.037
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 7.14054
cap "7b_divider_magic_2/a_n441_n9366#" "S7" 1.34802
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN2" 18.3306
cap "7b_divider_magic_2/m1_4966_11762#" "S7" 116.037
cap "7b_divider_magic_2/m1_4966_11762#" "D1" 13.8562
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "D5" "7b_divider_magic_2/7b_counter_0/Q6" 0.115637
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.36714
cap "D5" "7b_divider_magic_2/m1_4966_11762#" 249.878
cap "7b_divider_magic_2/7b_counter_0/Q2" "D1" 0.108049
cap "A_MUX_5/SEL" "D1" 0.972191
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 1.34802
cap "D1" "7b_divider_magic_2/m1_2706_n3555#" 0.210651
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 0.848296
cap "D5" "7b_divider_magic_2/7b_counter_0/Q7" 0.0786345
cap "D1" "7b_divider_magic_2/7b_counter_0/Q6" 0.0912226
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 314.865
cap "D5" "A_MUX_5/VSS" 0.487978
cap "D5" "D1" -46.5379
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D5" 0.138523
cap "D1" "7b_divider_magic_2/7b_counter_0/Q7" 0.065306
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 0.33469
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.33039
cap "D1" "A_MUX_5/VSS" 0.410113
cap "A_MUX_5/IN2" "7b_divider_magic_2/m1_4966_11762#" 15.6586
cap "7b_divider_magic_2/7b_counter_0/Q2" "D5" 0.124671
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D1" 0.117657
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 84.127
cap "A_MUX_5/SEL" "D5" 0.775866
cap "D5" "7b_divider_magic_2/m1_2706_n3555#" 0.310786
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 0.130697
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 13.1649
cap "D5" "A_MUX_5/SEL" 0.0282133
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_0/nmos_3p3_UKFAHE_3/a_n138_n84#" 1.22219
cap "D5" "7b_divider_magic_2/7b_counter_0/Q6" 0.115637
cap "D5" "7b_divider_magic_2/7b_counter_0/Q2" 0.124671
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 137.685
cap "A_MUX_5/VSS" "D5" 1.02421
cap "D5" "7b_divider_magic_2/7b_counter_0/Q7" 0.0786345
cap "7b_divider_magic_2/m1_2706_n3555#" "A_MUX_5/SEL" 13.6833
cap "A_MUX_5/IN2" "7b_divider_magic_2/m1_4966_11762#" 16.3488
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VDD" 0.289852
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 0.275324
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 126.707
cap "D5" "7b_divider_magic_2/m1_2706_n3555#" 0.310786
cap "D5" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.138523
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 32.974
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_n292#" 0.100503
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 178.284
cap "A_MUX_5/INV_2_0/w_321_180#" "7b_divider_magic_2/m1_4966_11762#" -5.17679e-16
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "7b_divider_magic_2/m1_4966_11762#" 0.0543119
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "A_MUX_5/INV_2_0/OUT" "7b_divider_magic_2/m1_4966_11762#" 1.32361
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 2.49629
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 14.009
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 16.5674
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/INV_2_0/OUT" 1.34752
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "7b_divider_magic_2/m1_4966_11762#" 1.13403
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 44.8803
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 13.9705
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "m1_20039_n3680#" 1.24959
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/m1_2706_n3555#" 0.0273982
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/LD" "7b_divider_magic_2/m1_2706_n3555#" 0.0920796
cap "D2" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.00698578
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 13.942
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/Q6" 0.143602
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 1.07916
cap "D2" "7b_divider_magic_2/7b_counter_0/Q6" 0.0388044
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" 296.025
cap "D2" "7b_divider_magic_2/a_n441_n9366#" 0.140126
cap "D2" "7b_divider_magic_2/m1_4966_11762#" 51.3831
cap "D2" "7b_divider_magic_2/m1_2706_n3555#" -25.0465
cap "7b_divider_magic_2/7b_counter_0/Q2" "7b_divider_magic_2/m1_2706_n3555#" 0.140814
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/Q7" 0.0929566
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VDD" 0.732323
cap "D2" "7b_divider_magic_2/7b_counter_0/Q2" 0.0365358
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.158555
cap "D2" "7b_divider_magic_2/7b_counter_0/Q7" 0.0246098
cap "D2" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VDD" 0.192866
cap "D2" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.0412981
cap "7b_divider_magic_2/a_n441_n9366#" "D2" 10.131
cap "D2" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.215668
cap "7b_divider_magic_2/m1_2706_n3555#" "D2" -33.8163
cap "D2" "7b_divider_magic_2/7b_counter_0/Q2" 0.190798
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 1.55419
cap "D3" "m1_43759_5971#" 162.027
cap "m1_48405_n9663#" "m1_43759_5971#" 12.5411
cap "D2" "m1_43759_5971#" 305.249
cap "7b_divider_magic_2/7b_counter_0/Q6" "D2" 0.202645
cap "7b_divider_magic_2/7b_counter_0/Q7" "D2" 0.128518
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D2" 0.0688717
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 30.3
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VDD" "D2" 1.05282
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 2.81831
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 0.0121043
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 224.815
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.00287224
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.0537157
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.00421524
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.00612938
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 18.349
cap "7b_divider_magic_2/7b_counter_0/Q2" "7b_divider_magic_2/m1_4966_11762#" 0.00406325
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.0447321
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0511264
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.112082
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.436687
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 2.13386
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q2" 0.0354269
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.0741693
cap "7b_divider_magic_2/m1_4966_11762#" "D3" 38.5809
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 25.6193
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VOUT" 0.598606
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 2.36335
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 3.21527
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 5.49871
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 5.88371
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 1.96648
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/B" 1.64932
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 3.08386
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.00723657
cap "7b_divider_magic_2/m1_4966_11762#" "D3" 0.21401
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 6.99106
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 8.43757
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VOUT" 0.596817
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 3.60021
cap "D3" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 0.0351237
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 134.867
cap "m1_43759_5971#" "D3" 5.56425
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" "D3" 0.0351237
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 16.8845
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.00723657
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 6.25331
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 6.11279
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.02619
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 160.535
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.02619
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 5.16927
cap "m1_43759_5971#" "7b_divider_magic_2/OUT1" 24.0281
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 14.6977
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 31.1125
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 5.41906
cap "7b_divider_magic_0/m2_1295_2802#" "VDD_TEST" 45.2298
cap "m1_43759_5971#" "VDD_TEST" -1.43196
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 3.74293
cap "m1_43759_5971#" "7b_divider_magic_0/m2_1295_2802#" 179.273
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 8.59286
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 9.80056
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_n160_n292#" 0.441345
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 5.65503
cap "m1_43759_5971#" "7b_divider_magic_0/m1_518_n423#" 1.52881
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.49842
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 420.484
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_n272_n336#" "7b_divider_magic_0/a_n441_n9366#" 5.47694
cap "m1_20039_n3680#" "7b_divider_magic_0/a_n441_n9366#" 0.0947038
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 3.25642
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" "m1_43759_5971#" 1.38991
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 20.0905
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_518_n423#" 3.08769
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 201.075
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/a_n441_n9366#" 2.52016
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "m1_43759_5971#" 2.19854
cap "m1_20039_n3680#" "7b_divider_magic_0/a_n441_n9366#" 0.00349138
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_518_n423#" 1.56376
cap "m1_43759_5971#" "7b_divider_magic_0/m1_518_n423#" 1.54653
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/a_n441_n9366#" 1.28457
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/a_n441_n9366#" 2.87258
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 1.76814
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 1.98796
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/a_n441_n9366#" 5.58488
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 3.00079
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_0/a_n441_n9366#" 0.0180988
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n164_n156#" "7b_divider_magic_0/a_n441_n9366#" 0.124738
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 3.31748
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VDD" "m1_43759_5971#" 1.58426
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/m1_518_n423#" 2.65662
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 3.41489
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 5.15473
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 3.77663
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 7.19966
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" 2.32701
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/Q2" 1.81029
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 2.5735
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 3.51258
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 4.90606
cap "7b_divider_magic_0/7b_counter_0/Q2" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.0853829
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.265285
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.17533
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.130501
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.263936
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.062664
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q7" 1.88824
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/LD" 1.52435
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.817602
cap "D13" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.276728
cap "D13" "7b_divider_magic_0/m1_4966_11762#" 422.752
cap "7b_divider_magic_0/a_n441_n9366#" "D13" 8.22556
cap "D13" "7b_divider_magic_0/7b_counter_0/Q6" 0.209088
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 10.6465
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 0.238236
cap "D13" "7b_divider_magic_0/7b_counter_0/Q2" 0.256618
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VDD" 12.316
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 3.12082
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 23.2887
cap "D13" "7b_divider_magic_0/7b_counter_0/Q7" 0.152751
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q6" 3.02995
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_n292#" 0.153562
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 1.91985
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q2" 2.75387
cap "D13" "7b_divider_magic_0/m1_2706_n3555#" 0.455903
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q2" 1.06905
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 9.0234
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_0/a_n441_n9366#" 5.23368
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/a_n441_n9366#" 1.17622
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/LD" 0.690989
cap "7b_divider_magic_0/7b_counter_0/Q7" "7b_divider_magic_0/a_n441_n9366#" 0.733013
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/a_n441_n9366#" 4.13295
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_0/a_n441_n9366#" 0.708464
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/a_n441_n9366#" 1.2115
cap "D14" "7b_divider_magic_0/7b_counter_0/Q6" 0.0319
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/m1_2706_n3555#" 0.0157845
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_0/m1_2706_n3555#" 0.485471
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 297.452
cap "7b_divider_magic_0/7b_counter_0/Q7" "7b_divider_magic_0/m1_2706_n3555#" 0.0634052
cap "D14" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 0.0111995
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" 0.112939
cap "D14" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VDD" 0.175505
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 315.546
cap "7b_divider_magic_0/7b_counter_0/Q7" "D14" 0.0214136
cap "D14" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.0374409
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 0.79547
cap "D14" "7b_divider_magic_0/m1_2706_n3555#" -43.2864
cap "7b_divider_magic_0/7b_counter_0/Q2" "7b_divider_magic_0/m1_2706_n3555#" 0.102446
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q6" 0.0912089
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/LD" "7b_divider_magic_0/m1_2706_n3555#" 0.068896
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 7.39285
cap "D14" "7b_divider_magic_0/7b_counter_0/Q2" 0.0335607
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 19.9151
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 6.61487
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 5.22751
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 19.9151
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 5.22751
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 34.314
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 3.48376
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 27.2365
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 0.608349
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 0.542724
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 25.58
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 3.14611
cap "7b_divider_magic_0/a_n441_n9366#" "m1_20039_n3680#" 50.2495
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.64047
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 1.8452
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 40.0183
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 0.694331
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 17.2871
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 2.51015
cap "OUT1" "7b_divider_magic_0/OUT1" 1.61619
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "7b_divider_magic_0/OUT1" "OUT1" 1.61619
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 2.44158
cap "D15" "7b_divider_magic_0/OUT1" 2.30314
cap "7b_divider_magic_2/a_n441_n9366#" "D1" 7.54696
cap "7b_divider_magic_2/a_n441_n9366#" "D1" 4.35149
cap "D1" "S7" 2.84217e-14
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 35.2741
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 22.2512
cap "7b_divider_magic_2/m1_4966_11762#" "D1" 22.2512
cap "A_MUX_5/IN2" "D5" -2.84217e-14
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 13.303
cap "A_MUX_5/VSS" "D3" 0.246262
cap "A_MUX_5/VSS" "D0" 27.3416
cap "D5" "A_MUX_5/VSS" 56.3483
cap "D5" "7b_divider_magic_2/m1_4966_11762#" 1.23016
cap "A_MUX_5/IN2" "A_MUX_5/VSS" 37.1644
cap "A_MUX_5/VSS" "D2" 0.363887
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 1.31256
cap "A_MUX_5/IN2" "D1" 5.68434e-14
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.86484
cap "D3" "A_MUX_5/IN2" -1.56212
cap "D0" "A_MUX_5/IN2" 103.252
cap "A_MUX_5/SEL" "D2" -0.342216
cap "A_MUX_5/VDD" "A_MUX_5/IN2" 0.0380758
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 36.5255
cap "D3" "A_MUX_5/SEL" 0.460304
cap "A_MUX_5/SEL" "D0" 107.785
cap "A_MUX_5/Tr_Gate_0/OUT" "A_MUX_5/IN2" 1.30537
cap "A_MUX_5/VSS" "D2" 1.78081
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 0.747789
cap "D5" "A_MUX_5/IN2" 57.7965
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN2" 4.39535
cap "D3" "A_MUX_5/VSS" 0.188626
cap "D0" "A_MUX_5/VSS" 130.66
cap "A_MUX_5/SEL" "A_MUX_5/Tr_Gate_0/OUT" 16.3623
cap "A_MUX_5/SEL" "D5" 1.16587
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 7.02133
cap "A_MUX_5/SEL" "A_MUX_5/IN2" 1.07859
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/IN2" 0.00270557
cap "A_MUX_5/Tr_Gate_0/OUT" "D2" 5.75488
cap "D5" "A_MUX_5/VSS" 33.8931
cap "D2" "A_MUX_5/IN2" 1.01225
cap "A_MUX_5/Tr_Gate_0/OUT" "D0" 118.267
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 4.1237
cap "A_MUX_5/VSS" "A_MUX_5/IN2" 40.3766
cap "A_MUX_5/VSS" "D3" -1.78761
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 8.57427
cap "D0" "A_MUX_5/VSS" 64.3716
cap "A_MUX_5/VDD" "A_MUX_5/VSS" -4.81273
cap "A_MUX_5/IN1" "A_MUX_5/VSS" 0.585779
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 9.83805
cap "A_MUX_5/Tr_Gate_1/OUT" "7b_divider_magic_2/m1_4966_11762#" 0.0501781
cap "A_MUX_5/IN2" "A_MUX_5/VSS" -0.162453
cap "A_MUX_5/Tr_Gate_1/OUT" "D0" 13.1235
cap "A_MUX_5/SEL" "D2" 5.00234
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 12.7232
cap "A_MUX_5/SEL" "D3" 0.736144
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 0.530637
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "A_MUX_5/VDD" "D0" 5.74172
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 0.849609
cap "A_MUX_5/SEL" "D0" 39.6878
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 0.197684
cap "D5" "A_MUX_5/VSS" 0.0323733
cap "D2" "A_MUX_5/VSS" -1.94146
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 70.6681
cap "D3" "A_MUX_5/IN1" -1.57743
cap "A_MUX_5/Tr_Gate_1/CLK" "D2" 0.42664
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "A_MUX_5/VSS" "D2" 1.3237
cap "D0" "A_MUX_5/IN1" 119.848
cap "D2" "A_MUX_5/Tr_Gate_1/OUT" 5.83847
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN1" 17.6676
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 0.110224
cap "A_MUX_5/VSS" "D3" 0.257966
cap "A_MUX_5/Tr_Gate_1/CLK" "D0" 16.7454
cap "A_MUX_5/VSS" "D0" 157.876
cap "D0" "A_MUX_5/Tr_Gate_1/OUT" 112.084
cap "A_MUX_5/Tr_Gate_1/CLK" "7b_divider_magic_2/m1_4966_11762#" 2.08029
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/IN1" 0.155366
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 43.3759
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 6.15655
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/OUT" 1.61406
cap "D2" "A_MUX_5/IN1" 0.321917
cap "A_MUX_5/IN1" "D0" -0.841179
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 29.2747
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/VSS" 12.0618
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 10.8492
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "m1_20039_n3680#" "7b_divider_magic_2/m1_4966_11762#" 0.335892
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" 1.51802
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 10.4693
cap "m1_48405_n9663#" "m1_43759_5971#" 10.1147
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 10.883
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 0.0148119
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 0.0100191
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/m1_4966_11762#" 0.709756
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 8.43775
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 6.24539
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 21.7548
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 6.15613
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 21.7548
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 31.3511
cap "D2" "A_MUX_5/VSS" 0.265108
cap "A_MUX_5/VSS" "A_MUX_5/Tr_Gate_0/VDD" 0.037654
cap "A_MUX_5/Tr_Gate_0/OUT" "D3" 4.18219
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 1.05377
cap "A_MUX_5/Tr_Gate_0/VDD" "D3" 8.69893
cap "A_MUX_5/VSS" "D2" 50.3385
cap "D0" "A_MUX_5/VSS" 5.06696
cap "A_MUX_5/SEL" "D3" 3.12679
cap "A_MUX_5/VSS" "D3" 78.5545
cap "A_MUX_5/SEL" "D2" 60.829
cap "A_MUX_5/SEL" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 1.13687e-13
cap "A_MUX_5/IN2" "D2" 55.4502
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 14.4102
cap "A_MUX_5/IN2" "A_MUX_5/OUT" 1.30537
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/IN2" 0.082423
cap "A_MUX_5/VDD" "A_MUX_5/IN2" 0.179032
cap "A_MUX_5/SEL" "D3" 52.3071
cap "A_MUX_5/SEL" "D0" 14.2841
cap "A_MUX_5/IN2" "D3" 25.9679
cap "A_MUX_5/IN2" "D0" 14.4481
cap "A_MUX_5/OUT" "D2" 146.353
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D2" 260.938
cap "A_MUX_5/VDD" "D2" 10.7929
cap "A_MUX_5/VSS" "D2" 61.1382
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 152.984
cap "A_MUX_5/VDD" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 11.6629
cap "A_MUX_5/VDD" "A_MUX_5/VSS" 9.35195
cap "A_MUX_5/OUT" "D5" 0.116612
cap "A_MUX_5/OUT" "D0" 5.83969
cap "A_MUX_5/OUT" "D3" 372.349
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 293.41
cap "A_MUX_5/VDD" "D3" 74.2897
cap "A_MUX_5/VSS" "D3" 13.8006
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D0" 11.3041
cap "A_MUX_5/VDD" "D0" 0.0341922
cap "A_MUX_5/VSS" "D0" 29.0728
cap "A_MUX_5/SEL" "D2" 49.5878
cap "D3" "A_MUX_5/VDD" 191.006
cap "A_MUX_5/OUT" "A_MUX_5/VDD" 196.523
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D2" 61.7257
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 57.7224
cap "D3" "A_MUX_5/OUT" 14.7795
cap "A_MUX_5/IN1" "D2" 0.492026
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/VDD" 2.10387
cap "A_MUX_5/SEL" "D0" 7.49437
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D0" 2.71913
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 9.65104
cap "A_MUX_5/VDD" "D2" 99.2154
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 24.8905
cap "A_MUX_5/VDD" "A_MUX_5/VSS" 14.5008
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/VDD" 2.294
cap "A_MUX_5/VDD" "A_MUX_5/Tr_Gate_1/CLK" 10.0819
cap "A_MUX_5/OUT" "D2" 2.58649
cap "D3" "A_MUX_5/SEL" 9.08061
cap "A_MUX_5/SEL" "A_MUX_5/OUT" -9.97815
cap "D3" "A_MUX_5/VSS" 5.7833
cap "D3" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 6.78906
cap "A_MUX_5/OUT" "A_MUX_5/VSS" -0.390149
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 35.7677
cap "A_MUX_5/OUT" "A_MUX_5/Tr_Gate_1/CLK" -2.65842
cap "A_MUX_5/VDD" "D0" 8.06966
cap "A_MUX_5/IN1" "D3" 2.87188
cap "A_MUX_5/OUT" "D0" 0.936907
cap "D0" "A_MUX_5/IN1" 18.6018
cap "A_MUX_5/OUT" "D3" 378.604
cap "A_MUX_5/OUT" "A_MUX_5/IN1" 0.00365048
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 19.6845
cap "A_MUX_5/OUT" "A_MUX_5/VDD" 5.43882
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VDD" 0.976057
cap "D3" "A_MUX_5/VSS" 76.4577
cap "A_MUX_5/IN1" "A_MUX_5/VSS" 8.08827
cap "A_MUX_5/OUT" "D2" 146.338
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/IN1" 0.0311298
cap "D3" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 287.166
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 31.9398
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/VDD" 1.00447
cap "A_MUX_5/OUT" "D0" 4.1715
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 5.781
cap "D3" "A_MUX_5/IN1" 23.4661
cap "A_MUX_5/OUT" "A_MUX_5/Tr_Gate_1/CLK" 4.28022
cap "D3" "A_MUX_5/VDD" 61.995
cap "D2" "A_MUX_5/VSS" 110.138
cap "D2" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 198.937
cap "D0" "A_MUX_5/VSS" 35.1126
cap "A_MUX_5/OUT" "A_MUX_5/VSS" 15.33
cap "D0" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 8.19522
cap "D2" "A_MUX_5/IN1" 65.5984
cap "A_MUX_5/OUT" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.27374e-13
cap "D2" "A_MUX_5/VDD" 6.31216
cap "D2" "A_MUX_5/IN1" -1.46605
cap "m2_18271_n1063#" "A_MUX_5/Tr_Gate_1/CLK" 1.35888
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/VSS" 8.08827
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "m2_18271_n1063#" 0.118236
cap "D0" "A_MUX_5/IN1" -0.0660926
cap "A_MUX_5/Tr_Gate_1/VDD" "m2_18271_n1063#" 9.02759
cap "m2_18271_n1063#" "A_MUX_5/Tr_Gate_1/OUT" 5.95254
cap "m2_18271_n1063#" "A_MUX_5/Tr_Gate_1/VSS" 7.84441
cap "m1_48405_n9663#" "A_MUX_5/VSS" 0.643905
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_20039_n3680#" 50.5158
cap "D3" "VCO_DFF_C_0/VCO_C_0/VSS" 16.8342
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 4.49258
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 171.33
cap "m2_18271_n1063#" "m1_20039_n3680#" -8.46371
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 21.1061
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 233.48
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m2_18271_n1063#" 15.8935
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_20039_n3680#" 99.3289
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 8.51663
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_48405_n9663#" 5.73941
cap "m2_18271_n1063#" "m1_20039_n3680#" -16.6421
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 99.3289
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 123.202
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 20.6151
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m2_18271_n1063#" 5.93674
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 5.86319
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 16.9477
cap "m1_20039_n3680#" "m2_18271_n1063#" -3.79203
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_48405_n9663#" 6.11977
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_220_n50#" "m1_48405_n9663#" 22.1498
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "m2_18271_n1063#" 0.454858
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 9.20785
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 24.993
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_220_n50#" "m2_18271_n1063#" 1.70622
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 99.3289
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "m1_48405_n9663#" 3.42807
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 38.0343
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "m2_18271_n1063#" 0.352978
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" "m1_48405_n9663#" 6.80103
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" "m2_18271_n1063#" 22.9198
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 1.82118
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" 99.9518
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/OUTB" 10.6029
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/VSS" 100.206
cap "m1_48405_n9663#" "m1_20039_n3680#" -5.68434e-14
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 101.649
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VDD" 0.83147
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/OUTB" 5.54965
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VDD" 0.980601
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 107.783
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/OUTB" 6.08896
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/OUTB" 3.11883
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/VSS" 100.206
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_20039_n3680#" 6.08896
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_20039_n3680#" 100.206
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 3.11883
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 5.046
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "m1_48405_n9663#" 9.72428
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" "m1_48405_n9663#" 0.0467169
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 107.783
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 10.206
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_20039_n3680#" 100.206
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 17.3255
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 3.11883
cap "m1_20039_n3680#" "VCO_DFF_C_0/m1_19018_4795#" 6.08896
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 107.783
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_20039_n3680#" 24.4755
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 2.25232
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 5.046
cap "m2_18271_n1063#" "VCO_DFF_C_0/m1_19018_4795#" 14.0118
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 10.5134
cap "VCO_DFF_C_0/m1_19018_4795#" "VCO_DFF_C_0/VCO_C_0/VSS" 1.42109e-14
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_20039_n3680#" 100.206
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 5.046
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/VSS" 100.206
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 11.6184
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_20039_n3680#" 27.2229
cap "VCO_DFF_C_0/VDD" "m1_20039_n3680#" 8.74243
cap "m1_20039_n3680#" "VCO_DFF_C_0/m1_19018_4795#" 27.2229
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 3.41326
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/VSS" 100.002
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 20.9411
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 10.6092
cap "m1_48405_n9663#" "VCO_DFF_C_0/VDD" 64.7185
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_20039_n3680#" 17.3184
cap "m1_20039_n3680#" "VCO_DFF_C_0/VDD" 35.1644
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" 46.814
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 4.07371
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "m1_48405_n9663#" 64.7185
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_20039_n3680#" 74.4315
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "m1_20039_n3680#" 35.4479
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "m1_20039_n3680#" 33.69
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "m1_20039_n3680#" 74.4315
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "m1_48405_n9663#" 61.3439
cap "m1_20039_n3680#" "m1_48405_n9663#" -5.68434e-14
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "m1_48405_n9663#" 0.209945
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" 14.434
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_20039_n3680#" 74.4315
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_20039_n3680#" 74.4315
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_48405_n9663#" 3.05847
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" 4.95884
cap "7b_divider_magic_0/D2_7" "m1_20039_n3680#" 0.0469134
cap "m1_20039_n3680#" "7b_divider_magic_0/D2_7" 0.00172953
cap "cap_11p_0/M" "D13" 0.292874
cap "cap_11p_0/M" "D13" 16.0994
cap "cap_11p_0/M" "D13" 10.6695
cap "D13" "cap_11p_0/M" 10.8393
cap "D13" "cap_11p_0/M" 11.9692
cap "D13" "cap_11p_0/M" 19.6646
cap "cap_11p_0/M" "D13" 15.6679
cap "D13" "cap_11p_0/M" 9.57149
cap "cap_11p_0/M" "D13" 9.57149
cap "cap_11p_0/M" "D13" 17.8548
cap "D13" "cap_11p_0/M" 1.07305
cap "A_MUX_5/VSS" "D3" 9.72343
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 57.867
cap "A_MUX_5/Tr_Gate_0/CLK" "A_MUX_5/VDD" 0.0542464
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 1.11786
cap "D2" "A_MUX_5/OUT" -0.370931
cap "D3" "A_MUX_5/OUT" -1.0182
cap "D0" "A_MUX_5/OUT" -0.0422433
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 128.165
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 6.73948
cap "A_MUX_5/VDD" "A_MUX_5/OUT" -9.53872
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/OUT" 0.122611
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 6.31702
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/OUT" 3.42296
cap "A_MUX_5/OUT" "A_MUX_5/VDD" 30.1808
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 86.9368
cap "A_MUX_5/OUT" "A_MUX_5/Tr_Gate_1/CLK" 8.94905
cap "A_MUX_5/VSS" "m2_18271_n1063#" 9.54042
cap "A_MUX_5/VSS" "m1_48405_n9663#" 2.49714
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 3.47244
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 1.68247
cap "D3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 1.77783
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" "m1_20039_n3680#" 0.0831914
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 24.5375
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" "D3" 0.46993
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" "m2_18271_n1063#" 1.22984
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 0.0256915
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 3.6922
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m1_48405_n9663#" 20.6151
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m2_18271_n1063#" 1.26975
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m1_20039_n3680#" 0.12234
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 27.94
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m1_20039_n3680#" 8.68395
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 0.0448536
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/GM8" 0.321285
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 9.23328
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_220_n50#" "m1_48405_n9663#" 22.1498
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/OUTB" 1.18426
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_220_n50#" "m2_18271_n1063#" 5.96057
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_20039_n3680#" 0.337912
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_220_n50#" 9.29325
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" 0.827116
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" "m1_20039_n3680#" 0.312221
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_20039_n3680#" 4.13588
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" "m1_20039_n3680#" 1.47054
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 3.42807
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 1.32168
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/GM8" "m2_18271_n1063#" 0.0456711
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 0.920688
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/GM8" "m1_20039_n3680#" 0.622796
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "m1_20039_n3680#" 1.43526
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 38.3688
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 5.24049
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/a_195_417#" 1.14521
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_20039_n3680#" 3.13735
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 7.46939
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/a_195_417#" 0.202542
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/a_195_417#" 1.14744
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 2.37958
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "m1_20039_n3680#" 3.68611
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" "m1_20039_n3680#" 0.0622456
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 9.67639
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 2.48856
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "m1_20039_n3680#" 3.85255
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "m1_48405_n9663#" 10.206
cap "m1_20039_n3680#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" 0.106898
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_20039_n3680#" 13.9413
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/CLK" 1.28775
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_20039_n3680#" 11.5189
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_48405_n9663#" 1.27813
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_1/OUT" "m1_20039_n3680#" 0.426536
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "m1_20039_n3680#" 16.791
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "m1_48405_n9663#" 1.86921
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" 11.8786
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VDD" 0.660301
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" "m1_20039_n3680#" 0.134002
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/CLK" "m1_20039_n3680#" 1.19381
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" 20.6463
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_20039_n3680#" 5.01331
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_48405_n9663#" 0.558093
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/IN" -1.13687e-13
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "VCO_DFF_C_0/OUT" 1.95669
cap "m1_20039_n3680#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VDD" 0.640088
cap "m1_20039_n3680#" "VCO_DFF_C_0/OUT" 0.397956
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "VCO_DFF_C_0/OUT" 5.18934
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "m1_20039_n3680#" -1.20834
cap "Tappered_Buffer_0/VSS" "VSS" 45.3734
cap "Tappered_Buffer_0/VSS" "VSS" 23.7238
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 5.33086
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 8.62484
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 24.9479
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "VSS" 7.39976
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 7.39976
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 25.41
cap "cap_11p_0/M" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 24.9479
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "cap_11p_0/M" 23.451
cap "D13" "cap_11p_0/M" 0.771567
cap "D13" "cap_11p_0/M" 25.6153
cap "D13" "cap_11p_0/M" 13.7385
cap "D13" "cap_11p_0/M" 13.9669
cap "D13" "cap_11p_0/M" 14.9528
cap "cap_11p_0/M" "D13" 28.0314
cap "cap_11p_0/M" "D13" 20.6711
cap "D13" "cap_11p_0/M" 12.7108
cap "D13" "cap_11p_0/M" 12.7108
cap "cap_11p_0/M" "D13" 28.8051
cap "cap_11p_0/M" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 8.82861
cap "m1_20039_n3680#" "cap_11p_0/M" 10.0615
cap "cap_11p_0/M" "Tappered_Buffer_3/VSS" 0.224277
cap "D13" "cap_11p_0/M" 1.95147
cap "m1_20039_n3680#" "Tappered_Buffer_3/VSS" 12.9601
cap "Tappered_Buffer_3/a_2996_n3001#" "Tappered_Buffer_3/VSS" 4.9904
cap "Tappered_Buffer_3/OUT" "Tappered_Buffer_3/VSS" 0.738494
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1784_n280#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 1.75611
cap "Tappered_Buffer_3/VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 9.12449
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1684_n324#" "Tappered_Buffer_3/VSS" 0.877698
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 1.23382
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_3/VSS" 0.688818
cap "Tappered_Buffer_3/a_2996_n3001#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 3.65774
cap "Tappered_Buffer_3/OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 0.631793
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1684_n324#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 1.50844
cap "Tappered_Buffer_3/OUT" "Tappered_Buffer_3/VSS" 14.1253
cap "m5_85331_n528#" "Tappered_Buffer_3/VSS" 78.8247
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1684_n324#" "m5_85331_n528#" 7.67328
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1684_n324#" "Tappered_Buffer_3/VSS" 1.18197
cap "Tappered_Buffer_3/OUT" "m5_85331_n528#" 9.79434
cap "m1_20039_n3680#" "Tappered_Buffer_3/VSS" -1.15224
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1580_n280#" "m5_85331_n528#" 9.25116
cap "Tappered_Buffer_3/VSS" "m5_85331_n528#" 82.0842
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1684_n324#" "m5_85331_n528#" 10.9225
cap "Tappered_Buffer_3/a_2620_n1505#" "m5_85331_n528#" 6.33109
cap "m5_85331_n528#" "Tappered_Buffer_3/a_2792_n1560#" 26.5476
cap "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_664_n324#" "m5_85331_n528#" 4.32744
cap "m5_85331_n528#" "Tappered_Buffer_3/VSS" 40.3237
cap "Tappered_Buffer_3/m1_248_n2671#" "m5_85331_n528#" 26.0746
cap "m5_85331_n528#" "Tappered_Buffer_3/m1_248_n2671#" 11.8309
cap "m5_85331_n528#" "Tappered_Buffer_3/a_2620_n1505#" 4.55018
cap "m5_85331_n528#" "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" 19.3783
cap "m5_85331_n528#" "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_664_n324#" 6.9579
cap "Tappered_Buffer_3/VSS" "m5_85331_n528#" 36.9875
cap "m5_85331_n528#" "Tappered_Buffer_3/IN" 3.01688
cap "Tappered_Buffer_3/VSS" "Tappered_Buffer_3/m1_248_n2671#" 123.712
cap "m1_95089_2270#" "Tappered_Buffer_3/VSS" 0.126145
cap "Tappered_Buffer_3/VSS" "m5_85331_n528#" 0.0354621
cap "Tappered_Buffer_3/VSS" "m1_95089_2270#" 0.0980973
cap "Tappered_Buffer_8/VSS" "m1_n9031_1076#" 0.592839
cap "Tappered_Buffer_8/VSS" "m1_n9031_1076#" 2.4411
cap "Tappered_Buffer_8/VSS" "m1_n9031_1076#" 2.4411
cap "Tappered_Buffer_8/VSS" "m1_n9031_1076#" 2.4411
cap "m1_n9031_1076#" "Tappered_Buffer_8/VSS" 2.25453
cap "m1_48405_n9663#" "A_MUX_5/VSS" 2.49714
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 1.68247
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" 0.483699
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.45012
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 0.413479
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 34.8906
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" 0.563508
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.05175
cap "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "m1_43759_5971#" 8.28555
cap "m1_43759_5971#" "Tappered_Buffer_0/a_138_n2984#" 6.97594
cap "m1_43759_5971#" "VCO_DFF_C_0/OUT" 2.0651
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.14969
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "m1_43759_5971#" 2.13324
cap "Tappered_Buffer_0/IN" "m1_43759_5971#" 0.120557
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "m1_43759_5971#" 0.336596
cap "Tappered_Buffer_0/a_138_n2984#" "m1_43759_5971#" 0.460882
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 72.1875
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.40055
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 15.377
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 17.4945
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/IN" 0.202991
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/a_138_n2984#" 6.01018
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 8.06147
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n1888_n280#" 2.11326
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/a_138_n2984#" 2.01212
cap "VDD_TEST" "Tappered_Buffer_0/VSS" 40.4124
cap "Tappered_Buffer_0/VSS" "VSS" 51.5935
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 2.59088
cap "Tappered_Buffer_0/a_138_n2984#" "VDD_TEST" 1.60717
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" 2.22045e-15
cap "VDD_TEST" "Tappered_Buffer_0/VSS" 71.2478
cap "Tappered_Buffer_0/VSS" "VSS" 23.7238
cap "VDD_TEST" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" 6.60608
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00361875
cap "VDD_TEST" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n256_n280#" 7.50564
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0167657
cap "VDD_TEST" "Tappered_Buffer_0/a_2996_n3001#" 33.1975
cap "VDD_TEST" "Tappered_Buffer_0/OUT" 5.90034
cap "Tappered_Buffer_0/a_2996_n3001#" "VSS" 2.32808
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "VSS" 10.0853
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "VSS" 6.03514
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_20039_n3680#" 32.9854
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_20039_n3680#" 33.6341
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 20.9138
cap "VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 23.3766
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "VSS" 21.9602
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "VSS" 23.3766
cap "cap_11p_0/M" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 20.9138
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "cap_11p_0/M" 18.4639
cap "m1_20039_n3680#" "cap_11p_0/M" 51.3949
cap "cap_11p_0/M" "Tappered_Buffer_3/VSS" 0.0135339
cap "m1_20039_n3680#" "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1784_n280#" 55.1181
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 5.74053
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_3/a_2996_n3001#" 0.0964573
cap "Tappered_Buffer_3/a_2996_n3001#" "Tappered_Buffer_3/VSS" 0.799447
cap "Tappered_Buffer_3/a_2996_n3001#" "m1_20039_n3680#" 5.85866
cap "m1_20039_n3680#" "Tappered_Buffer_3/VSS" 52.9434
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.1119
cap "m1_20039_n3680#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.332425
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_3/OUT" 0.0568724
cap "Tappered_Buffer_3/VSS" "Tappered_Buffer_3/OUT" 0.631119
cap "m1_20039_n3680#" "Tappered_Buffer_3/OUT" 1.49954
cap "Tappered_Buffer_3/OUT" "Tappered_Buffer_3/VSS" 14.7828
cap "Tappered_Buffer_3/VSS" "m5_85331_n528#" 1.49822
cap "Tappered_Buffer_3/OUT" "m5_85331_n528#" 3.81435
cap "Tappered_Buffer_3/VSS" "m1_20039_n3680#" 2.63725
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2600_n628#" "m5_85331_n528#" 7.24871
cap "Tappered_Buffer_3/VSS" "m5_85331_n528#" 2.45749
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" "m5_85331_n528#" 0.18217
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/VSS" -4.54747e-13
cap "Tappered_Buffer_3/a_2792_n1560#" "Tappered_Buffer_3/m1_248_n2671#" -1.13687e-13
cap "m5_85331_n528#" "Tappered_Buffer_3/a_2792_n1560#" 2.8341
cap "m5_85331_n528#" "Tappered_Buffer_3/m1_248_n2671#" 13.4382
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/VSS" 0.214979
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_664_n324#" 1.19473
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n256_n628#" 0.0301394
cap "Tappered_Buffer_3/m1_248_n2671#" "m5_85331_n528#" 7.46613
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/VSS" 134.994
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" 0.00786065
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.858906
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" 78.6853
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" "m5_85331_n528#" 2.11514
cap "Tappered_Buffer_3/m1_248_n2671#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" 3.44878
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/m1_248_n2671#" 6.39043
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/VSS" 0.00761222
cap "Tappered_Buffer_3/a_138_n2984#" "Tappered_Buffer_3/IN" 0.0492263
cap "Tappered_Buffer_3/VSS" "Tappered_Buffer_3/IN" 1.39097
cap "S2" "Tappered_Buffer_8/VSS" 71.3683
cap "S2" "Tappered_Buffer_8/VSS" 293.869
cap "S2" "Tappered_Buffer_8/VSS" 293.869
cap "Tappered_Buffer_8/VSS" "S2" 293.869
cap "Tappered_Buffer_8/VSS" "S2" 271.574
cap "F_IN" "Tappered_Buffer_8/VSS" 0.0356898
cap "S2" "Tappered_Buffer_8/VSS" 0.164571
cap "F_IN" "Tappered_Buffer_8/VSS" 0.0674154
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 2.49714
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 1.68247
cap "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" "VCO_DFF_C_0/VCTRL" 0.744982
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" 0.166208
cap "VCO_DFF_C_0/VSS" "A_MUX_0/IN2" 7.46394
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_2/nmos_3p3_UKFAHE_3/a_n50_n128#" 0.0537895
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" -8.88178e-16
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/SEL" 2.96657
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN2" 1.05955
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/IN2" 0.165103
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "m1_95893_16489#" 0.278913
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 2.59113
cap "m1_95893_16489#" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 1.85421
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/SEL" 1.17875
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/OUT" 0.062147
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 6.95478
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "m1_95893_16489#" 2.36512
cap "VCO_DFF_C_0/OUT" "m1_95893_16489#" 0.16669
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "m1_95781_18126#" 1.17875
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.439914
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_95781_18126#" 0.0976678
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" 1.35105
cap "VCO_DFF_C_0/OUTB" "m1_95893_16489#" 7.11204
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_95893_16489#" 0.153634
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 0.203409
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 40.5172
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_43759_5971#" 0.802962
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 4.01056
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 4.12427
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "m1_43759_5971#" 3.93702
cap "Tappered_Buffer_0/VDD" "m1_43759_5971#" 5.09894
cap "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "m1_43759_5971#" 2.5457
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "m1_43759_5971#" 0.619688
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "m1_43759_5971#" 2.20262
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 1.91933
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_43759_5971#" 5.35223
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 5.42159
cap "Tappered_Buffer_0/IN" "m1_43759_5971#" 0.42876
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 39.3455
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "m1_43759_5971#" 0.857895
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 3.55143
cap "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_0/IN" 0.341791
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_43759_5971#" 0.475586
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.55017
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_0/IN" 1.1214
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" 12.8084
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VDD" 25.5843
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n256_n280#" "Tappered_Buffer_0/VDD" 4.70662
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n256_n280#" 0.281553
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" "Tappered_Buffer_0/VDD" 21.8471
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0171121
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.4208
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 37.7302
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 53.2769
cap "Tappered_Buffer_3/VDD" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 4.11906
cap "Tappered_Buffer_3/OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 0.240377
cap "m1_20039_n3680#" "Tappered_Buffer_3/VDD" 136.755
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 7.74252
cap "m1_20039_n3680#" "Tappered_Buffer_3/OUT" 18.3147
cap "m1_20039_n3680#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" 3.51967
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.3909
cap "m1_20039_n3680#" "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_1784_n280#" 2.24023
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_20039_n3680#" 0.221362
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2396_68#" 14.3165
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2396_68#" "Tappered_Buffer_3/a_548_n1560#" -1.42109e-14
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_1172_68#" "Tappered_Buffer_3/VDD" 3.05391
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" "Tappered_Buffer_3/m1_248_n2671#" 2.7681
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/m1_248_n2671#" 0.274302
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_3/m1_248_n2671#" 0.031394
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" 2.37717
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" -0.524586
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_3/IN" 3.19671
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" -7.10543e-15
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_68#" "Tappered_Buffer_3/IN" 14.6036
cap "Tappered_Buffer_3/a_548_n1560#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" -5.68434e-14
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_68#" "VDD_TEST" 2.9143
cap "Tappered_Buffer_3/VSS" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_n628#" -0.250099
cap "Tappered_Buffer_3/VSS" "Tappered_Buffer_3/IN" 0.011681
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/IN" 10.515
cap "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_256_n324#" "Tappered_Buffer_3/IN" 22.0859
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1684_n628#" "Tappered_Buffer_3/IN" 3.92244
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1376_n672#" "Tappered_Buffer_3/IN" 24.6336
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1480_n628#" "Tappered_Buffer_3/IN" 11.3279
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_3/IN" 29.1718
cap "Tappered_Buffer_3/a_548_n1560#" "Tappered_Buffer_3/IN" 0.409013
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_3/IN" 2.62751
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/IN" 1.00903
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/VSS" 0.0411361
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/VSS" -3.55271e-15
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/OUT" -1.29208
cap "Tappered_Buffer_8/a_2996_n3001#" "S2" 2.74463
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.508173
cap "Tappered_Buffer_8/a_2996_n3001#" "Tappered_Buffer_8/VSS" 27.1025
cap "Tappered_Buffer_8/a_2996_n3001#" "S1" 0.923033
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00315671
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_8/VSS" 5.6618
cap "S2" "Tappered_Buffer_8/OUT" 0.484846
cap "S2" "Tappered_Buffer_8/OUT" 4.61758
cap "S2" "Tappered_Buffer_8/VSS" 15.0686
cap "S1" "Tappered_Buffer_8/VSS" 5.06763
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1684_n324#" "S1" 0.700053
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "S2" 5.21167
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "S1" 0.417872
cap "S2" "Tappered_Buffer_8/VSS" 11.8073
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1684_n324#" "S2" 2.01562
cap "Tappered_Buffer_8/VSS" "S1" 3.97085
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_256_n324#" "S1" 4.92215
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n52_n280#" "S1" 5.96959
cap "S2" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_256_n324#" 14.1612
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n52_n280#" "S2" 13.1046
cap "S2" "Tappered_Buffer_8/a_2792_n1560#" 11.6702
cap "Tappered_Buffer_8/VSS" "S2" 18.4562
cap "S1" "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n256_n280#" 4.45588
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n256_n280#" "F_IN" 1.45457
cap "S1" "Tappered_Buffer_8/a_2792_n1560#" 4.05868
cap "Tappered_Buffer_8/a_2792_n1560#" "F_IN" 0.285188
cap "Tappered_Buffer_8/VSS" "F_IN" 1.32077
cap "Tappered_Buffer_8/IN" "F_IN" 0.0743282
cap "S2" "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n256_n280#" 9.78164
cap "Tappered_Buffer_8/VSS" "F_IN" 3.08535
cap "Tappered_Buffer_8/VSS" "S2" 18.689
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n1480_n280#" "F_IN" 2.43251
cap "Tappered_Buffer_8/a_548_n1560#" "F_IN" 0.876861
cap "S2" "F_IN" 2.84217e-14
cap "Tappered_Buffer_8/IN" "F_IN" 2.11167
cap "Tappered_Buffer_8/a_138_n2984#" "F_IN" 3.34926
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 2.49714
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 1.68247
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" 1.79412e-13
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" 9.9476e-14
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 79.0916
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_17/a_84_n50#" 36.5148
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/VSS" -8.87903
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M2" "VCO_DFF_C_0/VCO_C_0/VSS" -2.11679
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 1.71981
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HVHTA7_7/a_n220_n94#" 0.0456029
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 5.96398e-14
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 4.87286
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 0.116094
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCTRL2" -0.180065
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/VSS" -0.767232
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/VCTRL" 0.073018
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" 0.92353
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -3.9697
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" -1.2337
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/w_5819_4436#" 11.4293
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" -12.0837
cap "VCO_DFF_C_0/VCTRL" "S3" -0.161468
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 46.7935
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/w_5819_4436#" 0.116094
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 13.9141
cap "S3" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.179622
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" 0.20689
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 4.13991
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 58.1586
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -0.204623
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.00350102
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/NMOS_Pairs_0/nmos_3p3_AG6HDQ_4/a_n84_n94#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" 3.0458
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" 0.339448
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/OUTB" 1.7554
cap "A_MUX_0/IN2" "A_MUX_0/SEL" 0.244498
cap "A_MUX_0/IN2" "A_MUX_0/Tr_Gate_0/OUT" 5.04734
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 2.69236
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 5.14593
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/OUTB" 3.55668
cap "A_MUX_0/IN2" "VCO_DFF_C_0/OUTB" 103.928
cap "A_MUX_0/IN2" "VCO_DFF_C_0/VSS" 6.12705
cap "A_MUX_0/SEL" "A_MUX_0/Tr_Gate_1/CLK" 2.86463
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 11.5609
cap "A_MUX_0/IN2" "A_MUX_0/Tr_Gate_0/OUT" 2.39914
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/IN2" 209.043
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN2" 1.27548
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/SEL" 13.9819
cap "A_MUX_0/SEL" "A_MUX_0/IN2" 13.8592
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/SEL" 18.7653
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 0.468258
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/IN2" 9.0906
cap "A_MUX_0/INV_2_0/VDD" "A_MUX_0/SEL" 5.43983
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/SEL" 0.486091
cap "A_MUX_0/INV_2_0/VDD" "A_MUX_0/SEL" 3.93214
cap "m1_95893_16489#" "VCO_DFF_C_0/DFF_3_mag_0/Q-" 209.043
cap "m1_95893_16489#" "A_MUX_0/IN1" 0.861218
cap "VCO_DFF_C_0/DFF_3_mag_0/Q-" "A_MUX_0/IN1" 0.54359
cap "A_MUX_0/Tr_Gate_1/OUT" "A_MUX_0/SEL" 15.3935
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 2.46221
cap "A_MUX_0/IN1" "A_MUX_0/SEL" 4.68123
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/SEL" 3.7324
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/SEL" 25.0687
cap "VCO_DFF_C_0/OUTB" "m1_95893_16489#" 209.043
cap "A_MUX_0/IN1" "m1_95893_16489#" 1.73245
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 4.95306
cap "m1_95781_18126#" "A_MUX_0/IN1" 7.20142
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" 1.0935
cap "m1_95893_16489#" "VCO_DFF_C_0/OUTB" 50.756
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" -3.55271e-15
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_43759_5971#" 2.0892
cap "m1_43759_5971#" "m1_95893_16489#" -0.0470951
cap "A_MUX_0/IN1" "m1_43759_5971#" -2.84217e-14
cap "m1_43759_5971#" "VCO_DFF_C_0/OUTB" 69.9239
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 1.01895
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 2.76178
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 0.382259
cap "Tappered_Buffer_0/IN" "m1_95893_16489#" 9.58066
cap "m1_95893_16489#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.334309
cap "Tappered_Buffer_0/IN" "m1_43759_5971#" 3.76089
cap "m1_95893_16489#" "Tappered_Buffer_0/VDD" 13.8882
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 0.835754
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_95893_16489#" 4.70885
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.3125
cap "m1_43759_5971#" "Tappered_Buffer_0/VDD" 5.19675
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_43759_5971#" 3.16069
cap "m1_95893_16489#" "Tappered_Buffer_0/VDD" 1.80527
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 4.17189
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "m1_43759_5971#" 0.893847
cap "Tappered_Buffer_0/VDD" "VDD_TEST" 69.2878
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 9.49628
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_43759_5971#" 0.21305
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/a_138_n2984#" 0.198805
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 2.56914
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.6299
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.000627092
cap "Tappered_Buffer_0/VDD" "m1_43759_5971#" 0.149164
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_43759_5971#" 0.116254
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD_TEST" 0.101233
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.393152
cap "Tappered_Buffer_0/IN" "m1_95893_16489#" 0.24139
cap "Tappered_Buffer_0/IN" "VDD_TEST" 31.0818
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.229548
cap "m1_95781_18126#" "Tappered_Buffer_0/VDD" 0.0249584
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 11.3881
cap "Tappered_Buffer_0/IN" "m1_43759_5971#" 0.78441
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 23.7283
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/a_138_n2984#" 2.33888
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_0/VDD" 0.107261
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/VDD" 37.0161
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/a_138_n2984#" 3.93006
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 14.4375
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 1.64237
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 14.8402
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_0/VDD" 8.29466
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_0/VDD" 48.652
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1888_n628#" 7.56247
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_0/a_548_n1560#" -4.26326e-14
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 6.41818
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" -2.84217e-14
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_n628#" 0.134726
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/a_138_n2984#" 1.07656
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2192_n672#" "Tappered_Buffer_0/VDD" 17.4417
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1888_n628#" -2.27374e-13
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 87.7687
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_0/VDD" 41.7471
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 54.6934
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2192_n672#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" 5.68434e-14
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n764_n672#" 5.80307
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 30.5837
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_548_n1560#" 16.0171
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/a_548_n1560#" 2.06311
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n764_n672#" 61.5076
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" 50.0949
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" 0.74308
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_n356_n324#" 1.67277
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 26.3431
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.4208
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_20039_n3680#" 37.7302
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 53.2769
cap "Tappered_Buffer_3/VDD" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 3.3518
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2804_n628#" 0.658286
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 7.74252
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.3909
cap "Tappered_Buffer_3/VDD" "m1_20039_n3680#" 131.106
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_20039_n3680#" 2.46984
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" -3.18323e-12
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/a_548_n1560#" 69.3089
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2600_n628#" 4.59316
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2396_68#" 21.2707
cap "Tappered_Buffer_3/VDD" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_2704_n672#" 46.2609
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_3/VDD" 2.17541
cap "Tappered_Buffer_3/a_4254_n29#" "Tappered_Buffer_3/VDD" 21.2759
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_1172_68#" "Tappered_Buffer_3/VDD" 4.67225
cap "Tappered_Buffer_3/a_548_n1560#" "Tappered_Buffer_3/VDD" 42.9115
cap "Tappered_Buffer_3/a_2792_n1560#" "Tappered_Buffer_3/VDD" 5.37577
cap "Tappered_Buffer_3/pmos_3p3_MV44E7_0/a_152_n280#" "VDD_TEST" 5.34477
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n256_n628#" "VDD_TEST" 1.74122
cap "VDD_TEST" "Tappered_Buffer_3/VDD" 134.531
cap "Tappered_Buffer_3/nmos_3p3_PLQLVN_0/a_n968_n324#" "VDD_TEST" 4.66518
cap "Tappered_Buffer_3/a_548_n1560#" "VDD_TEST" 24.7625
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n52_68#" "VDD_TEST" 5.02022
cap "Tappered_Buffer_3/IN" "VDD_TEST" 25.6407
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1376_n672#" 0.196239
cap "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1480_n628#" "Tappered_Buffer_3/IN" 0.086014
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/pmos_3p3_MDMPD7_0/a_n1684_68#" 0.147004
cap "VDD_TEST" "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_256_n324#" 0.589151
cap "VDD_TEST" "Tappered_Buffer_3/VDD" 0.232716
cap "VDD_TEST" "Tappered_Buffer_3/IN" 2.26224
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/VDD" 0.0388265
cap "Tappered_Buffer_3/IN" "Tappered_Buffer_3/nmos_3p3_JEEAMQ_0/a_256_n324#" 0.12693
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/VSS" -1.29208
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 2.09585
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/VDD" 1.80395
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.778466
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n256_n628#" 6.21225
cap "F_IN" "Tappered_Buffer_8/a_548_n1560#" 0.0422472
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/VDD" 7.08444
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n460_68#" 3.89142
cap "F_IN" "Tappered_Buffer_8/a_2792_n1560#" 0.261266
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n460_n628#" 2.87801
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/a_548_n1560#" 9.20687
cap "S2" "Tappered_Buffer_8/VSS" 1.69457
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/a_2792_n1560#" 15.767
cap "Tappered_Buffer_8/IN" "F_IN" 0.060814
cap "F_IN" "Tappered_Buffer_8/VSS" 0.054099
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n460_n628#" 3.82313
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/a_548_n1560#" 1.27429
cap "Tappered_Buffer_8/VDD" "F_IN" 2.03638
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1684_68#" 4.50457
cap "S2" "Tappered_Buffer_8/VSS" 1.72715
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/VDD" 1.41686
cap "F_IN" "Tappered_Buffer_8/VSS" 0.275764
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1888_n628#" "F_IN" 0.581022
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1580_n672#" "F_IN" 1.21667
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1888_n628#" 1.73907
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1580_n672#" 4.17188
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1684_n628#" "F_IN" 3.47083
cap "Tappered_Buffer_8/IN" "S2" 28.5902
cap "Tappered_Buffer_8/IN" "F_IN" 5.94334
cap "Tappered_Buffer_8/a_548_n1560#" "F_IN" 1.09548
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 1.33775
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 0.052643
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 0.901322
cap "A_MUX_4/VSS" "S3" 0.103511
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 2.20268e-13
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 63.2348
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_15/a_84_n50#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 2.91897
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" -8.41334
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 117.875
cap "S3" "A_MUX_4/VSS" 30.8645
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 82.6141
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 23.7163
cap "A_MUX_4/VSS" "A_MUX_4/OUT" 4.62994
cap "A_MUX_4/VSS" "S3" 22.8713
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 2.88153
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/w_5819_4436#" "VCO_DFF_C_0/VCTRL" 4.28968
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 25.9337
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 28.2248
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL" 69.8626
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" 27.9393
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/VSS" -0.7728
cap "S3" "VCO_DFF_C_0/VCTRL2" 82.6141
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 157.108
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -3.9697
cap "S3" "VCO_DFF_C_0/VCTRL" -10.8095
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL" -2.66961
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -0.204623
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/VSS" -0.00695851
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/VSS" -5.68434e-14
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCTRL2" 44.4903
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 112.254
cap "VCO_DFF_C_0/VCTRL2" "A_MUX_4/VDD" 1.42353
cap "VCO_DFF_C_0/VCTRL2" "A_MUX_4/OUT" 8.26455
cap "VCO_DFF_C_0/VCTRL" "A_MUX_4/OUT" -0.137609
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" 14.8078
cap "S3" "VCO_DFF_C_0/VCTRL2" 84.0589
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 18.1937
cap "VCO_DFF_C_0/VCTRL" "S3" -0.575219
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL" 3.19589
cap "VCO_DFF_C_0/VCTRL2" "m1_18080_n1660#" 0.240302
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 14.9177
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" 44.3736
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/NMOS_Pairs_0/GM9" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" 11.0617
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 10.7891
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" 11.4672
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" 8.52651e-14
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/VSS" 1.8199
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 7.12547
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VSS" 14.3816
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/VCO_C_0/VSS" 0.875886
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" 0.143734
cap "A_MUX_0/IN2" "A_MUX_0/SEL" -8.04497
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/OUTB" 1.66544
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" 0.9112
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_0/IN2" 42.4822
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_0/SEL" 1.06913
cap "A_MUX_0/OUT" "A_MUX_0/IN2" 4.68493
cap "VCO_DFF_C_0/m1_19018_4795#" "A_MUX_0/IN2" 0.809977
cap "A_MUX_0/IN2" "VCO_DFF_C_0/OUTB" 1.66514
cap "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_0/IN2" 0.0152868
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 0.30639
cap "A_MUX_0/VSS" "VCO_DFF_C_0/OUTB" 1.76695
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 1.47949
cap "A_MUX_0/OUT" "A_MUX_0/SEL" 1.15824
cap "VCO_DFF_C_0/m1_19018_4795#" "A_MUX_0/VSS" 6.05923
cap "A_MUX_0/IN2" "A_MUX_0/OUT" 2.39914
cap "VCO_DFF_C_0/m1_19018_4795#" "A_MUX_0/SEL" 4.35858
cap "A_MUX_0/VSS" "A_MUX_0/SEL" 7.1484
cap "A_MUX_0/SEL" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 0.370022
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 6.68574
cap "A_MUX_0/IN2" "A_MUX_0/SEL" 7.81121
cap "A_MUX_0/IN2" "A_MUX_0/VSS" 2.10596
cap "A_MUX_0/VSS" "m1_95893_16489#" 2.73374
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 0.439862
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/VDD" 9.41183
cap "m1_95893_16489#" "A_MUX_0/Tr_Gate_1/CLK" 0.464764
cap "A_MUX_0/VSS" "A_MUX_0/SEL" 7.98804
cap "A_MUX_0/VSS" "A_MUX_0/IN1" 34.964
cap "m1_95893_16489#" "A_MUX_0/SEL" 0.0815766
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/IN1" 0.0679306
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/SEL" 0.514366
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/VDD" 0.892667
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 0.950838
cap "A_MUX_0/VDD" "A_MUX_0/IN1" 1.44173
cap "A_MUX_0/VSS" "VCO_DFF_C_0/OUTB" 2.29367
cap "A_MUX_0/OUT" "A_MUX_0/IN1" 0.190122
cap "A_MUX_0/OUT" "A_MUX_0/SEL" 14.7921
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/IN1" 0.469653
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/SEL" 0.779652
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/CLK" 0.518854
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 0.0821395
cap "A_MUX_0/Tr_Gate_1/VSS" "VCO_DFF_C_0/OUTB" 0.250286
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/OUT" 0.512261
cap "A_MUX_0/Tr_Gate_1/VSS" "m1_95781_18126#" 0.777313
cap "A_MUX_0/Tr_Gate_1/VSS" "A_MUX_0/Tr_Gate_1/VDD" 6.6101
cap "A_MUX_0/Tr_Gate_1/VSS" "m1_95893_16489#" 0.298307
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/VSS" 56.2117
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/VDD" 2.63794
cap "A_MUX_0/Tr_Gate_1/OUT" "A_MUX_0/Tr_Gate_1/VDD" 0.0508412
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/Tr_Gate_1/a_174_n81#" 0.167324
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/Tr_Gate_1/VDD" 0.662868
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/Tr_Gate_1/OUT" 0.0891351
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/Tr_Gate_1/CLK" 0.234538
cap "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "A_MUX_0/IN1" 1.77696
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/IN1" 3.09751
cap "A_MUX_0/Tr_Gate_1/OUT" "A_MUX_0/IN1" 0.219212
cap "A_MUX_0/IN1" "m1_95781_18126#" 7.10543e-15
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" 7.90716
cap "A_MUX_0/IN1" "Tappered_Buffer_1/IN" 5.68434e-14
cap "m1_95893_16489#" "Tappered_Buffer_0/VDD" 4.76938
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 8.32363
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 8.76447
cap "VDD_TEST" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" 8.40176
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 3.43671
cap "m1_95893_16489#" "Tappered_Buffer_1/a_138_n2984#" 18.8748
cap "m1_95893_16489#" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" 16.9999
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/IN" 2.33888
cap "VDD_TEST" "Tappered_Buffer_1/IN" 0.685731
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 11.6549
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 1.47845
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/VDD" 72.0213
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/IN" 3.3961
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.38541
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 7.38239
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 11.4493
cap "m1_95893_16489#" "Tappered_Buffer_1/a_138_n2984#" 1.00972
cap "m1_95893_16489#" "Tappered_Buffer_0/VDD" 1.90699
cap "m1_95781_18126#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.437
cap "m1_95781_18126#" "Tappered_Buffer_1/a_138_n2984#" 0.0679233
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 6.47877
cap "m1_95781_18126#" "Tappered_Buffer_0/VDD" 0.0544925
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.331613
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 32.2185
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 3.65622
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.569246
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 21.4404
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 81.0761
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/IN" 1.5612
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.411895
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_0/VDD" 1.56347
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 130.815
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 39.5995
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 23.5579
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/a_138_n2984#" 0.73987
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 2.37955
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 3.93006
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 5.70546
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.411895
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1888_n280#" "Tappered_Buffer_0/VDD" 18.2997
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_0/VDD" 1.16962
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 252.843
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 13.4013
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1888_n280#" "Tappered_Buffer_0/a_548_n1560#" 0.798085
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 4.76104
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/VSS" 0.382289
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 0.109424
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/a_138_n2984#" 1.07656
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/VDD" 0.14601
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n764_n672#" "Tappered_Buffer_0/VDD" 5.19914
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n764_n672#" "Tappered_Buffer_1/VSS" 4.82216
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 8.92935
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 1.63329
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n664_68#" "Tappered_Buffer_0/VDD" 0.206431
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n664_68#" "Tappered_Buffer_1/VSS" 0.485412
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 2.45188
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 3.89793
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 205.277
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/a_174_n776#" 1.67277
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/OUT" -0.686416
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_0/VDD" 0.608634
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/OUT" 0.209943
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" "Tappered_Buffer_0/VDD" 0.753595
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_1/VSS" 0.435616
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 64.0942
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_1/VSS" -0.00140203
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/VDD" 11.4231
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_968_68#" 0.0869393
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 0.349073
cap "VDD_TEST" "Tappered_Buffer_1/VSS" -1.77636e-15
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VSS" 0.0678441
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/VSS" 13.5316
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 16.3063
cap "OUT" "Tappered_Buffer_2/VSS" 0.128882
cap "Tappered_Buffer_2/VSS" "OUT" 1.74963
cap "Tappered_Buffer_2/a_2996_n3001#" "OUT" 1.07621
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" 0.0134591
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_20039_n3680#" 37.7302
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.4208
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 53.2769
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 7.74252
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.3909
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 17.4973
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 1.95106
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 52.9075
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.283838
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 7.68308
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 1.42109e-14
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_8/VDD" -2.27374e-13
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/VDD" 12.9527
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2396_68#" "Tappered_Buffer_8/VDD" 26.1961
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 74.7712
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 53.1602
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2396_n628#" "Tappered_Buffer_8/VDD" 0.00556552
cap "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_664_n324#" "Tappered_Buffer_8/VDD" 0.45821
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_8/VDD" 3.80783
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2396_68#" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1684_n324#" -8.52651e-14
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_8/VDD" 15.0794
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 6.56471
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2396_68#" "Tappered_Buffer_8/a_548_n1560#" -1.42109e-14
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 1.82326
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1684_n324#" "Tappered_Buffer_8/VDD" 40.4272
cap "Tappered_Buffer_8/a_548_n1560#" "INV_2_0/VSS" 1.81675
cap "INV_2_0/VSS" "Tappered_Buffer_8/VDD" 53.394
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 1.13687e-12
cap "INV_2_0/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1172_68#" 0.0192993
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1172_68#" -7.10543e-15
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/a_548_n1560#" 6.60868
cap "INV_2_0/VSS" "Tappered_Buffer_8/VDD" 81.1949
cap "F_IN" "Tappered_Buffer_8/IN" 0.123389
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/a_548_n1560#" 0.196815
cap "F_IN" "Tappered_Buffer_8/VDD" 0.838799
cap "INV_2_0/IN" "Tappered_Buffer_8/IN" 3.25918
cap "INV_2_0/VSS" "Tappered_Buffer_8/a_548_n1560#" 1.84173
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n460_68#" "Tappered_Buffer_8/IN" 3.06515
cap "Tappered_Buffer_8/IN" "INV_2_0/VDD" 0.462586
cap "F_IN" "Tappered_Buffer_8/a_548_n1560#" 0.0467237
cap "INV_2_0/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n460_68#" 1.15492
cap "Tappered_Buffer_8/a_2792_n1560#" "Tappered_Buffer_8/IN" 0.134725
cap "F_IN" "Tappered_Buffer_8/a_2792_n1560#" 0.063865
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 1.89584
cap "S2" "Tappered_Buffer_8/VDD" 10.601
cap "INV_2_0/VSS" "Tappered_Buffer_8/IN" 2.65497
cap "Tappered_Buffer_8/IN" "S2" 12.84
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 19.6233
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1580_n672#" "Tappered_Buffer_8/IN" 2.37501
cap "S2" "F_IN" 2.84217e-14
cap "Tappered_Buffer_8/IN" "F_IN" 1.8873
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/a_548_n1560#" 5.95038
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_8/IN" 4.0261
cap "Tappered_Buffer_8/IN" "INV_2_0/VSS" 0.822446
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1888_n628#" "Tappered_Buffer_8/IN" 0.704051
cap "INV_2_0/IN" "Tappered_Buffer_8/IN" 0.180254
cap "Tappered_Buffer_8/VDD" "S2" 11.7556
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 1.27431
cap "S3" "A_MUX_2/IN2" 0.100378
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 39.2153
cap "S3" "A_MUX_2/SEL" 0.145607
cap "A_MUX_2/IN2" "S3" 3.17532
cap "A_MUX_2/Tr_Gate_0/nmos_3p3_UKFAHE_3/a_n138_n84#" "A_MUX_2/SEL" 6.6931
cap "S3" "m1_18080_n1660#" -4.15605
cap "S3" "A_MUX_2/IN2" 22.5314
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 0.64454
cap "S3" "A_MUX_2/IN1" 15.2993
cap "S3" "A_MUX_2/VSS" 24.3486
cap "S3" "PFD_T2_0/VDD" -6.60863
cap "S3" "A_MUX_2/Tr_Gate_1/VSS" 0.633536
cap "S3" "PFD_T2_0/VDD" 0.887282
cap "S3" "A_MUX_2/VSS" 0.0781333
cap "PFD_T2_0/Buffer_V_2_0/VDD" "S3" 2.58328
cap "A_MUX_4/Tr_Gate_1/VSS" "S3" 0.153633
cap "S3" "PFD_T2_0/Buffer_V_2_0/VDD" 2.35818
cap "S3" "PFD_T2_0/Buffer_V_2_0/VDD" 0.0572528
cap "S3" "A_MUX_4/INV_2_0/VSS" 43.9285
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/IN" 6.9045
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 18.6434
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 23.9799
cap "A_MUX_4/INV_2_0/VSS" "A_MUX_4/OUT" -1.13687e-13
cap "A_MUX_4/VDD" "A_MUX_4/INV_2_0/VSS" 136.423
cap "S3" "A_MUX_4/VDD" -10.6722
cap "S3" "A_MUX_4/OUT" 76.1819
cap "A_MUX_4/INV_2_0/VSS" "A_MUX_4/Tr_Gate_1/IN" 0.0914565
cap "A_MUX_4/Tr_Gate_1/CLK" "S3" 1.43115
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 362.327
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_1/CLK" -0.669321
cap "A_MUX_4/OUT" "S3" 89.3455
cap "A_MUX_4/OUT" "A_MUX_4/VSS" 58.3354
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 43.0872
cap "S3" "A_MUX_4/VDD" -13.2578
cap "A_MUX_4/VSS" "A_MUX_4/VDD" 26.7545
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 80.4242
cap "A_MUX_4/Tr_Gate_1/IN" "A_MUX_4/VDD" 3.05678
cap "A_MUX_4/OUT" "A_MUX_4/VDD" 171.795
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_0/CLK" -1.73581
cap "S3" "A_MUX_4/Tr_Gate_1/CLK" 0.160756
cap "A_MUX_4/VSS" "A_MUX_4/Tr_Gate_1/CLK" 6.03947
cap "S3" "A_MUX_4/VSS" 12.3859
cap "A_MUX_4/Tr_Gate_0/CLK" "A_MUX_4/VDD" 18.8449
cap "A_MUX_4/VDD" "VCO_DFF_C_0/VCO_C_0/VSS" 40.2104
cap "A_MUX_4/OUT" "A_MUX_4/VDD" 158.532
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 398.579
cap "A_MUX_4/Tr_Gate_0/CLK" "A_MUX_4/VDD" 59.5729
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 100.84
cap "S3" "A_MUX_4/VDD" -12.8134
cap "A_MUX_4/Tr_Gate_0/CLK" "A_MUX_4/OUT" 1.56054
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 9.56503
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/CLK" 3.23794
cap "A_MUX_4/OUT" "S3" 84.6448
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_1/CLK" -0.779805
cap "A_MUX_4/Tr_Gate_0/CLK" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.84217e-14
cap "A_MUX_4/Tr_Gate_0/CLK" "S3" 1.5911
cap "A_MUX_4/Tr_Gate_0/IN" "A_MUX_4/VDD" 7.22068
cap "A_MUX_4/VDD" "VCO_DFF_C_0/VCTRL" 1.50835
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL" 2.73578
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL" -1.52288
cap "A_MUX_4/Tr_Gate_0/CLK" "VCO_DFF_C_0/VCTRL" 0.83207
cap "A_MUX_4/OUT" "A_MUX_4/VDD" 153.637
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL2" 8.23868
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/a_195_417#" "VCO_DFF_C_0/VCTRL" 0.103643
cap "VCO_DFF_C_0/VCTRL" "A_MUX_4/VDD" 1.3957
cap "S3" "A_MUX_4/VDD" -8.00119
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/VDD" 1.20522
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL" 4.72719
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCTRL2" 15.0101
cap "A_MUX_4/OUT" "S3" 77.7179
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/VDD" 67.0888
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 256.124
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 3.16088
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/IN" 4.05822
cap "A_MUX_4/Tr_Gate_0/CLK" "A_MUX_4/VDD" 2.36291
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_0/CLK" 0.212981
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 28.7523
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 42.3855
cap "A_MUX_4/Tr_Gate_0/CLK" "VCO_DFF_C_0/VCTRL" 0.0214451
cap "A_MUX_4/Tr_Gate_0/CLK" "S3" 0.198452
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL" 7.39768
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 1.85545
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 14.5033
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/a_195_417#" 0.0189613
cap "A_MUX_4/Tr_Gate_0/VDD" "VCO_DFF_C_0/VCTRL" 0.0930632
cap "VCO_DFF_C_0/VCTRL" "A_MUX_4/Tr_Gate_0/OUT" 0.356503
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "VCTRL_OBV" 13.9637
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 10.943
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCTRL_OBV" 15.8471
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 7.12547
cap "A_MUX_0/OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 54.0701
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 5.76174
cap "A_MUX_0/VDD" "A_MUX_0/SEL" -5.68434e-14
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 6.42313
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "VCO_DFF_C_0/VCO_C_0/VSS" 42.4877
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 44.8243
cap "A_MUX_0/OUT" "A_MUX_0/IN2" 2.00114
cap "m2_34756_9620#" "A_MUX_0/SEL" 0.545476
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.116765
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 23.1442
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n2018#" 1.70743
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/SEL" 1.80562
cap "A_MUX_0/OUT" "A_MUX_0/SEL" 6.71211
cap "A_MUX_0/OUT" "m2_34756_9620#" 22.9236
cap "A_MUX_0/SEL" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 2.06925
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n2018#" 1.70535
cap "A_MUX_0/VDD" "A_MUX_0/VSS" 22.7694
cap "A_MUX_0/OUT" "A_MUX_0/SEL" -1.40219
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 20.9703
cap "A_MUX_0/SEL" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 1.16851
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" "A_MUX_0/OUT" 0.464875
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 5.48654
cap "A_MUX_0/SEL" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 1.61925
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 244.132
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_1/CLK" -2.44693
cap "m2_34756_9620#" "A_MUX_0/SEL" 0.443839
cap "A_MUX_0/SEL" "A_MUX_0/VSS" 4.44089e-16
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n2018#" "A_MUX_0/OUT" 1.71186
cap "m2_34756_9620#" "A_MUX_0/OUT" -32.1488
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 146.398
cap "A_MUX_0/OUT" "A_MUX_0/VSS" 436.052
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 16.6126
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/VSS" 1.42489
cap "A_MUX_0/SEL" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" -2.84217e-14
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 5.55573
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/CLK" 17.0563
cap "A_MUX_0/IN2" "A_MUX_0/OUT" 0.622262
cap "m2_34756_9620#" "A_MUX_0/VDD" -0.0623423
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/VDD" 73.6078
cap "A_MUX_0/OUT" "A_MUX_0/SEL" -3.01425
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/VSS" 1.77636e-15
cap "A_MUX_0/SEL" "A_MUX_0/VDD" 14.4726
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" "A_MUX_0/Tr_Gate_1/CLK" 2.91546
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 109.858
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/VDD" 181.729
cap "A_MUX_0/OUT" "A_MUX_0/VSS" 41.8921
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" 0.483567
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 87.8681
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_1/CLK" 1.01101
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" 0.37273
cap "A_MUX_0/OUT" "m2_34756_9620#" 34.843
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/Tr_Gate_1/CLK" -8.52651e-14
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_1/CLK" -0.301289
cap "A_MUX_0/IN1" "A_MUX_0/VDD" 14.3027
cap "RES_74k_0/P" "A_MUX_0/Tr_Gate_1/VDD" 0.478021
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/VDD" -9.29348
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/OUT" 17.069
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "A_MUX_0/Tr_Gate_1/VDD" 0.175837
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/Tr_Gate_1/VDD" 5.34626
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n2018#" "A_MUX_0/Tr_Gate_1/VDD" 1.69484
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/VSS" 1.73423
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" "A_MUX_0/Tr_Gate_1/VDD" 3.79628
cap "A_MUX_0/Tr_Gate_1/OUT" "A_MUX_0/Tr_Gate_1/VDD" 211.804
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/Tr_Gate_1/VDD" 3.18296
cap "A_MUX_0/Tr_Gate_1/VDD" "A_MUX_0/Tr_Gate_1/VSS" 226.833
cap "A_MUX_0/IN1" "A_MUX_0/VSS" 1.61869
cap "A_MUX_0/VSS" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 0.731127
cap "A_MUX_0/Tr_Gate_1/a_174_n81#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 0.0929575
cap "A_MUX_0/Tr_Gate_1/OUT" "A_MUX_0/IN1" 12.8793
cap "A_MUX_0/Tr_Gate_1/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 0.72807
cap "A_MUX_0/Tr_Gate_1/VDD" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 0.146898
cap "A_MUX_0/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" -0.000519483
cap "m1_95893_16489#" "Tappered_Buffer_1/IN" 2.22045e-16
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 3.84941
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 9.06019
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/w_n530_n410#" 10.021
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 3.39457
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 2.08024
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/w_n530_n410#" 4.53179
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.47921
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 7.95587
cap "m1_95893_16489#" "Tappered_Buffer_1/IN" 17.2954
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.30781
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 3.16628
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 5.42974
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_95893_16489#" 10.5216
cap "VDD_TEST" "Tappered_Buffer_1/IN" 7.82065
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 22.8074
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 4.92428
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 1.67911
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 18.8285
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 10.3351
cap "m1_95893_16489#" "Tappered_Buffer_1/a_138_n2984#" 7.33953
cap "Tappered_Buffer_1/IN" "m1_95781_18126#" 0.171212
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.377569
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 0.360198
cap "m1_95781_18126#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.263354
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 0.215887
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.207808
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 2.56407
cap "m1_95781_18126#" "Tappered_Buffer_1/a_138_n2984#" 0.0237083
cap "Tappered_Buffer_1/IN" "m1_95893_16489#" 1.89721
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 4.29881
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_95781_18126#" 0.0153361
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 1.45014
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_95893_16489#" 0.427958
cap "m1_95893_16489#" "Tappered_Buffer_1/a_138_n2984#" 0.35723
cap "Tappered_Buffer_1/IN" "VDD_TEST" 1.02691
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_95893_16489#" 2.87957
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 2.61971
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" -2.27374e-13
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1888_n280#" "Tappered_Buffer_0/VDD" 11.4433
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1888_n280#" "Tappered_Buffer_1/VSS" 4.54747e-13
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 3.09593
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/OUT" 0.646623
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" 2.84217e-14
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" -0.686416
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" 8.63789
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 0.0531689
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_1/OUT" 12.9365
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_764_n628#" 12.0605
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/IN" 1.83009
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.48405
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 32.4534
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" -4.44089e-16
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/IN" 0.141898
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.349073
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_1/OUT" 0.614783
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/w_n530_n410#" 2.54107
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 1.85373
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/OUT" 2.37001
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/IN" 0.38905
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_2/IN" 1.36917
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "OUTB" 0.444489
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" -6.64648e-05
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/OUT" 5.93072
cap "Tappered_Buffer_2/VSS" "OUT" 0.264801
cap "OUT" "Tappered_Buffer_2/OUT" 1.59034
cap "Tappered_Buffer_2/a_138_n2984#" "OUT" 0.0347752
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#" 5.11019
cap "Tappered_Buffer_2/a_2996_n3001#" "OUT" 0.496721
cap "Tappered_Buffer_2/OUT" "OUT" 2.39784
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_1580_n628#" "OUT" 1.73469
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_256_n324#" 3.7534
cap "Tappered_Buffer_2/VSS" "OUT" 0.398553
cap "OUT" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_560_n280#" 1.08964
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_1580_n628#" 9.80786
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VSS" 0.0134591
cap "Tappered_Buffer_2/pmos_3p3_PPZSL5_0/w_n938_n410#" "OUT" 1.25181
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_256_n324#" "OUT" 2.40461
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 15.0591
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 7.89143
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_20039_n3680#" 24.2855
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 25.7405
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 51.032
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 1.53744
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 11.2395
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 4.21414
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 0.023736
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00312117
cap "Tappered_Buffer_7/a_2996_n3001#" "Tappered_Buffer_7/VSS" 1.14755
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_68#" "Tappered_Buffer_7/VSS" 0.203542
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 23.4207
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_24#" "Tappered_Buffer_7/VSS" 1.52608
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_24#" "Tappered_Buffer_7/VSS" 6.09209
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_68#" "Tappered_Buffer_7/VSS" 0.610758
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 69.3171
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_8/a_548_n1560#" 3.3684
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_24#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" 0.7941
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" 105.056
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_664_n324#" 1.76332
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 249.43
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_24#" 1.24505
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_8/VDD" 284.276
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" 6.56471
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" 5.68434e-14
cap "INV_2_0/IN" "Tappered_Buffer_7/IN" 0.214553
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n256_n280#" "Tappered_Buffer_8/VDD" 8.64637
cap "Tappered_Buffer_7/a_2792_n1560#" "Tappered_Buffer_8/a_4254_n29#" 0.595111
cap "Tappered_Buffer_7/a_2792_n1560#" "INV_2_0/IN" 2.04972
cap "Tappered_Buffer_7/IN" "INV_2_0/VDD" 0.402037
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n256_n280#" 6.28637
cap "Tappered_Buffer_7/a_2792_n1560#" "INV_2_0/VDD" 1.06229
cap "Tappered_Buffer_8/VDD" "INV_2_0/VSS" 53.394
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/a_2792_n1560#" 16.2006
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n256_n280#" "Tappered_Buffer_8/a_4254_n29#" 2.09153
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n256_n280#" "INV_2_0/IN" 3.50711
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_2792_n1560#" 6.60868
cap "Tappered_Buffer_8/IN" "INV_2_0/VSS" 0.638635
cap "INV_2_0/VSS" "INV_2_0/VDD" 30.6463
cap "INV_2_0/OUT" "INV_2_0/IN" 20.0922
cap "Tappered_Buffer_7/IN" "INV_2_0/IN" 0.932418
cap "INV_2_0/IN" "Tappered_Buffer_8/VDD" 8.80612
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n1480_n280#" "INV_2_0/IN" 10.8315
cap "INV_2_0/OUT" "INV_2_0/VSS" 1.45691
cap "INV_2_0/VSS" "Tappered_Buffer_8/VDD" 81.1949
cap "Tappered_Buffer_8/a_548_n1560#" "INV_2_0/IN" 1.81016
cap "INV_2_0/OUT" "INV_2_0/VDD" -0.202334
cap "Tappered_Buffer_7/IN" "INV_2_0/VDD" 0.996506
cap "Tappered_Buffer_8/a_548_n1560#" "INV_2_0/VSS" 0.388604
cap "Tappered_Buffer_8/IN" "INV_2_0/IN" 5.5637
cap "INV_2_0/IN" "INV_2_0/VSS" 30.1205
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_0/IN" 0.527228
cap "INV_2_0/IN" "INV_2_0/VDD" 190.575
cap "Tappered_Buffer_7/a_138_n2984#" "INV_2_0/IN" 24.2071
cap "S2" "F_IN" -5.68434e-14
cap "INV_2_0/VDD" "F_IN" 14.0676
cap "INV_2_0/VSS" "INV_2_0/VDD" -1.0865
cap "Tappered_Buffer_8/IN" "INV_2_0/IN" 0.180254
cap "S2" "INV_2_0/OUT" 0.92708
cap "INV_2_0/VDD" "INV_2_0/OUT" 6.04506
cap "F_IN" "INV_2_0/IN" 13.7319
cap "INV_2_0/VSS" "F_IN" 3.6204
cap "INV_2_0/VSS" "Tappered_Buffer_8/IN" 0.793847
cap "INV_2_0/IN" "INV_2_0/OUT" 4.77111
cap "F_IN" "INV_2_0/OUT" 3.07771
cap "INV_2_0/VSS" "INV_2_0/OUT" 44.23
cap "INV_2_0/VDD" "Tappered_Buffer_7/IN" 0.331435
cap "INV_2_0/VDD" "S2" 22.9008
cap "S2" "INV_2_0/IN" 0.813856
cap "Tappered_Buffer_7/IN" "INV_2_0/IN" 0.124356
cap "INV_2_0/VDD" "INV_2_0/IN" 29.5724
cap "m1_n9031_1076#" "INV_2_0/OUT" 0.00568661
cap "INV_2_0/VDD" "m1_n9031_1076#" 0.261335
cap "m1_n9031_1076#" "INV_2_0/VSS" 0.204537
cap "A_MUX_2/IN2" "S1" 33.8851
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 0.980129
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/VDD" 0.562399
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 54.5335
cap "A_MUX_2/SEL" "A_MUX_2/VDD" 0.99604
cap "A_MUX_2/SEL" "A_MUX_2/OUT" 6.85299
cap "A_MUX_2/IN2" "S1" 2.73178
cap "A_MUX_2/IN2" "A_MUX_2/VDD" 0.215493
cap "A_MUX_2/OUT" "A_MUX_2/IN2" 2.00309
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/IN2" 5.68434e-14
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 80.792
cap "A_MUX_2/IN2" "S3" 22.5314
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/SEL" 0.0444196
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 7.89112
cap "A_MUX_2/IN2" "A_MUX_2/IN1" 0.0144815
cap "A_MUX_2/IN2" "A_MUX_2/VDD" 173.387
cap "A_MUX_2/OUT" "A_MUX_2/SEL" 0.475721
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.883503
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 25.3773
cap "A_MUX_2/VDD" "A_MUX_2/IN1" 4.23569
cap "S3" "A_MUX_2/SEL" 0.225468
cap "A_MUX_2/IN1" "A_MUX_2/SEL" 0.100198
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 3.33049
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 50.0799
cap "S3" "A_MUX_2/VSS" 23.2433
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VDD" 26.5145
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 18.0261
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 10.631
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/Tr_Gate_1/CLK" 0.00316768
cap "S3" "PFD_T2_0/FDIV" 0.13831
cap "S3" "A_MUX_2/IN1" 20.7438
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 236.801
cap "S3" "A_MUX_2/Tr_Gate_1/CLK" 0.706124
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "S3" 0.00808659
cap "PFD_T2_0/FDIV" "A_MUX_2/VSS" -1.13687e-13
cap "A_MUX_2/IN1" "A_MUX_2/VSS" 154.086
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/VSS" 4.44089e-16
cap "A_MUX_2/IN1" "A_MUX_2/VDD" 16.0303
cap "PFD_T2_0/FDIV" "A_MUX_2/VDD" 61.4697
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/IN1" 4.44089e-16
cap "PFD_T2_0/FDIV" "A_MUX_2/IN1" 38.1874
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VSS" 0.508873
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_0/a_n52_n50#" "PFD_T2_0/VDD" 0.00278144
cap "A_MUX_2/Tr_Gate_1/VSS" "S3" 0.244454
cap "A_MUX_2/IN1" "PFD_T2_0/VDD" -1.22825
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/VDD" 34.6902
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" -1.11299
cap "PFD_T2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 8.46333
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "PFD_T2_0/VDD" 7.00878
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" 0.00534857
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/IN1" -2.09844
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" "PFD_T2_0/VDD" 0.49682
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 41.6836
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 1.27371
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 0.00301448
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 6.33456
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/nmos_3p3_3JEA4B_1/a_n342_n50#" 0.00340732
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_173_n912#" 0.167801
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 7.09231
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 4.9423
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.504965
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.328743
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/VDD" -5.23293
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 5.60263
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/Tr_Gate_1/VSS" 4.41659
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/DOWN" -2.63862
cap "A_MUX_4/OUT" "PFD_T2_0/Buffer_V_2_0/VDD" 0.373319
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 0.144367
cap "A_MUX_4/Tr_Gate_1/CLK" "PFD_T2_0/DOWN" 1.0782
cap "A_MUX_4/OUT" "DN_INPUT" 1.15228
cap "A_MUX_4/OUT" "A_MUX_3/VSS" 15.0265
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/VDD" 0.604975
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 1.73313
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/VDD" -0.911954
cap "A_MUX_4/OUT" "A_MUX_4/VDD" 29.7184
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_1/a_174_342#" 1.14555
cap "DN_INPUT" "PFD_T2_0/DOWN" -0.533382
cap "PFD_T2_0/DOWN" "A_MUX_3/VSS" 52.1574
cap "S3" "A_MUX_3/VSS" -0.141464
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "PFD_T2_0/Buffer_V_2_0/VDD" 0.078159
cap "PFD_T2_0/DOWN" "A_MUX_4/VDD" 4.33389
cap "A_MUX_4/Tr_Gate_1/CLK" "PFD_T2_0/Buffer_V_2_0/VDD" 0.68948
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.0632957
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "A_MUX_3/VSS" 1.26136
cap "A_MUX_4/Tr_Gate_1/CLK" "DN_INPUT" 0.939104
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/VSS" 0.276999
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "A_MUX_4/VDD" 8.29551
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 4.1934
cap "A_MUX_3/VSS" "PFD_T2_0/Buffer_V_2_0/VDD" 102.384
cap "DN_INPUT" "A_MUX_3/VSS" 1.30029
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/VDD" 4.58343
cap "A_MUX_3/OUT" "A_MUX_4/OUT" 2.94647
cap "A_MUX_3/VSS" "A_MUX_4/VDD" 26.7849
cap "A_MUX_4/OUT" "PFD_T2_0/DOWN" 1.59268
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "A_MUX_4/VDD" 3.92781
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 0.630716
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/OUT" 0.1471
cap "A_MUX_4/VSS" "A_MUX_4/SEL" 0.415553
cap "A_MUX_4/VSS" "PFD_T2_0/DOWN" 0.651631
cap "A_MUX_3/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.613636
cap "A_MUX_4/IN2" "A_MUX_4/OUT" 2.50683
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_1/a_174_342#" 1.17839
cap "PFD_T2_0/DOWN" "A_MUX_4/VDD" 0.590185
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 1.33359
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 0.56401
cap "A_MUX_4/VSS" "A_MUX_4/OUT" 0.66185
cap "A_MUX_3/VDD" "A_MUX_4/SEL" 0.242416
cap "A_MUX_4/VSS" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_1/a_152_n50#" 0.117264
cap "A_MUX_4/SEL" "PFD_T2_0/DOWN" 0.025262
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.111309
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/CLK" 0.975925
cap "A_MUX_3/OUT" "A_MUX_4/OUT" 6.41014
cap "A_MUX_4/VSS" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.0128876
cap "A_MUX_4/VSS" "A_MUX_4/Tr_Gate_1/CLK" 0.282242
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 0.0977907
cap "A_MUX_4/VSS" "A_MUX_4/VDD" 0.185177
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 1.47737
cap "A_MUX_4/IN2" "A_MUX_4/OUT" 2.46099
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 17.8878
cap "A_MUX_4/VDD" "A_MUX_4/VSS" 0.335208
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 0.581153
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 4.94205
cap "A_MUX_4/VDD" "A_MUX_4/SEL" 3.17823
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/CLK" 2.1926
cap "A_MUX_4/IN2" "A_MUX_4/VSS" 3.45313
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0864652
cap "A_MUX_4/SEL" "A_MUX_4/IN2" 2.71806
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 2.98447
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.358162
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 0.420396
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 4.08508
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 35.6743
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 10.8645
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 59.1514
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.08117
cap "A_MUX_4/VSS" "A_MUX_4/VDD" 17.6328
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/VDD" 2.28037
cap "VCTRL_OBV" "A_MUX_4/OUT" 0.0155869
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 3.16906
cap "A_MUX_4/IN2" "A_MUX_4/OUT" 0.231263
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00882298
cap "A_MUX_4/VSS" "A_MUX_4/OUT" 175.594
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/OUT" 0.241188
cap "A_MUX_4/SEL" "A_MUX_4/IN2" 56.8712
cap "A_MUX_4/IN2" "A_MUX_4/VDD" 5.69574
cap "A_MUX_0/OUT" "m2_34756_9620#" 22.9236
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/Tr_Gate_0/CLK" 1.7703
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1396#" "m2_34756_9620#" 0.505656
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/OUT" 2.29128
cap "A_MUX_0/VDD" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 2.31813
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/OUT" 3.44152
cap "m2_34756_9620#" "A_MUX_6/VSS" 8.58877
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n1396#" "m2_34756_9620#" 1.45309
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n2018#" "m1_47690_7940#" 0.300793
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "m1_47690_7940#" 0.224356
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_6/VSS" 1.40198
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_6/VSS" 38.257
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n2018#" "m2_34756_9620#" 2.98595
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m2_34756_9620#" 204.624
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "m2_34756_9620#" 182.251
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1190#" 0.376637
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n2018#" 2.98595
cap "m2_34756_9620#" "A_MUX_0/OUT" 0.973667
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 194.303
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" 0.824267
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 145.809
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1396#" "m2_34756_9620#" 0.544613
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n2018#" 0.300793
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/VSS" 2.14333
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_n1396#" 1.05027
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/Tr_Gate_0/CLK" 1.2081
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n2018#" 2.98595
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 229.728
cap "A_MUX_0/OUT" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 10.5163
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_n1190#" 0.783914
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" -4.54747e-13
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1190#" 0.629316
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n2018#" 0.300793
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1396#" 0.842665
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1190#" 0.407277
cap "m2_34756_9620#" "A_MUX_0/VSS" 0.213554
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "A_MUX_0/VDD" 3.39113
cap "A_MUX_0/VSS" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 1.28301
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" "A_MUX_0/VDD" 4.5571
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_n1190#" "m2_34756_9620#" 0.783914
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" "m1_47690_7940#" 0.300793
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 12.7263
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1396#" 0.207603
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" "A_MUX_0/OUT" 1.74886
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" "A_MUX_0/Tr_Gate_1/CLK" 2.86042
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 49.7652
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_190_n2018#" "m1_47690_7940#" 0.300793
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" "m2_34756_9620#" 2.16168
cap "m2_34756_9620#" "A_MUX_0/VDD" 193.306
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1190#" "m2_34756_9620#" 0.0500194
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "m1_47690_7940#" 0.300793
cap "A_MUX_0/VSS" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" 2.12421
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" 234.087
cap "m2_34756_9620#" "A_MUX_0/OUT" 37.737
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_190_n2018#" "m2_34756_9620#" 2.98595
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_n1396#" "m2_34756_9620#" 1.05027
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1190#" 0.154598
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "m2_34756_9620#" 1.76681
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1396#" "m2_34756_9620#" 0.0670713
cap "A_MUX_0/VSS" "m2_34756_9620#" 8.27682
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_n1190#" "m2_34756_9620#" 0.783914
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_n1396#" "m2_34756_9620#" 1.05027
cap "RES_74k_0/P" "m2_34756_9620#" 35.7586
cap "A_MUX_0/Tr_Gate_1/OUT" "m2_34756_9620#" 4.18972
cap "A_MUX_0/VSS" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" 1.59804
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "m2_34756_9620#" 1.21914
cap "A_MUX_0/VSS" "A_MUX_0/Tr_Gate_1/VDD" 5.52083
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" "m2_34756_9620#" 267.871
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n2018#" "m2_34756_9620#" 2.98595
cap "A_MUX_0/Tr_Gate_1/VDD" "m2_34756_9620#" 129.19
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1396#" "m2_34756_9620#" 0.983197
cap "A_MUX_0/VSS" "m2_34756_9620#" 0.918928
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" -0.223923
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" "A_MUX_0/Tr_Gate_1/OUT" 0.402712
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n2018#" 0.300793
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1396#" "m2_34756_9620#" 0.540843
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1190#" 0.404312
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n568#" -1.068
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1190#" "m2_34756_9620#" 0.733895
cap "A_MUX_0/Tr_Gate_1/VDD" "RES_74k_0/P" -9.48582
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" "m1_95781_18126#" 0.254917
cap "A_MUX_0/Tr_Gate_1/VDD" "m1_48076_2220#" -0.492662
cap "A_MUX_0/Tr_Gate_1/VDD" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" 14.1564
cap "m2_34756_9620#" "RES_74k_0/P" 19.4569
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "RES_74k_0/P" 0.00212029
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "VDD_TEST" 0.149202
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n2018#" "RES_74k_0/P" 0.291285
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2846#" "RES_74k_0/P" 9.23608
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_95781_18126#" 0.194127
cap "m2_34756_9620#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2846#" 0.00369559
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "RES_74k_0/P" 222.786
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m2_34756_9620#" 99.269
cap "m1_95781_18126#" "RES_74k_0/P" -3.55271e-15
cap "Tappered_Buffer_1/IN" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 3.15611
cap "Tappered_Buffer_1/IN" "m1_95893_16489#" 15.4458
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_95893_16489#" 19.4566
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_95781_18126#" 1.73739
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 10.5509
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "m1_95893_16489#" 17.4043
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 5.10843
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "m1_95893_16489#" 9.26087
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_2290_n2846#" "m1_95781_18126#" 0.15264
cap "Tappered_Buffer_1/VDD" "VDD_TEST" 11.0227
cap "Tappered_Buffer_1/IN" "VDD_TEST" 7.19625
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 7.69876
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "m1_95893_16489#" 0.640672
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 6.28031
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD_TEST" 3.0935
cap "VDD_TEST" "RES_74k_0/P" 0.275976
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_95893_16489#" 22.4915
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "m1_95893_16489#" 9.02597
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "VDD_TEST" 4.13364
cap "Tappered_Buffer_1/VDD" "m1_95893_16489#" 24.1357
cap "m1_95893_16489#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.00187841
cap "m1_95781_18126#" "Tappered_Buffer_1/IN" 0.184014
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/IN" 56.3662
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/IN" 3.79015
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/IN" 5.36121
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 1.2866
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.29256
cap "m1_95893_16489#" "Tappered_Buffer_1/IN" 1.83867
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "m1_95893_16489#" 6.70155
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.61168
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.850122
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/IN" 6.23626
cap "VDD_TEST" "Tappered_Buffer_1/IN" 1.95529
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.46519
cap "m1_95781_18126#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.0627385
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/IN" 1.5446
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.873186
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/VDD" 4.26298
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VDD" 0.995043
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1684_68#" 11.7157
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1684_68#" -1.42109e-14
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/VDD" 1.24037
cap "Tappered_Buffer_1/a_548_n1560#" "m1_48076_2220#" 0.860888
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/OUT" 4.54747e-13
cap "m1_48076_2220#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n560_n324#" 0.678319
cap "Tappered_Buffer_1/a_548_n1560#" "m1_48076_2220#" 0.0565726
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n560_n324#" 0.821693
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/VDD" 0.109316
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VDD" 18.6997
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_1/OUT" 23.7656
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 52.8753
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_2/IN" 0.5009
cap "Tappered_Buffer_1/a_2792_n1560#" "Tappered_Buffer_1/VDD" 0.25005
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/VDD" 5.82689
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_2396_n628#" "Tappered_Buffer_2/IN" 18.9388
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 2.98584
cap "VDD_TEST" "Tappered_Buffer_2/IN" 0.649218
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.145731
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" -3.55271e-15
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 68.9846
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VDD" 2.60386
cap "VDD_TEST" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.545212
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 4.51457
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 1.3237
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 7.9511
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 4.09364
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/VDD" 1.42109e-14
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/IN" 3.07806
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/OUT" 1.98277
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/VDD" 16.0079
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 5.17711
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 7.72449
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/VDD" 0.419578
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 1.46135
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.31241
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/IN" 0.419372
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.97278
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.31241
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n1580_n672#" -9.09495e-13
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/a_548_n1560#" 1.15348
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n152_n324#" -4.54747e-13
cap "OUT" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n152_n324#" 0.350793
cap "OUT" "Tappered_Buffer_2/VDD" 17.0072
cap "OUT" "Tappered_Buffer_2/OUT" 0.854797
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_256_n324#" "OUT" 2.77937
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.5586
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_20039_n3680#" 37.866
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 53.2769
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 7.74252
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.3909
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1888_n144#" "m1_n9592_9519#" 4.20259
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "m1_n9592_9519#" 2.035
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "m1_n9592_9519#" 9.80545
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "m1_n9592_9519#" 29.4338
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "m1_n9592_9519#" 21.9107
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1888_n144#" "m1_n9592_9519#" 11.5948
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/ITAIL" 1.91465
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/VSS" 21.3756
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/VSS" 46.9034
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 1.71699
cap "Current_Mirror_Top_0/ITAIL" "UP_OUT" 1.1921
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VDD" 1.92657
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/OUT" 1.97566
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/OUT" 0.023736
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/OUT" 0.762703
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 1.22645
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/OUT" -0.267774
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/OUT" 0.0976055
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/OUT" 0.295136
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_8/VDD" 57.6287
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" "Tappered_Buffer_8/VDD" 315.965
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_356_n280#" "Tappered_Buffer_8/VDD" 130.696
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 32.4898
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1172_n628#" "Tappered_Buffer_8/VDD" 238.551
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_8/VDD" 29.5988
cap "Tappered_Buffer_7/IN" "INV_2_0/IN" 0.0476785
cap "INV_2_0/VDD" "Tappered_Buffer_7/IN" 0.110043
cap "Tappered_Buffer_7/IN" "INV_2_0/VSS" 0.0011744
cap "INV_2_0/VDD" "Tappered_Buffer_7/a_548_n1560#" 0.650805
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/a_2792_n1560#" 1.02548
cap "INV_2_0/VDD" "Tappered_Buffer_7/a_2792_n1560#" 0.218376
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1684_n628#" "Tappered_Buffer_7/IN" 7.9373
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_0/IN" 5.90983
cap "INV_2_0/VDD" "INV_2_0/IN" 73.5887
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/IN" 5.19275
cap "INV_2_0/VDD" "Tappered_Buffer_7/IN" 34.887
cap "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_152_n280#" "INV_2_0/IN" 1.52592
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1480_n628#" 2.99455
cap "Tappered_Buffer_7/IN" "INV_2_0/IN" 4.98279
cap "INV_2_0/IN" "INV_2_0/OUT" 5.46553
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/a_174_n776#" 8.03342
cap "INV_2_0/VSS" "INV_2_0/VDD" 22.9993
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1684_n628#" "Tappered_Buffer_7/a_548_n1560#" 5.68434e-14
cap "INV_2_0/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1684_n628#" 0.917496
cap "Tappered_Buffer_8/VDD" "INV_2_0/IN" 0.4266
cap "INV_2_0/VDD" "Tappered_Buffer_7/a_548_n1560#" 0.635716
cap "INV_2_0/VSS" "INV_2_0/IN" 8.85286
cap "INV_2_0/VSS" "Tappered_Buffer_7/IN" 0.00663193
cap "INV_2_0/IN" "INV_2_0/VDD" 43.8664
cap "INV_2_0/VSS" "INV_2_0/IN" 1.54493
cap "INV_2_0/IN" "INV_2_0/OUT" 4.1723
cap "A_MUX_2/IN2" "S1" 42.676
cap "A_MUX_2/SEL" "A_MUX_2/VDD" 2.9111
cap "A_MUX_2/OUT" "A_MUX_2/VDD" 0.544923
cap "S1" "A_MUX_2/OUT" 2.12435
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/VDD" 8.37384
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 0.768151
cap "A_MUX_2/OUT" "A_MUX_2/IN2" 28.3274
cap "A_MUX_2/SEL" "A_MUX_2/OUT" 0.451943
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/IN2" 0.0919429
cap "A_MUX_2/SEL" "A_MUX_1/OUT" 0.401731
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 27.5259
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0318768
cap "A_MUX_2/SEL" "A_MUX_1/Tr_Gate_0/a_174_342#" 2.60352
cap "S1" "A_MUX_2/IN2" -0.640668
cap "A_MUX_2/IN2" "A_MUX_2/VDD" -0.158871
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 344.02
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 14.1026
cap "A_MUX_2/VDD" "A_MUX_2/IN1" 3.83778
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 30.692
cap "A_MUX_2/IN2" "A_MUX_2/OUT" 434.682
cap "A_MUX_2/SEL" "A_MUX_2/OUT" -2.69098
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 1.51657
cap "A_MUX_2/VDD" "A_MUX_2/IN2" 111.261
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 69.7167
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" -1.58269
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 21.5169
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 38.4528
cap "A_MUX_2/IN2" "A_MUX_2/SEL" -1.11022e-16
cap "A_MUX_2/SEL" "A_MUX_1/OUT" 0.0950899
cap "PFD_T2_0/FIN" "A_MUX_2/Tr_Gate_1/CLK" 0.391151
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 3.45253
cap "A_MUX_2/VSS" "PFD_T2_0/FDIV" 816.732
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0594274
cap "A_MUX_2/VDD" "A_MUX_2/IN1" 0.0347801
cap "PFD_T2_0/FIN" "PFD_T2_0/FDIV" 29.0939
cap "A_MUX_2/VDD" "PFD_T2_0/FDIV" 10.3205
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.0305197
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 2.61084
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 0.00157902
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "PFD_T2_0/FDIV" 5.8134
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/FDIV" 16.6751
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/FDIV" 6.36742
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 13.2365
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_1/CLK" 0.770787
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "PFD_T2_0/FDIV" 0.0538816
cap "A_MUX_2/IN1" "PFD_T2_0/FDIV" 0.833511
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0512253
cap "A_MUX_2/VSS" "A_MUX_2/IN1" 0.0867457
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 5.68434e-14
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.181572
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" 1.01518
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/VDD" 0.502737
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "PFD_T2_0/VDD" 6.9539
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" 1.61402
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/CLK" 0.437099
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/Tr_Gate_1/OUT" 5.22181
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.283911
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 31.7522
cap "PFD_T2_0/FDIV" "A_MUX_1/VSS" 146.711
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n52_n50#" -0.171824
cap "A_MUX_1/VSS" "PFD_T2_0/VDD" 53.4708
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 15.2457
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" 0.97596
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/OUT" 0.504957
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" -0.00819691
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/IN1" 0.0396263
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.334406
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VDD" 1.18916
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_1/VSS" 9.98597
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_0/a_173_n912#" 4.76921
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/FDIV" 53.6142
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0160388
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/VDD" 6.01475
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" 0.780486
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/OUT" 14.2921
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" 6.09116
cap "A_MUX_2/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.9917
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 51.36
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/FDIV" 2.81877
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/IN" -0.0651623
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/VDD" 0.147041
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_0/IN" -0.472379
cap "PFD_T2_0/Buffer_V_2_0/VDD" "DN_INPUT" 0.084198
cap "A_MUX_2/VSS" "PFD_T2_0/INV_mag_1/IN" 1.61365
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_down_0/a_172_278#" 1.48369e-05
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/IN" 2.19407
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_2/VSS" 0.067321
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 4.75496
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/FDIV" 0.0586324
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/OUT" 0.436711
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" -0.233123
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/VDD" 0.399502
cap "A_MUX_3/Tr_Gate_1/VDD" "DN_INPUT" 3.77092
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "DN_INPUT" 17.7452
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 1.32402
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_0/OUT" -1.13687e-13
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_1/OUT" -4.54367
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 80.5326
cap "A_MUX_3/Tr_Gate_1/OUT" "PFD_T2_0/INV_mag_1/OUT" 0.441887
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/Buffer_V_2_0/VDD" 1.97904
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/IN" 2.15704
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.198453
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/DOWN" -2.42101
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_3/a_n52_n50#" "DN_INPUT" 0.21449
cap "PFD_T2_0/DOWN" "DN_INPUT" 25.5223
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/OUT" -0.327441
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/OUT" 0.093977
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/IN" 2.19407
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/IN" 12.844
cap "PFD_T2_0/DOWN" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.031903
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 106.84
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/VDD" -3.89332
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/DOWN" 0.962537
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.196118
cap "A_MUX_3/Tr_Gate_1/OUT" "DN_INPUT" 1.97496
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 5.16124
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_0/IN" 0.265691
cap "A_MUX_3/Tr_Gate_1/a_174_342#" "PFD_T2_0/INV_mag_1/IN" 0.345998
cap "A_MUX_3/Tr_Gate_1/a_174_342#" "DN_INPUT" 0.869775
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/Buffer_V_2_0/VDD" 1.99294
cap "PFD_T2_0/Buffer_V_2_0/VDD" "DN_INPUT" 63.8434
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/IN" -3.12326
cap "A_MUX_3/Tr_Gate_1/VSS" "DN_INPUT" 93.3319
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/DOWN" 2.38824
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/Buffer_V_2_0/VDD" 0.291628
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.221758
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.0795345
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 4.13876
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/a_174_n81#" 1.5073
cap "A_MUX_3/OUT" "A_MUX_3/INV_2_0/VSS" 3.26516
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 4.12008
cap "PFD_T2_0/DOWN" "A_MUX_4/Tr_Gate_1/OUT" -0.138785
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/OUT" 0.231539
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 3.44893
cap "A_MUX_3/INV_2_0/VSS" "PFD_T2_0/INV_mag_1/OUT" 2.94185
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/VDD" 53.0082
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_3/Tr_Gate_1/CLK" 0.277206
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/OUT" 3.18015
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/OUT" 16.9507
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 1.25519
cap "DN_INPUT" "PFD_T2_0/DOWN" 92.0062
cap "PFD_T2_0/DOWN" "A_MUX_3/Tr_Gate_1/CLK" 0.0825312
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/CLK" 1.87387
cap "DN_INPUT" "PFD_T2_0/UP" 0.694649
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/DOWN" 2.0801
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/IN" 0.550905
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_1/CLK" 1.14555
cap "DN_INPUT" "A_MUX_3/INV_2_0/VSS" 67.6025
cap "A_MUX_3/INV_2_0/VSS" "A_MUX_3/Tr_Gate_1/CLK" 0.461686
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/DOWN" 38.6
cap "A_MUX_3/OUT" "DN_INPUT" 18.407
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_3/INV_2_0/VSS" 64.372
cap "DN_INPUT" "A_MUX_4/INV_2_0/VDD" 1.51392
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/OUT" 4.07649
cap "DN_INPUT" "A_MUX_3/VDD" 13.4055
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/OUT" 5.36531
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.124305
cap "A_MUX_3/OUT" "PFD_T2_0/Buffer_V_2_0/VDD" 1.67054
cap "PFD_T2_0/DOWN" "A_MUX_3/INV_2_0/VSS" 70.5557
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/DOWN" 1.01897
cap "A_MUX_3/INV_2_0/VSS" "PFD_T2_0/UP" 0.0642035
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/OUT" -0.117059
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.345998
cap "A_MUX_3/OUT" "PFD_T2_0/DOWN" 24.3093
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 0.0521816
cap "A_MUX_4/INV_2_0/VDD" "PFD_T2_0/DOWN" -0.0460778
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 1.62748
cap "A_MUX_4/IN2" "A_MUX_3/VDD" 22.0939
cap "A_MUX_3/OUT" "A_MUX_4/IN2" 50.3589
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 73.69
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 13.1595
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 10.5208
cap "A_MUX_4/IN2" "A_MUX_4/VSS" 110.166
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 55.7506
cap "A_MUX_4/VSS" "A_MUX_3/VDD" 8.52467
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/a_174_n81#" 3.15562
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 1.30798
cap "A_MUX_4/IN2" "A_MUX_3/Tr_Gate_1/a_174_n81#" 4.50172
cap "A_MUX_4/IN2" "PFD_T2_0/DOWN" 2.13455
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VDD" 1.92049
cap "A_MUX_3/OUT" "PFD_T2_0/DOWN" 0.27188
cap "A_MUX_4/IN2" "A_MUX_4/INV_2_0/VDD" 12.0048
cap "A_MUX_3/OUT" "A_MUX_4/INV_2_0/VDD" 0.632965
cap "PFD_T2_0/DOWN" "A_MUX_4/VSS" 3.43583
cap "PFD_T2_0/UP" "A_MUX_4/IN2" 1.00131
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/Tr_Gate_1/CLK" 1.19418
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/OUT" 2.20607
cap "A_MUX_4/IN2" "A_MUX_3/Tr_Gate_0/CLK" 0.0790037
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/OUT" 6.52657
cap "A_MUX_4/IN2" "A_MUX_3/Tr_Gate_1/CLK" 6.4729
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/CLK" -1.77282
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/VDD" 2.69338
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_1/CLK" -0.634575
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 6.91304
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/CLK" 14.7845
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/VSS" 0.617496
cap "A_MUX_3/OUT" "A_MUX_4/INV_2_0/VDD" 0.0537274
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 196.92
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 35.6489
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/CLK" -0.364198
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0172817
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_0/CLK" 20.634
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_1/pmos_3p3_YMKZL5_5/a_n138_n84#" 0.0106325
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/OUT" 6.53196
cap "A_MUX_4/SEL" "A_MUX_4/INV_2_0/VDD" 0.096977
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/IN2" 1.74742
cap "A_MUX_3/OUT" "A_MUX_4/IN2" 20.4796
cap "A_MUX_3/VDD" "A_MUX_4/IN2" 11.8647
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_4/VSS" 1.00133
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/CLK" 6.28314
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/OUT" 0.195071
cap "A_MUX_4/IN2" "A_MUX_4/VSS" 128.888
cap "A_MUX_4/Tr_Gate_0/pmos_3p3_YMKZL5_5/a_n50_n128#" "A_MUX_4/IN2" 0.0297606
cap "A_MUX_3/VDD" "A_MUX_3/OUT" 142.779
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/OUT" -0.815231
cap "A_MUX_4/SEL" "A_MUX_4/IN2" 20.3206
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/IN2" 5.4734
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 1.31229
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/Tr_Gate_0/CLK" -3.55271e-15
cap "A_MUX_4/IN2" "A_MUX_4/INV_2_0/VDD" 8.93438
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 5.39332
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/OUT" 9.5131
cap "A_MUX_3/VDD" "A_MUX_4/VSS" 28.6608
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_1/pmos_3p3_YMKZL5_5/a_50_n84#" 0.00724922
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 199.772
cap "A_MUX_4/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "A_MUX_4/IN2" 0.0706815
cap "A_MUX_3/VDD" "A_MUX_4/SEL" -13.7574
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_4/IN2" 2.06084
cap "A_MUX_4/SEL" "A_MUX_3/VDD" -4.96325
cap "A_MUX_4/IN2" "A_MUX_3/VDD" 1.31554
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 78.5038
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_4/VSS" 0.116236
cap "A_MUX_4/VSS" "CP_1_0/UP" 103.344
cap "A_MUX_4/IN2" "A_MUX_3/OUT" 2.99207
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/IN2" 0.837956
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/IN" -1.82408
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" 0.00372008
cap "A_MUX_3/Tr_Gate_0/CLK" "CP_1_0/UP" 0.151709
cap "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" "A_MUX_3/OUT" 0.00744167
cap "A_MUX_4/VSS" "A_MUX_3/VDD" 35.8512
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/VDD" 2.68902
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/IN" -1.34905
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 11.5944
cap "A_MUX_3/VDD" "CP_1_0/UP" -3.89804
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 95.7388
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/CLK" 1.31203
cap "A_MUX_4/IN2" "A_MUX_4/INV_2_0/VDD" 2.09659
cap "A_MUX_3/OUT" "CP_1_0/UP" 5.96403
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 117.518
cap "A_MUX_3/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.0416349
cap "A_MUX_4/IN2" "A_MUX_4/VSS" 50.591
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 48.8415
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/CLK" 0.344246
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0457966
cap "A_MUX_4/SEL" "CP_1_0/UP" -0.00163739
cap "A_MUX_4/IN2" "A_MUX_3/Tr_Gate_0/CLK" 0.327665
cap "A_MUX_4/IN2" "CP_1_0/UP" 0.203548
cap "CP_1_0/VDD" "A_MUX_3/Tr_Gate_0/OUT" -1.55529
cap "m1_18080_n1660#" "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" 0.0475701
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_1_0/VDD" -0.00315152
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_n148_n36#" "A_MUX_3/Tr_Gate_0/OUT" 0.755906
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" 0.0703307
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "m1_18080_n1660#" 1.47146
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "A_MUX_3/Tr_Gate_0/OUT" 3.1351
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_1_0/ITAIL" 0.0265987
cap "A_MUX_3/Tr_Gate_0/OUT" "m1_18080_n1660#" 10.0975
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "m1_18080_n1660#" 2.12869
cap "m1_18080_n1660#" "CP_1_0/UP" 4.0795
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "A_MUX_3/Tr_Gate_0/OUT" 0.261942
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 3.91464
cap "m1_18080_n1660#" "CP_1_0/nmos_3p3_GYTGVN_0/a_n260_n36#" 1.09953
cap "m1_18080_n1660#" "CP_1_0/VSS" 38.1696
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_GYTGVN_0/a_n260_n36#" 0.781213
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VSS" 20.5786
cap "CP_1_0/nmos_3p3_GYTGVN_0/a_n260_n36#" "CP_1_0/UP" -1.82288e-06
cap "CP_1_0/VSS" "CP_1_0/UP" 15.3002
cap "CP_1_0/VSS" "CP_1_0/VCTRL" 15.4906
cap "CP_1_0/ITAIL" "CP_1_0/ITAIL1" -0.950698
cap "CP_1_0/ITAIL1" "CP_1_0/down" 0.544398
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_1_0/ITAIL1" 0.279714
cap "CP_1_0/ITAIL1" "CP_1_0/VSS" 21.8853
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" -10.2791
cap "CP_1_0/nmos_3p3_FYTGVN_2/a_56_n28#" "CP_1_0/ITAIL1" 0.0128648
cap "CP_1_0/nmos_3p3_FYTGVN_2/a_56_n28#" "CP_1_0/VCTRL" 4.07072
cap "CP_1_0/ITAIL1" "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" 2.56975
cap "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" "CP_1_0/VCTRL" -0.0902916
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 9.75843
cap "A_MUX_6/VSS" "CP_1_0/ITAIL1" -0.477723
cap "CP_1_0/down" "CP_1_0/VCTRL" 0.0669752
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 2.26641
cap "A_MUX_6/VSS" "CP_1_0/VCTRL" 44.6044
cap "CP_1_0/VDD" "CP_1_0/VCTRL" -1.1738
cap "CP_1_0/VCTRL" "A_MUX_6/VSS" 11.1115
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 5.14949
cap "A_MUX_6/OUT" "A_MUX_6/VDD" -7.429
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 1.28316
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n568#" 1.022
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 9.79118
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_466#" "m1_47690_7940#" 0.575395
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1190#" "m1_47690_7940#" 11.2228
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n362#" "m1_47690_7940#" 6.48148
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_260#" 2.22915
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_260#" "m1_47690_7940#" 0.796402
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_47690_7940#" 172.443
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n568#" 20.6643
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n2018#" 1.8176
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n1396#" 18.1077
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" "m1_47690_7940#" 127.638
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1396#" 3.61421
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n362#" "m1_47690_7940#" 6.48148
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 165.139
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_466#" "m1_47690_7940#" 1.19826
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n2018#" 1.8176
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1396#" 6.25591
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1190#" 15.3657
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2846#" 3.14457
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_260#" "m1_47690_7940#" 1.33034
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1190#" "m1_47690_7940#" 21.9421
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_260#" 0.860622
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_466#" "m1_47690_7940#" 0.962194
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n362#" 6.48148
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1610_n568#" 20.6643
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_n1190#" 26.5885
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n568#" "m1_47690_7940#" 4.61962
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n1396#" "m1_47690_7940#" 4.1061
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n362#" 1.75465
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_n1396#" 7.72031
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_260#" "m1_47690_7940#" 1.65702
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" "m1_47690_7940#" 0.506762
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_466#" 0.622864
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n568#" 20.6643
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1010_n2018#" 1.8176
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n362#" "m1_47690_7940#" 4.72683
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "m1_47690_7940#" 1.06825
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_n1396#" "m1_47690_7940#" 7.72031
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_466#" "m1_47690_7940#" 0.236066
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n362#" "m1_47690_7940#" 3.88367
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n568#" "m1_47690_7940#" 14.0711
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_260#" "m1_47690_7940#" 1.65702
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_n1190#" "m1_47690_7940#" 26.5885
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_260#" "m1_47690_7940#" 0.326687
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_260#" "m1_47690_7940#" 1.65702
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1396#" "m1_47690_7940#" 0.465475
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_260#" "m1_47690_7940#" 0.105412
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_47690_7940#" 167.928
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_466#" "m1_47690_7940#" 1.19826
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_466#" "m1_47690_7940#" 1.19826
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1190#" "m1_47690_7940#" 4.64638
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_190_n568#" "m1_47690_7940#" 20.6643
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_466#" "m1_47690_7940#" 0.0762887
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_190_n2018#" "m1_47690_7940#" 1.8176
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2018#" "m1_47690_7940#" 1.31083
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n568#" "m1_47690_7940#" 16.0447
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_n2846#" "m1_47690_7940#" 3.12698
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_190_n362#" "m1_47690_7940#" 6.48148
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1190#" "m1_47690_7940#" 2.15623
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_n1190#" "m1_47690_7940#" 26.5885
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_n1396#" "m1_47690_7940#" 7.72031
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_n1396#" "m1_47690_7940#" 1.4644
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2018#" "RES_74k_0/P" 0.749342
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" "RES_74k_0/P" 130.655
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n362#" "RES_74k_0/P" 2.59781
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n362#" "RES_74k_0/P" 6.48148
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_466#" "RES_74k_0/P" 1.12197
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1190#" "RES_74k_0/P" 24.4323
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1396#" "RES_74k_0/P" 7.25484
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_260#" "RES_74k_0/P" 1.55161
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1190#" "RES_74k_0/P" 26.5885
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n568#" "RES_74k_0/P" 6.59314
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n2018#" "RES_74k_0/P" 1.8176
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_260#" "RES_74k_0/P" 1.65702
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1390_n568#" "RES_74k_0/P" 20.6643
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_466#" "RES_74k_0/P" 1.19826
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n568#" "RES_74k_0/P" 15.7672
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_n2846#" 0.254917
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "RES_74k_0/P" 139.702
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1396#" "RES_74k_0/P" 7.72031
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1190#" 1.72323
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1396#" "RES_74k_0/P" 0.41004
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_n1396#" 1.72323
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "RES_74k_0/P" 629.646
cap "RES_74k_0/P" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_n1190#" 0.41004
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_790_n2846#" "RES_74k_0/P" 5.71494
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_95781_18126#" 2.3714
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "VDD_TEST" 2.70708
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_2290_n2846#" "m1_95781_18126#" 0.370947
cap "Tappered_Buffer_1/VDD" "VDD_TEST" 10.3316
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 6.32346
cap "m1_95893_16489#" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.760437
cap "Tappered_Buffer_1/IN" "VDD_TEST" 6.2021
cap "m1_95893_16489#" "Tappered_Buffer_1/VDD" 26.708
cap "m1_95893_16489#" "Tappered_Buffer_1/IN" 11.1761
cap "VDD_TEST" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 5.02303
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 9.21441
cap "Tappered_Buffer_1/IN" "m1_95781_18126#" 0.0153361
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 4.64024
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "VDD_TEST" 26.4127
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 328.3
cap "Tappered_Buffer_1/IN" "VDD_TEST" 16.905
cap "Tappered_Buffer_1/IN" "m1_95893_16489#" 0.314501
cap "VDD_TEST" "Tappered_Buffer_1/VDD" 138.483
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.821623
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 7.56244
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "VDD_TEST" 6.93854
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/VDD" 12.3959
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/VDD" 46.7057
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/VDD" 26.5078
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 126.099
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/VDD" 9.7657
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.83485
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_1/VDD" 4.79357
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1888_n628#" "Tappered_Buffer_1/VDD" 6.23577
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" 44.1129
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/a_548_n1560#" 69.1382
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 83.4957
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1684_68#" "Tappered_Buffer_1/VDD" 18.9712
cap "m1_48076_2220#" "Tappered_Buffer_1/a_548_n1560#" 2.87593
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1988_n672#" 14.0463
cap "m1_48076_2220#" "Tappered_Buffer_1/a_548_n1560#" 0.410847
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/VDD" 17.0567
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n256_n628#" "Tappered_Buffer_1/VDD" 33.9561
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 90.0709
cap "m1_48076_2220#" "Tappered_Buffer_1/a_174_n776#" 2.46508
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/a_174_n776#" 74.4563
cap "Tappered_Buffer_1/a_174_n776#" "OUTB" 8.46324
cap "OUTB" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_968_n628#" 2.76628
cap "Tappered_Buffer_1/a_174_n776#" "Tappered_Buffer_1/VDD" 18.0178
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_2/IN" 58.9841
cap "Tappered_Buffer_1/a_174_n776#" "Tappered_Buffer_2/IN" 0.853467
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_968_n628#" 9.52798
cap "OUTB" "Tappered_Buffer_1/VDD" 18.6254
cap "OUTB" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.799196
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_2396_n628#" 9.37069
cap "OUTB" "Tappered_Buffer_2/VDD" 4.55568
cap "VDD_TEST" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 1.28935
cap "VDD_TEST" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.74755
cap "OUTB" "Tappered_Buffer_2/IN" 2.27226
cap "VDD_TEST" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.01226
cap "VDD_TEST" "Tappered_Buffer_2/VDD" 38.9073
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VDD" 0.849482
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/VDD" 48.2959
cap "VDD_TEST" "Tappered_Buffer_2/IN" 3.00789
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 12.2014
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/IN" 22.6796
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 8.70432
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 15.7941
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 40.2662
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 6.47473
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 26.7842
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 5.03557
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_2/VDD" 45.7471
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/VDD" 10.1263
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/VDD" 12.1655
cap "Tappered_Buffer_2/a_548_n1560#" "Tappered_Buffer_2/VDD" 74.9546
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n1480_n628#" "Tappered_Buffer_2/VDD" 5.47105
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n1580_n672#" "Tappered_Buffer_2/VDD" 57.5785
cap "OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n152_n672#" 0.0396099
cap "OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_1376_n628#" 0.364241
cap "OUT" "Tappered_Buffer_2/a_174_n776#" 0.974247
cap "OUT" "Tappered_Buffer_2/VDD" 3.51992
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.7255
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 38.0305
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 53.2769
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 10.3909
cap "Current_Mirror_Top_0/G2_1" "m1_n9031_1076#" 0.36308
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "m1_n9031_1076#" 0.162498
cap "m1_n9592_9519#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 0.0768831
cap "Current_Mirror_Top_0/G2_1" "m1_n9592_9519#" 0.398057
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "m1_n9031_1076#" 33.2847
cap "UP_OUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 0.0797138
cap "UP_OUT" "Current_Mirror_Top_0/G2_1" 0.141353
cap "m1_n9592_9519#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" 5.88237
cap "UP_OUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" 1.10964
cap "m1_n9592_9519#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 16.3197
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "m1_n9592_9519#" 6.51786
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 123.642
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 26.1215
cap "UP_OUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 1.7824
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" 150.01
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "UP_OUT" 3.38955
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G2_1" 128.402
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/VSS" 10.0715
cap "m1_n9031_1076#" "Current_Mirror_Top_0/ITAIL" 10.9227
cap "UP_OUT" "Current_Mirror_Top_0/VSS" 4.17782
cap "UP_OUT" "Current_Mirror_Top_0/ITAIL" 2.19691
cap "Current_Mirror_Top_0/VSS" "UP_OUT" 3.13488
cap "Current_Mirror_Top_0/G2_1" "UP_OUT" 0.141353
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL" 51.347
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/G2_1" -0.272288
cap "Current_Mirror_Top_0/ITAIL" "UP_OUT" 2.41774
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/ITAIL" -1.38739
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL" 9.76454
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/ITAIL" 0.971668
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 1.20519
cap "DN_INPUT" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.513326
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VDD" -4.54747e-13
cap "DN_INPUT" "Tappered_Buffer_7/a_548_n1560#" 0.506271
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/VDD" 0.599631
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/VDD" 3.1833
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1172_68#" "Tappered_Buffer_7/VDD" 251.983
cap "DN_INPUT" "Tappered_Buffer_7/a_548_n1560#" 0.492667
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_460_n324#" "Tappered_Buffer_7/VDD" 72.2646
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_4254_n29#" 104.462
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1172_68#" "Tappered_Buffer_7/a_548_n1560#" -2.84217e-14
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/VDD" 93.0578
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_7/VDD" 71.8816
cap "Tappered_Buffer_7/a_2792_n1560#" "INV_2_0/VDD" 0.313322
cap "Tappered_Buffer_7/a_548_n1560#" "DN_INPUT" 0.0845404
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n52_68#" "INV_2_0/VDD" 4.67072
cap "Tappered_Buffer_7/IN" "DN_INPUT" 0.371649
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/a_2792_n1560#" 1.90378
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_0/VDD" 1.71878
cap "Tappered_Buffer_7/IN" "INV_2_0/VDD" 0.905652
cap "Tappered_Buffer_7/a_174_n776#" "Tappered_Buffer_7/IN" 5.61739
cap "INV_2_0/VDD" "Tappered_Buffer_7/IN" 50.6657
cap "INV_2_0/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1684_68#" 0.741589
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/IN" 4.78832
cap "Tappered_Buffer_7/IN" "DN_INPUT" 0.269068
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1480_n628#" 3.22019
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1684_68#" 7.57543
cap "INV_2_0/VDD" "Tappered_Buffer_7/a_548_n1560#" 1.58456
cap "A_MUX_2/VSS" "S1" 13.349
cap "DN_INPUT" "A_MUX_1/SEL" 0.0511097
cap "A_MUX_1/OUT" "A_MUX_2/VSS" 27.8611
cap "S1" "A_MUX_2/VSS" 13.349
cap "A_MUX_1/SEL" "A_MUX_2/VSS" 0.768151
cap "A_MUX_1/SEL" "A_MUX_2/Tr_Gate_0/CLK" 2.60352
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 27.5259
cap "A_MUX_1/OUT" "S1" 1.30785
cap "A_MUX_1/OUT" "A_MUX_1/SEL" 0.0502776
cap "A_MUX_2/VDD" "A_MUX_2/VSS" -0.230384
cap "A_MUX_1/SEL" "A_MUX_2/OUT" 0.401731
cap "DN_INPUT" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0724343
cap "A_MUX_1/OUT" "A_MUX_2/VDD" 0.576978
cap "A_MUX_1/SEL" "A_MUX_2/VDD" 2.70678
cap "A_MUX_1/OUT" "DN_INPUT" 0.0278559
cap "A_MUX_1/Tr_Gate_0/a_174_n81#" "A_MUX_2/VDD" 6.43548
cap "A_MUX_2/VSS" "A_MUX_1/OUT" 6.67108
cap "A_MUX_2/VDD" "A_MUX_1/IN1" -0.00104401
cap "A_MUX_2/OUT" "A_MUX_2/VSS" 73.897
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 7.30855
cap "A_MUX_1/OUT" "A_MUX_2/VDD" 396.627
cap "A_MUX_1/OUT" "A_MUX_1/Tr_Gate_1/CLK" -1.56228
cap "A_MUX_2/OUT" "A_MUX_2/VDD" -7.34038
cap "DN_INPUT" "A_MUX_2/VDD" -1.41697
cap "A_MUX_1/Tr_Gate_0/a_174_n81#" "A_MUX_2/VDD" 9.58723
cap "A_MUX_2/VDD" "A_MUX_1/SEL" 45.6802
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 108.503
cap "A_MUX_2/OUT" "A_MUX_1/OUT" 117.364
cap "DN_INPUT" "A_MUX_1/OUT" 0.707539
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_1/CLK" 23.1373
cap "A_MUX_1/OUT" "A_MUX_1/SEL" -2.55535
cap "PFD_T2_0/w_133_3540#" "PFD_T2_0/FIN" 0.085172
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "DN_INPUT" 0.0710136
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.808726
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0563062
cap "DN_INPUT" "A_MUX_1/Tr_Gate_1/CLK" 0.0508276
cap "PFD_T2_0/FDIV" "A_MUX_1/VSS" 109.564
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" 0.0347364
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_172_278#" 11.309
cap "DN_INPUT" "PFD_T2_0/FIN" 0.100281
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.0354289
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_1/CLK" 0.770787
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/Tr_Gate_1/CLK" -2.84217e-14
cap "A_MUX_1/VSS" "A_MUX_2/VDD" -0.18432
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 5.03058
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.00722255
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 1.17225
cap "A_MUX_1/IN1" "A_MUX_1/VSS" -0.392229
cap "A_MUX_1/VSS" "PFD_T2_0/FIN" 46.9176
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/FIN" 0.0307036
cap "PFD_T2_0/FDIV" "A_MUX_1/Tr_Gate_1/CLK" 2.76583
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.0409447
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/w_133_3540#" 0.418818
cap "PFD_T2_0/FDIV" "PFD_T2_0/FIN" 46.2228
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_1/CLK" 2.6116
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 0.014974
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/FIN" 1.19685
cap "A_MUX_2/VDD" "PFD_T2_0/FIN" 0.719406
cap "A_MUX_1/IN1" "PFD_T2_0/FIN" -2.99201
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.0603165
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.0599862
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/CLK" 2.61084
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.21548
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VSS" 10.5249
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "PFD_T2_0/FIN" 1.31916
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/FIN" 22.8867
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.157317
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" "PFD_T2_0/FIN" 1.38085
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "PFD_T2_0/FIN" 1.06401
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "PFD_T2_0/FIN" 0.6772
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/FIN" 94.7261
cap "A_MUX_1/Tr_Gate_1/VDD" "PFD_T2_0/FIN" 1.10803
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_1/Tr_Gate_1/VDD" 0.269502
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "PFD_T2_0/FIN" 9.25663
cap "DN_INPUT" "PFD_T2_0/FIN" 0.00786142
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/FIN" 130.824
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/FDIV" 0.000134647
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_1/Tr_Gate_1/VSS" 15.4223
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.172805
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.132595
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.969031
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.0880997
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 2.09681
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/FDIV" 7.14833
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.0382344
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/a_172_278#" -0.00250433
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.860318
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/FIN" 0.405442
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "PFD_T2_0/FIN" 0.547289
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "PFD_T2_0/PFD_2_0/a_172_278#" -0.00693802
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "DN_INPUT" 0.109374
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 5.91643
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0333503
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/FIN" -0.174335
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.183747
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "A_MUX_1/Tr_Gate_1/VSS" 0.0287683
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VDD" 0.0453365
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" 2.09477
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" -7.10543e-15
cap "PFD_T2_0/FDIV" "PFD_T2_0/FIN" 8.88178e-16
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/a_172_278#" 1.33507
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" -0.0889589
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/FIN" 0.154503
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 14.9047
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "A_MUX_1/Tr_Gate_1/VSS" 1.80564
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "PFD_T2_0/FDIV" 12.6722
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/FDIV" 1.13009
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" 0.012948
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.0615005
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "DN_INPUT" 0.453708
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/Buffer_V_2_0/VDD" -0.0894889
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" -1.46427
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 0.00550812
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0112816
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" 0.00797241
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/nmos_3p3_3JEA4B_2/a_n342_n50#" 0.216962
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_0/IN" 0.0730981
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" 0.122568
cap "PFD_T2_0/Buffer_V_2_1/IN" "DN_INPUT" 0.0455942
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" 0.0436606
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/INV_mag_0/IN" 0.0124224
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/FIN" 1.4745
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0197969
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 6.1566
cap "PFD_T2_0/FIN" "PFD_T2_0/INV_mag_0/IN" 0.00138742
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.0956928
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" -0.977336
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_1/VSS" 2.72535
cap "PFD_T2_0/Buffer_V_2_0/VDD" "DN_INPUT" 0.468599
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/OUT" -0.753185
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "DN_INPUT" 2.30301
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 74.3349
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 200.173
cap "A_MUX_3/Tr_Gate_1/a_174_342#" "DN_INPUT" 0.865404
cap "PFD_T2_0/Buffer_V_2_1/IN" "S2" 2.43677
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/VSS" 0.230819
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/VSS" 0.0555036
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/Buffer_V_2_0/VDD" -1.43695
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.0375272
cap "A_MUX_3/Tr_Gate_1/VDD" "PFD_T2_0/INV_mag_1/IN" 0.0984506
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/Buffer_V_2_0/VDD" -4.92748
cap "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_4/a_50_n84#" "DN_INPUT" 0.0953042
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_3/a_n52_n50#" 0.0667628
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/UP" 0.0596725
cap "PFD_T2_0/UP" "DN_INPUT" 5.15751
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 2.69298
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/OUT" -0.834035
cap "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n50_n128#" "DN_INPUT" 1.0939
cap "PFD_T2_0/Buffer_V_2_1/IN" "DN_INPUT" 7.87829
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_0/VDD" 0.0322656
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "A_MUX_3/Tr_Gate_1/VSS" 0.0643349
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_0/VDD" 0.729826
cap "A_MUX_3/Tr_Gate_1/VSS" "DN_INPUT" 97.774
cap "A_MUX_3/Tr_Gate_1/VDD" "DN_INPUT" 4.23189
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/OUT" 3.9817
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/OUT" 224.105
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/UP" 0.147319
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/OUT" 0.18002
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_1/OUT" -0.0735735
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n50_n128#" 0.108875
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 2.15207
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/DOWN" 0.0154207
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "DN_INPUT" 1.77617
cap "PFD_T2_0/INV_mag_0/IN" "S2" 0.0155127
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 11.684
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/VSS" 0.355499
cap "PFD_T2_0/Buffer_V_2_0/VDD" "DN_INPUT" 123.716
cap "A_MUX_3/Tr_Gate_1/VDD" "PFD_T2_0/INV_mag_0/IN" 0.175437
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_0/OUT" -2.62938
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.0906152
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_3/Tr_Gate_1/CLK" 1.14366
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 1.1324
cap "S2" "A_MUX_3/OUT" 2.18502
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.108875
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.0382558
cap "A_MUX_3/OUT" "A_MUX_3/INV_2_0/VSS" -0.0319233
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_0/VDD" 4.37827
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/OUT" 5.85392
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_0/OUT" 0.0192751
cap "DN_INPUT" "A_MUX_3/OUT" 0.0105474
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_0/IN" 0.0262704
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/CLK" 1.0737
cap "PFD_T2_0/DOWN" "A_MUX_3/OUT" 0.246451
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_3/INV_2_0/VSS" 151.649
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/INV_2_0/VSS" 14.0204
cap "S2" "A_MUX_3/Tr_Gate_1/CLK" 0.0641043
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_3/Tr_Gate_1/a_174_n81#" 1.06399
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/IN" 0.24901
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/VDD" 10.5506
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.992034
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/INV_2_0/VSS" 0.182404
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/OUT" 8.17212
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/VDD" 0.0105166
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 0.182794
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/VDD" 1.45514
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/OUT" 53.142
cap "PFD_T2_0/UP" "A_MUX_3/INV_2_0/VSS" 32.9203
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.0543009
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.0144672
cap "DN_INPUT" "PFD_T2_0/UP" -0.236321
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.404039
cap "PFD_T2_0/UP" "A_MUX_3/VDD" 0.259203
cap "S2" "A_MUX_3/INV_2_0/VSS" 0.416754
cap "PFD_T2_0/UP" "A_MUX_3/OUT" 1.91279
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/Buffer_V_2_0/VDD" -0.354894
cap "A_MUX_4/IN2" "A_MUX_3/Tr_Gate_1/CLK" 0.0660427
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/VSS" 0.25212
cap "A_MUX_3/VDD" "A_MUX_4/VSS" 3.96055
cap "A_MUX_3/SEL" "A_MUX_3/OUT" 8.88737
cap "A_MUX_4/IN2" "A_MUX_3/SEL" 0.593214
cap "A_MUX_4/VSS" "PFD_T2_0/m1_2279_1510#" 0.775165
cap "A_MUX_4/VSS" "PFD_T2_0/UP" 0.478611
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_1/CLK" 6.58491
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_1/a_174_n81#" 2.84472
cap "A_MUX_3/IN2" "A_MUX_3/SEL" 1.45522
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 0.122348
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/SEL" 0.658966
cap "A_MUX_3/VDD" "A_MUX_3/SEL" 16.9378
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_1/a_152_n50#" "A_MUX_3/Tr_Gate_1/CLK" 0.83193
cap "A_MUX_3/SEL" "PFD_T2_0/UP" 0.0441031
cap "A_MUX_3/VDD" "A_MUX_3/OUT" 0.108157
cap "A_MUX_3/Tr_Gate_1/pmos_3p3_YMKZL5_1/a_50_n84#" "A_MUX_3/SEL" 0.0388643
cap "A_MUX_3/OUT" "A_MUX_3/IN2" 7.81272
cap "DN" "A_MUX_4/VSS" 0.0565928
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 3.27198
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 1.03687
cap "A_MUX_3/IN2" "A_MUX_4/VSS" 1.7117
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 18.8007
cap "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_50_n84#" "A_MUX_3/SEL" 0.0205001
cap "A_MUX_3/SEL" "A_MUX_3/OUT" 2.38603
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/OUT" 0.257735
cap "DN" "A_MUX_3/SEL" 0.122417
cap "A_MUX_4/VSS" "A_MUX_3/VDD" 11.8205
cap "DN" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0505928
cap "A_MUX_3/SEL" "A_MUX_4/VSS" 9.8542
cap "A_MUX_3/IN2" "A_MUX_3/VDD" 7.16424
cap "A_MUX_4/SEL" "A_MUX_3/SEL" 0.468391
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/VSS" -5.68434e-14
cap "A_MUX_3/SEL" "A_MUX_3/IN2" -7.70033
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/IN2" 0.00519473
cap "DN" "A_MUX_3/OUT" 1.63378
cap "A_MUX_3/SEL" "A_MUX_3/VDD" 46.7342
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 0.334916
cap "A_MUX_4/IN2" "A_MUX_3/SEL" 0.272295
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/VDD" 112.834
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.0301525
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 15.2562
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "CP_1_0/VDD" 0.0811777
cap "A_MUX_3/OUT" "CP_1_0/VDD" 81.7311
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.00456
cap "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" "A_MUX_3/OUT" 0.0208367
cap "CP_1_0/UP" "A_MUX_4/VSS" 246.38
cap "A_MUX_3/VDD" "A_MUX_3/SEL" 2.36013
cap "A_MUX_4/SEL" "A_MUX_3/IN2" -1.34905
cap "CP_1_0/UP" "CP_1_0/VDD" 46.3825
cap "A_MUX_3/OUT" "CP_1_0/UP" 22.5812
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "CP_1_0/UP" 0.441856
cap "A_MUX_3/IN2" "A_MUX_4/VSS" 28.9259
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.263434
cap "A_MUX_3/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 13.0772
cap "A_MUX_3/OUT" "A_MUX_3/IN2" 7.8719
cap "A_MUX_3/VDD" "A_MUX_4/VSS" 30.456
cap "A_MUX_4/VSS" "A_MUX_3/SEL" 0.016605
cap "CP_1_0/VDD" "A_MUX_3/SEL" 0.0402462
cap "A_MUX_3/OUT" "CP_1_0/ITAIL" -0.0792258
cap "A_MUX_3/IN2" "CP_1_0/UP" -4.47212
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 80.6722
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 1.28758
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 4.67338
cap "A_MUX_3/OUT" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 4.63239
cap "A_MUX_3/VDD" "CP_1_0/UP" -5.61284
cap "CP_1_0/UP" "A_MUX_3/SEL" 0.893019
cap "A_MUX_3/IN2" "A_MUX_3/VDD" 5.34598
cap "A_MUX_3/IN2" "A_MUX_3/SEL" -8.02052
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.769977
cap "A_MUX_3/Tr_Gate_0/VDD" "CP_1_0/UP" 0.0862507
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_1_0/ITAIL" 0.0282708
cap "CP_1_0/VSS" "CP_1_0/UP" 0.285037
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 0.471001
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "CP_1_0/ITAIL" 0.00411263
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 0.313034
cap "A_MUX_3/IN2" "CP_1_0/UP" 0.238961
cap "m1_18080_n1660#" "CP_1_0/VDD" 0.477509
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/VDD" -0.0094733
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/ITAIL" 0.247292
cap "m1_18080_n1660#" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.432467
cap "CP_1_0/VDD" "CP_1_0/UP" 52.1009
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "CP_1_0/UP" 0.363769
cap "m1_18080_n1660#" "CP_1_0/UP" 1.06781
cap "CP_1_0/pmos_3p3_MDK7F7_15/a_56_n28#" "CP_1_0/ITAIL" 0.25324
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VDD" 43.1184
cap "m1_18080_n1660#" "CP_1_0/VSS" 0.62488
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/ITAIL" -0.123278
cap "CP_1_0/ITAIL" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 0.266371
cap "CP_1_0/ITAIL" "CP_1_0/VSS" 0.668681
cap "CP_1_0/VDD" "CP_1_0/VCTRL" -0.0575618
cap "CP_1_0/ITAIL" "CP_1_0/ITAIL1" -0.956005
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/VCTRL" -0.0785116
cap "CP_1_0/VSS" "CP_1_0/VCTRL" 1.82411
cap "CP_1_0/VDD" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" -0.000277042
cap "CP_1_0/VSS" "CP_1_0/VDD" 7.64133
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 0.809404
cap "CP_1_0/ITAIL" "CP_1_0/VCTRL" 0.547268
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 0.842287
cap "CP_1_0/ITAIL1" "A_MUX_6/IN2" 0.419044
cap "A_MUX_6/Tr_Gate_0/VDD" "CP_1_0/VDD" 0.0364088
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/VDD" 1.20141
cap "CP_1_0/ITAIL" "A_MUX_6/Tr_Gate_0/OUT" 0.120167
cap "CP_1_0/VDD" "A_MUX_6/Tr_Gate_0/OUT" 0.526887
cap "CP_1_0/ITAIL1" "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" 20.2704
cap "A_MUX_6/VSS" "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" 40.0511
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/OUT" 31.2195
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 2.16981
cap "A_MUX_6/VSS" "CP_1_0/ITAIL" 0.503879
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 123.365
cap "A_MUX_6/VSS" "CP_1_0/VDD" 3.29179
cap "A_MUX_6/VSS" "CP_1_0/ITAIL1" 24.8463
cap "CP_1_0/VDD" "CP_1_0/VCTRL" 0.340707
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/a_174_n81#" 0.284628
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 11.0072
cap "A_MUX_6/VSS" "CP_1_0/VCTRL" 2.29841
cap "CP_1_0/VCTRL" "A_MUX_6/IN2" 9.1647
cap "A_MUX_6/SEL" "A_MUX_6/VSS" 7.99382
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_0/a_174_n81#" -2.35997
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/a_174_n81#" 18.2609
cap "A_MUX_6/SEL" "A_MUX_6/VDD" 1.74986
cap "CP_1_0/VCTRL" "A_MUX_6/VSS" 47.9752
cap "CP_1_0/ITAIL1" "A_MUX_6/SEL" 0.292709
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/a_174_n81#" 0.313675
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_0/a_174_n81#" -1.35174
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_0/a_174_n81#" -6.61865
cap "CP_1_0/VCTRL" "A_MUX_6/VDD" 1.3697
cap "CP_1_0/VCTRL" "CP_1_0/ITAIL1" 31.1897
cap "A_MUX_6/IN2" "A_MUX_6/VDD" 0.0106919
cap "CP_1_0/VCTRL" "A_MUX_6/SEL" 0.774301
cap "CP_1_0/ITAIL1" "A_MUX_6/VSS" -0.138765
cap "A_MUX_6/VDD" "A_MUX_6/IN1" 1.16083
cap "A_MUX_6/SEL" "A_MUX_6/OUT" -11.057
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 68.121
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/OUT" -2.70126
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 20.5256
cap "A_MUX_6/VDD" "A_MUX_6/SEL" 76.0494
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 25.8024
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 37.9962
cap "A_MUX_6/VSS" "A_MUX_6/VDD" 2.18009
cap "A_MUX_6/IN2" "A_MUX_6/VDD" 1.97215
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/a_174_n81#" 35.5796
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/IN1" 0.120033
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 1.14324
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -4.39256
cap "A_MUX_6/Tr_Gate_0/pmos_3p3_YMKZL5_3/a_n138_n84#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -0.000340461
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -0.885922
cap "A_MUX_6/OUT" "A_MUX_6/IN1" 21.6354
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 1.21182
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.207861
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 14.7548
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.27374e-13
cap "A_MUX_6/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.35997
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.166984
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_260#" 0.369774
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 31.9138
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VSS" 9.92798
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VDD" 0.724191
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2018#" "A_MUX_6/IN1" 4.31884
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_466#" "A_MUX_6/IN1" 0.369774
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_260#" "A_MUX_6/IN1" 2.00142
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/OUT" 21.3461
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_n362#" 1.022
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_260#" "A_MUX_6/IN1" 0.0357744
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2510_n2018#" 1.00809
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_260#" 0.217477
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_260#" "m1_47690_7940#" 0.237412
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_260#" "m1_47690_7940#" 0.273186
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n710_260#" "m1_47690_7940#" 0.273186
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n110_260#" "m1_47690_7940#" 0.273186
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_490_260#" "m1_47690_7940#" 0.273186
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n568#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n2018#" 0.075303
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n2018#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" 6.07193
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1690_260#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n2018#" 0.273186
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" 0.254917
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n2018#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1090_260#" 0.273186
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_n2018#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 502.857
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 8.62406
cap "VDD_TEST" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 6.1417
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_2290_n2018#" "m1_95781_18126#" 1.28482
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.7255
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 38.0305
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 53.2769
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 10.3909
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" "DN_INPUT" 0.528493
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1988_n100#" 0.961818
cap "Current_Mirror_Top_0/G2_1" "DN_INPUT" 0.312991
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "m1_n9031_1076#" 0.162498
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" "m1_n9031_1076#" 2.30019
cap "Current_Mirror_Top_0/G2_1" "m1_n9031_1076#" 0.271342
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "DN_INPUT" 2.65423
cap "Current_Mirror_Top_0/VDD" "m1_n9031_1076#" 0.949625
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "DN_INPUT" 0.0451659
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" "m1_n9031_1076#" 20.4866
cap "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" -0.22819
cap "Current_Mirror_Top_0/G1_1" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" -0.141515
cap "Current_Mirror_Top_0/G2_1" "m1_n9031_1076#" 40.2558
cap "Current_Mirror_Top_0/G1_1" "m1_n9031_1076#" 57.2903
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "m1_n9031_1076#" 84.2784
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" "m1_n9031_1076#" 206.422
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" 0.612997
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" 1.03323
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" "DN_INPUT" 3.69222
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" -0.104302
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_1/a_1988_n100#" 116.22
cap "Current_Mirror_Top_0/VDD" "m1_n9031_1076#" 38.2371
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/ITAIL" -0.00213235
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL" -5.03949
cap "Current_Mirror_Top_0/G1_1" "Current_Mirror_Top_0/ITAIL" -6.70182
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL" 0.0806068
cap "m1_n9031_1076#" "Current_Mirror_Top_0/ITAIL" 0.0150312
cap "DN_INPUT" "Current_Mirror_Top_0/ITAIL" 24.5355
cap "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" "Current_Mirror_Top_0/ITAIL" -4.91127
cap "Current_Mirror_Top_0/SD2_1" "DN_INPUT" 0.180509
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/VDD" 0.0129985
cap "Current_Mirror_Top_0/G1_1" "Current_Mirror_Top_0/SD2_1" 0.00597729
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/G2_1" 0.00372722
cap "DN_INPUT" "Current_Mirror_Top_0/VSS" 4.41015
cap "DN_INPUT" "Current_Mirror_Top_0/ITAIL" 0.526464
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/G1_2" 0.00547785
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" 0.101517
cap "Current_Mirror_Top_0/SD2_1" "DN_INPUT" 2.88431
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/VSS" 0.530667
cap "Current_Mirror_Top_0/G1_1" "DN_INPUT" 5.37233
cap "DN_INPUT" "Current_Mirror_Top_0/G2_1" 0.244465
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G2_1" -0.0876195
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/ITAIL" 0.0317706
cap "DN_INPUT" "Current_Mirror_Top_0/SD2_1" 0.043162
cap "Current_Mirror_Top_0/ITAIL" "DN_INPUT" 1.11323
cap "DN_INPUT" "Current_Mirror_Top_0/G1_1" 1.11274
cap "DN_INPUT" "Current_Mirror_Top_0/VSS" 4.30615
cap "Current_Mirror_Top_0/G2_1" "DN_INPUT" 0.338636
cap "DN_INPUT" "Current_Mirror_Top_0/VDD" 2.65238
cap "m1_3968_14651#" "Tappered_Buffer_7/VDD" 0.562147
cap "DN_INPUT" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 2.55979
cap "m1_3968_14651#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.0531785
cap "DN_INPUT" "Tappered_Buffer_7/VDD" 12.4115
cap "DN_INPUT" "Tappered_Buffer_7/VDD" 40.9219
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2600_n628#" "DN_INPUT" 12.8436
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "DN_INPUT" 23.5475
cap "m1_3968_14651#" "Tappered_Buffer_7/VDD" 2.30899
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VDD" 7.15147
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_3968_14651#" 0.369121
cap "m1_3968_14651#" "Tappered_Buffer_7/VDD" 2.78054
cap "DN_INPUT" "Tappered_Buffer_7/VDD" 48.7349
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_548_n1560#" 3.57574
cap "m1_3968_14651#" "Tappered_Buffer_7/a_548_n1560#" 0.400403
cap "DN_INPUT" "Tappered_Buffer_7/a_548_n1560#" 20.8849
cap "m1_3968_14651#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.0469222
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "DN_INPUT" 12.8263
cap "Tappered_Buffer_7/a_4254_n29#" "Tappered_Buffer_7/VDD" 22.6951
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n460_n628#" "Tappered_Buffer_7/VDD" 0.00976213
cap "m1_3968_14651#" "Tappered_Buffer_7/VDD" 2.25324
cap "Tappered_Buffer_7/a_548_n1560#" "DN_INPUT" 16.8306
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/VDD" 0.553788
cap "m1_3968_14651#" "Tappered_Buffer_7/a_548_n1560#" 0.381634
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1480_n672#" "DN_INPUT" 0.219248
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_7/VDD" 0.0725201
cap "Tappered_Buffer_7/a_4254_n29#" "DN_INPUT" 9.32622
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/VDD" 47.1991
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1172_68#" "Tappered_Buffer_7/VDD" 12.3295
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_7/VDD" 0.677073
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1480_n672#" "Tappered_Buffer_7/VDD" 2.9864
cap "DN_INPUT" "Tappered_Buffer_7/VDD" 34.7651
cap "DN_INPUT" "Tappered_Buffer_7/IN" 14.0166
cap "DN_INPUT" "INV_2_1/VDD" 21.7987
cap "DN_INPUT" "Tappered_Buffer_7/a_548_n1560#" 16.7162
cap "DN_INPUT" "Tappered_Buffer_7/pmos_3p3_MV44E7_0/a_152_n280#" 3.79
cap "Tappered_Buffer_7/IN" "INV_2_1/VDD" 6.60352
cap "INV_2_1/VSS" "Tappered_Buffer_7/IN" 0.312815
cap "INV_2_1/VSS" "INV_2_1/VDD" 0.434387
cap "DN_INPUT" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_52_n672#" 0.314495
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_1/VDD" 7.15147
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_1/VSS" 0.0782037
cap "DN_INPUT" "INV_2_1/IN" 21.4558
cap "Tappered_Buffer_7/a_548_n1560#" "INV_2_1/VDD" 0.704557
cap "DN_INPUT" "Tappered_Buffer_7/a_548_n1560#" 0.257113
cap "DN_INPUT" "INV_2_1/VDD" 19.5171
cap "INV_2_1/VSS" "INV_2_1/VDD" 1.49004
cap "DN_INPUT" "INV_2_1/VSS" 3.79727
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/a_548_n1560#" 0.130054
cap "Tappered_Buffer_7/IN" "INV_2_1/VDD" 5.58586
cap "DN_INPUT" "Tappered_Buffer_7/IN" 8.87994
cap "Tappered_Buffer_7/IN" "INV_2_1/VSS" 0.541371
cap "DN" "INV_2_1/VSS" 0.00142943
cap "S1" "A_MUX_2/VSS" 22.3451
cap "DN_INPUT" "A_MUX_1/IN2" 1.42109e-14
cap "S1" "DN_INPUT" -1.1199
cap "S1" "A_MUX_1/IN2" 0.0320962
cap "DN_INPUT" "A_MUX_1/OUT" 121.827
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0214041
cap "A_MUX_1/SEL" "A_MUX_1/OUT" 29.9612
cap "DN_INPUT" "A_MUX_1/Tr_Gate_0/a_174_n81#" 20.9567
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0318768
cap "S1" "A_MUX_1/OUT" 0.337871
cap "DN_INPUT" "A_MUX_1/IN2" 169.317
cap "A_MUX_2/VSS" "A_MUX_1/IN2" 29.3197
cap "DN_INPUT" "A_MUX_2/VSS" 267.227
cap "DN_INPUT" "A_MUX_1/VDD" 17.9268
cap "DN_INPUT" "A_MUX_1/SEL" 39.4194
cap "A_MUX_1/SEL" "A_MUX_1/IN2" 10.4218
cap "A_MUX_2/VSS" "A_MUX_1/SEL" 65.1942
cap "A_MUX_1/SEL" "A_MUX_1/VDD" 0.191867
cap "A_MUX_1/IN2" "S1" 0.722192
cap "A_MUX_2/VSS" "S1" 22.3451
cap "A_MUX_1/IN2" "A_MUX_1/OUT" 1.14119
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/SEL" 0.902008
cap "A_MUX_1/VDD" "A_MUX_1/SEL" 5.82511
cap "A_MUX_1/IN1" "DN_INPUT" -1.42109e-14
cap "A_MUX_2/VSS" "A_MUX_1/SEL" -18.769
cap "A_MUX_1/OUT" "DN_INPUT" 0.536889
cap "A_MUX_1/Tr_Gate_1/CLK" "DN_INPUT" 39.5285
cap "A_MUX_1/IN1" "A_MUX_2/VSS" 40.3602
cap "A_MUX_1/IN2" "A_MUX_1/SEL" -9.28625
cap "A_MUX_1/VDD" "DN_INPUT" 44.7173
cap "A_MUX_2/OUT" "A_MUX_1/SEL" 0.532938
cap "A_MUX_1/IN1" "A_MUX_1/SEL" 1.62734
cap "A_MUX_2/VSS" "DN_INPUT" 157.043
cap "A_MUX_1/OUT" "A_MUX_1/SEL" -19.4552
cap "DN_INPUT" "A_MUX_1/SEL" 60.105
cap "A_MUX_1/VSS" "DN_INPUT" 231.632
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 134.671
cap "PFD_T2_0/FIN" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.108097
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/IN1" 0.110521
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.306409
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0998417
cap "PFD_T2_0/FIN" "A_MUX_1/IN1" 24.7204
cap "PFD_T2_0/FIN" "A_MUX_1/Tr_Gate_0/CLK" 0.0257309
cap "PFD_T2_0/FIN" "DN_INPUT" 119.438
cap "PFD_T2_0/FIN" "A_MUX_1/VSS" -0.0327279
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.831052
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/IN1" 1.30359
cap "A_MUX_1/VSS" "PFD_T2_0/w_133_3540#" 0.019598
cap "A_MUX_1/Tr_Gate_1/CLK" "DN_INPUT" 52.41
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/IN1" 4.80785
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0120322
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_0/CLK" 0.00978399
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_1/CLK" 2.27374e-13
cap "A_MUX_1/VDD" "DN_INPUT" 19.6495
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_582_n305#" 0.0571916
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_172_278#" 1.11388
cap "A_MUX_1/VDD" "A_MUX_1/IN1" 0.664473
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.687646
cap "PFD_T2_0/FIN" "PFD_T2_0/w_133_3540#" 5.2946
cap "A_MUX_1/VSS" "A_MUX_1/VDD" 1.77636e-15
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/a_172_278#" 0.189904
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.645141
cap "PFD_T2_0/FIN" "A_MUX_1/VDD" 1.42109e-14
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 3.88319
cap "S2" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0166359
cap "A_MUX_1/VSS" "S2" 21.0285
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.94757
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "DN_INPUT" 20.8469
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 5.68434e-14
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0384886
cap "A_MUX_1/Tr_Gate_1/CLK" "S2" 1.66592
cap "A_MUX_1/IN1" "DN_INPUT" 36.382
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VSS" 0.371933
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VDD" 0.146486
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0611332
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" "A_MUX_1/Tr_Gate_1/VSS" 5.42638
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "DN_INPUT" 0.844322
cap "S2" "PFD_T2_0/PFD_2_0/a_172_278#" 0.658433
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -3.88811
cap "PFD_T2_0/FIN" "DN_INPUT" 3.19727
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 3.27992
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" -12.332
cap "PFD_T2_0/FIN" "A_MUX_1/IN1" 0.00828095
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 3.67346
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.110156
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/VSS" 89.8637
cap "PFD_T2_0/FIN" "A_MUX_1/Tr_Gate_1/VSS" 0.094157
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "DN_INPUT" 0.901998
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0435158
cap "PFD_T2_0/FIN" "A_MUX_1/Tr_Gate_1/VDD" 0.136018
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0715793
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 8.18504
cap "PFD_T2_0/FIN" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.108097
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/a_172_278#" 0.221422
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 6.32815
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "DN_INPUT" 0.850454
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "A_MUX_1/Tr_Gate_1/VSS" 0.858629
cap "DN_INPUT" "A_MUX_1/Tr_Gate_1/VSS" 32.0416
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "A_MUX_1/Tr_Gate_1/VDD" 0.44275
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" -0.302545
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/CLK" 0.0302516
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.00892215
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 4.96363
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0996995
cap "S2" "A_MUX_1/Tr_Gate_1/VSS" 3.2278
cap "PFD_T2_0/FIN" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -4.40341
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.516512
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/a_172_278#" 0.107792
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/a_172_278#" 11.6127
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "DN_INPUT" 1.09543
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" 18.4497
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/w_n632_n180#" 0.195982
cap "DN_INPUT" "A_MUX_1/VSS" 0.420778
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/Buffer_V_2_1/VDD" 22.8904
cap "PFD_T2_0/PFD_2_0/nmos_3p3_3JEA4B_2/a_n342_n50#" "DN_INPUT" 0.615601
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/VDD" 0.598796
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 41.3146
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" 0.10142
cap "PFD_T2_0/UP" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" -0.790689
cap "PFD_T2_0/INV_mag_0/IN" "S2" 16.3618
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "PFD_T2_0/Buffer_V_2_1/VDD" -1.81133
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "DN_INPUT" 0.0664094
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/VDD" 29.4205
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 1.33295
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "PFD_T2_0/Buffer_V_2_1/VDD" 0.179249
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "DN_INPUT" 96.5523
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/VDD" 11.4862
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "DN_INPUT" 0.85995
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/a_172_278#" 12.852
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "PFD_T2_0/PFD_2_0/a_172_278#" -0.0677059
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 1.45615
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "DN_INPUT" 0.234348
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/Buffer_V_2_1/VDD" -4.44089e-16
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" -0.348362
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/IN" 1.48417
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_1/VDD" 2.84217e-14
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 1.03332
cap "A_MUX_3/Tr_Gate_1/VSS" "DN_INPUT" 11.9465
cap "S2" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 5.40752
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.851094
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/UP" 3.72139
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" 7.71804
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/OUT" 0.372936
cap "S2" "PFD_T2_0/UP" 1.91685
cap "DN_INPUT" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n662_n94#" 5.37544
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.811822
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 3.5596
cap "A_MUX_3/Tr_Gate_1/VSS" "S2" 3.0011
cap "PFD_T2_0/Buffer_V_2_1/VDD" "DN_INPUT" 103.471
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/UP" 0.188813
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/INV_mag_0/IN" 0.359242
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.214929
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/IN" 19.4054
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n662_n94#" 0.236813
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/INV_mag_1/OUT" 0.000300738
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n662_n94#" "PFD_T2_0/UP" 0.114933
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/IN" 26.9951
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 3.80475
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 1.16363
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 26.9224
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/UP" -4.29927
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 2.84217e-14
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 28.5673
cap "S2" "PFD_T2_0/Buffer_V_2_1/IN" 19.0395
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/UP" 2.62219
cap "DN_INPUT" "S2" -0.0938681
cap "DN_INPUT" "PFD_T2_0/UP" 31.8906
cap "S2" "PFD_T2_0/INV_mag_0/IN" 2.31505
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/UP" 0.0551747
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 11.684
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/UP" 0.18002
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n662_n94#" 0.800035
cap "PFD_T2_0/UP" "A_MUX_3/INV_2_0/VDD" -0.0558158
cap "PFD_T2_0/UP" "S2" 2.91676
cap "S2" "PFD_T2_0/Buffer_V_2_1/VDD" 2.97595
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 2.01838
cap "S2" "A_MUX_3/Tr_Gate_1/OUT" 2.39536
cap "PFD_T2_0/UP" "A_MUX_3/INV_2_0/VSS" 95.544
cap "PFD_T2_0/Buffer_V_2_1/VDD" "A_MUX_3/INV_2_0/VSS" 42.622
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/VDD" 78.9473
cap "PFD_T2_0/Buffer_V_2_1/VDD" "DN_INPUT" 2.55394
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.00152571
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/OUT" -0.168187
cap "S2" "A_MUX_3/Tr_Gate_1/CLK" 0.0433955
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/OUT" 0.349794
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/INV_mag_1/OUT" 0.000358021
cap "S2" "A_MUX_3/INV_2_0/VSS" 5.09637
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/IN" 1.04506
cap "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.661612
cap "A_MUX_3/SEL" "A_MUX_3/INV_2_0/VDD" 11.8566
cap "PFD_T2_0/UP" "A_MUX_3/SEL" 0.653798
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 8.17614
cap "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_1/OUT" 9.22311
cap "PFD_T2_0/UP" "A_MUX_3/VSS" 0.16664
cap "A_MUX_3/IN2" "A_MUX_3/VSS" 6.72605
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 156.05
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_1/a_152_n50#" "A_MUX_3/VSS" 31.3575
cap "A_MUX_3/SEL" "A_MUX_3/INV_2_0/VDD" 6.92576
cap "A_MUX_3/SEL" "DN" 5.31563
cap "A_MUX_3/IN2" "A_MUX_3/VSS" 18.9554
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 2.6527
cap "A_MUX_3/VSS" "DN" 5.40698
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/OUT" 8.33622
cap "A_MUX_3/IN2" "DN" 0.969037
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 100.473
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.0230102
cap "A_MUX_3/IN2" "A_MUX_3/SEL" 0.436179
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/SEL" 1.99895
cap "CP_1_0/UP" "CP_1_0/VDD" 13.7726
cap "A_MUX_3/IN2" "A_MUX_3/INV_2_0/VDD" -0.0239978
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 0.204581
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/ITAIL" 0.184081
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/OUT" -0.3193
cap "A_MUX_3/IN2" "A_MUX_3/SEL" -11.9937
cap "A_MUX_3/IN2" "CP_1_0/UP" 10.6243
cap "A_MUX_3/VSS" "A_MUX_3/INV_2_0/VDD" 0.109643
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/OUT" 0.318874
cap "CP_1_0/UP" "A_MUX_3/SEL" -0.11794
cap "A_MUX_3/VSS" "A_MUX_3/IN2" 40.1302
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.801517
cap "A_MUX_3/VSS" "A_MUX_3/Tr_Gate_0/OUT" 3.48526
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VDD" 32.033
cap "A_MUX_3/VSS" "CP_1_0/UP" 47.9917
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/OUT" 0.163493
cap "CP_1_0/VDD" "A_MUX_3/Tr_Gate_0/OUT" 12.1982
cap "CP_1_0/ITAIL" "A_MUX_3/Tr_Gate_0/OUT" 0.00930824
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/VSS" 0.0241699
cap "CP_1_0/UP" "CP_1_0/VDD" 10.6543
cap "CP_1_0/UP" "A_MUX_3/IN2" 0.0263442
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 9.87502
cap "CP_1_0/VDD" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" -0.020282
cap "CP_1_0/ITAIL" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 0.157071
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 0.0115024
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/pmos_3p3_MDK7F7_15/a_56_n28#" -0.0785116
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 26.0944
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/ITAIL" 0.881959
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/VDD" -0.0640354
cap "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" "A_MUX_6/VSS" 6.81885
cap "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" "CP_1_0/ITAIL1" 3.72634
cap "A_MUX_6/VSS" "CP_1_0/ITAIL" 0.0296946
cap "A_MUX_6/SEL" "CP_1_0/ITAIL1" 0.361948
cap "A_MUX_6/VSS" "CP_1_0/VDD" 7.55188
cap "CP_1_0/ITAIL" "CP_1_0/ITAIL1" 0.161714
cap "A_MUX_6/IN2" "CP_1_0/ITAIL1" 0.287689
cap "VDD" "A_MUX_6/VSS" 0.796873
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 34.2193
cap "A_MUX_6/VSS" "CP_1_0/ITAIL1" 18.167
cap "A_MUX_6/Tr_Gate_0/OUT" "CP_1_0/ITAIL1" 2.51655
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VSS" -0.0700678
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/IN2" 1.9191
cap "A_MUX_6/OUT" "A_MUX_6/VSS" -0.19409
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -1.86311
cap "CP_1_0/ITAIL1" "A_MUX_6/OUT" 2.51655
cap "CP_1_0/ITAIL1" "A_MUX_6/SEL" 0.476779
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_0/a_174_n81#" -2.48921
cap "A_MUX_6/OUT" "A_MUX_6/IN2" 11.575
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 3.47085
cap "A_MUX_6/VDD" "A_MUX_6/VSS" 9.90294
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.576336
cap "A_MUX_6/VDD" "A_MUX_6/IN2" -10.537
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/SEL" -5.93608
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/a_174_n81#" 5.9373
cap "A_MUX_6/IN2" "A_MUX_6/VSS" 120.848
cap "A_MUX_6/OUT" "A_MUX_6/SEL" 5.68434e-14
cap "CP_1_0/ITAIL1" "A_MUX_6/IN2" 0.476656
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/Tr_Gate_1/CLK" -1.19118
cap "A_MUX_6/VDD" "A_MUX_6/SEL" 5.44541
cap "A_MUX_6/VDD" "A_MUX_6/IN2" -18.0117
cap "A_MUX_6/VSS" "A_MUX_6/SEL" -27.0645
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/SEL" -5.689
cap "A_MUX_6/IN2" "A_MUX_6/VSS" 0.0608631
cap "A_MUX_6/OUT" "A_MUX_6/SEL" -1.66318
cap "A_MUX_6/VDD" "A_MUX_6/VSS" 547.873
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 6.84416
cap "A_MUX_6/IN1" "A_MUX_6/VDD" 0.987953
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VDD" 10.3496
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 236.604
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 4.4943
cap "A_MUX_6/IN2" "A_MUX_6/SEL" 0.0753144
cap "A_MUX_6/VDD" "A_MUX_6/SEL" 332.266
cap "RES_74k_0/M" "A_MUX_6/IN1" 1.80214
cap "A_MUX_6/VSS" "A_MUX_6/VDD" 19.9921
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -3.82659
cap "A_MUX_6/VSS" "A_MUX_6/IN1" 96.4861
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/OUT" -0.364477
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.48876
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 4.46927
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.935328
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00775637
cap "A_MUX_6/VDD" "A_MUX_6/IN1" 8.29557
cap "A_MUX_6/VSS" "A_MUX_6/OUT" -0.0678954
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/OUT" -3.84668
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -0.80554
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 0.293439
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/VSS" -2.23166
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/IN1" 0.469859
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 3.58944
cap "A_MUX_6/OUT" "A_MUX_6/IN1" 2.56467
cap "RES_74k_0/M" "A_MUX_6/IN1" 1.64055
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/CLK" 0.432378
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_1088#" "A_MUX_6/IN1" 1.022
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n2210_1294#" 1.022
cap "A_MUX_6/Tr_Gate_1/OUT" "A_MUX_6/IN1" 2.25771
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 7.68543
cap "RES_74k_0/M" "A_MUX_6/Tr_Gate_1/VSS" 8.60601
cap "A_MUX_6/Tr_Gate_1/VSS" "VDD" 0.0257056
cap "A_MUX_6/IN1" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 19.7343
cap "RES_74k_0/M" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_1916#" 0.743109
cap "RES_74k_0/M" "RES_74k_0/VDD" 256.905
cap "RES_74k_0/VDD" "A_MUX_6/IN1" 1.77034
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1310_1916#" "RES_74k_0/M" 0.137777
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" "m1_47690_7940#" 8.0959
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" 0.339889
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_1990_1088#" 0.870168
cap "m1_47690_7940#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 502.857
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/a_2290_n568#" 1.46915
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 8.87132
cap "VDD_TEST" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 6.1417
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 38.0305
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 47.7255
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 53.2769
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 10.3909
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VDD" 15.6024
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1888_n144#" "DN_INPUT" 1.36665
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 29.6019
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1988_n100#" 67.2766
cap "Current_Mirror_Top_0/G2_1" "DN_INPUT" 1.32676
cap "DN_INPUT" "Current_Mirror_Top_0/VDD" 194.953
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1988_n100#" 151.699
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 10.6272
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_5QR9E7_0/a_1784_n40#" 0.488533
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1988_n100#" 0.188693
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" "DN_INPUT" 1.17859
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1988_n100#" 4.77431
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1784_n100#" 4.5336
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_5QR9E7_0/a_1580_n40#" 4.57129
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VDD" 181.727
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 99.9304
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_1/a_664_n104#" 1.71508
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1888_n144#" 9.20366
cap "DN_INPUT" "Current_Mirror_Top_0/G1_1" 334.405
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 116.583
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1988_n100#" 26.517
cap "DN_INPUT" "Current_Mirror_Top_0/G2_1" 6.23654
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_764_n60#" 0.749122
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G1_1" 89.4165
cap "DN_INPUT" "Current_Mirror_Top_0/SD1_1" 3.26086
cap "Current_Mirror_Top_0/SD0_1" "DN_INPUT" 0.84359
cap "DN_INPUT" "Current_Mirror_Top_0/VDD" 181.573
cap "DN_INPUT" "Current_Mirror_Top_0/G_sink_up" 4.45072
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_1888_n144#" "DN_INPUT" 28.8515
cap "Current_Mirror_Top_0/G1_1" "DN_INPUT" 300.533
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_1" -0.426876
cap "DN_INPUT" "Current_Mirror_Top_0/G1_2" 413.463
cap "Current_Mirror_Top_0/G_sink_up" "DN_INPUT" 8.34676
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_1888_n144#" "DN_INPUT" 3.08004
cap "Current_Mirror_Top_0/SD1_1" "DN_INPUT" 3.27193
cap "Current_Mirror_Top_0/SD2_1" "DN_INPUT" 2.72553
cap "DN_INPUT" "Current_Mirror_Top_0/VSS" 26.037
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G1_2" 3.61946
cap "Current_Mirror_Top_0/SD0_1" "DN_INPUT" 0.220833
cap "Current_Mirror_Top_0/VDD" "DN_INPUT" 165.633
cap "Current_Mirror_Top_0/G_sink_dn" "DN_INPUT" 3.32776
cap "DN_INPUT" "Current_Mirror_Top_0/SD2_1" 2.61158
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_2" 0.974868
cap "Current_Mirror_Top_0/VSS" "DN_INPUT" 158.182
cap "DN_INPUT" "Current_Mirror_Top_0/A2" 0.24098
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_1" 6.06578
cap "DN_INPUT" "Current_Mirror_Top_0/ITAIL" 7.14169
cap "Current_Mirror_Top_0/G_sink_up" "DN_INPUT" 6.2083
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_dn" 0.560338
cap "Current_Mirror_Top_0/VDD" "DN_INPUT" 258.32
cap "DN_INPUT" "Current_Mirror_Top_0/G1_2" 68.2138
cap "DN_INPUT" "Current_Mirror_Top_0/G1_1" 178.281
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" 73.5805
cap "DN_INPUT" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_3/a_460_n144#" 4.85289
cap "Current_Mirror_Top_0/G_sink_dn" "DN_INPUT" 1.90993
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_1" -2.3288
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" -0.325133
cap "DN_INPUT" "Current_Mirror_Top_0/SD1_1" 1.02422
cap "Current_Mirror_Top_0/G_sink_dn" "DN_INPUT" 0.960426
cap "DN_INPUT" "Current_Mirror_Top_0/G1_2" 3.4427
cap "Current_Mirror_Top_0/ITAIL_SINK" "DN_INPUT" 0.23203
cap "Current_Mirror_Top_0/VDD" "DN_INPUT" 7.07599
cap "DN_INPUT" "Current_Mirror_Top_0/A2" 0.950291
cap "Current_Mirror_Top_0/G1_1" "DN_INPUT" 1.91838
cap "Current_Mirror_Top_0/G_sink_up" "DN_INPUT" 2.68412
cap "DN_INPUT" "Current_Mirror_Top_0/VSS" 6.26886
cap "INV_2_1/VDD" "INV_2_1/IN" 0.0681949
cap "INV_2_1/VDD" "INV_2_1/VSS" 2.7243
cap "INV_2_1/OUT" "INV_2_1/VDD" 0.582787
cap "DN" "INV_2_1/OUT" 0.132125
cap "INV_2_1/IN" "DN_INPUT" 2.29858
cap "INV_2_1/IN" "INV_2_1/VSS" -12.1739
cap "F_IN" "INV_2_1/OUT" 0.0355292
cap "INV_2_1/VSS" "INV_2_1/VDD" -23.5727
cap "INV_2_1/IN" "INV_2_1/VDD" 143.598
cap "S2" "INV_2_1/VDD" 7.9169
cap "DN_INPUT" "INV_2_1/OUT" -7.40357e-05
cap "INV_2_1/OUT" "INV_2_1/VSS" 33.7914
cap "INV_2_1/IN" "INV_2_1/OUT" 20.3688
cap "INV_2_1/OUT" "INV_2_1/VDD" 5.91411
cap "INV_2_1/IN" "DN" 1.59347
cap "DN" "INV_2_1/VDD" 2.94663
cap "INV_2_1/IN" "F_IN" 0.635241
cap "F_IN" "INV_2_1/VDD" 0.483985
cap "INV_2_1/IN" "DN" 13.6606
cap "INV_2_1/OUT" "DN" 3.33293
cap "INV_2_1/VSS" "DN" 1.1693
cap "S2" "INV_2_1/VDD" 8.84012
cap "S2" "DN" -3.55271e-15
cap "INV_2_1/VDD" "DN" 13.7379
cap "A_MUX_1/IN2" "S1" 1.39838
cap "DN" "A_MUX_1/SEL" 0.0679932
cap "A_MUX_1/IN2" "A_MUX_1/SEL" -4.59701
cap "A_MUX_1/SEL" "A_MUX_1/INV_2_0/VDD" -0.0435228
cap "A_MUX_1/IN2" "S1" 1.50106
cap "DN_INPUT" "A_MUX_1/IN2" -4.40815
cap "DN_INPUT" "A_MUX_1/SEL" 1.1803
cap "m1_20370_13811#" "A_MUX_1/SEL" 0.016535
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 38.0326
cap "A_MUX_1/VSS" "A_MUX_1/SEL" -0.219315
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/OUT" 1.22851
cap "A_MUX_1/SEL" "A_MUX_1/IN2" -1.0069
cap "A_MUX_1/IN1" "A_MUX_1/INV_2_0/VDD" 6.18343
cap "A_MUX_1/SEL" "A_MUX_1/INV_2_0/VDD" -0.497166
cap "A_MUX_1/IN1" "DN_INPUT" -0.930575
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 1.31652
cap "A_MUX_1/IN1" "A_MUX_1/SEL" 5.91571
cap "A_MUX_1/IN1" "A_MUX_1/VSS" 43.8165
cap "A_MUX_1/SEL" "A_MUX_1/VSS" -4.10076
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/IN1" 22.3668
cap "S2" "A_MUX_1/IN1" 102.861
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/IN1" 5.8701
cap "A_MUX_1/IN1" "DN_INPUT" -2.77436
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 72.877
cap "A_MUX_1/INV_2_0/VDD" "A_MUX_1/IN1" 0.955548
cap "A_MUX_1/Tr_Gate_1/a_174_n81#" "A_MUX_1/IN1" 0.00183981
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/IN1" 0.642069
cap "S2" "DN_INPUT" -6.03008
cap "A_MUX_1/VSS" "S2" 22.8189
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 1.80864
cap "PFD_T2_0/w_133_3540#" "S2" 5.04605
cap "S2" "A_MUX_1/Tr_Gate_1/VSS" 5.92486
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "S2" 0.78237
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 5.34766
cap "S2" "DN_INPUT" -0.51206
cap "S2" "PFD_T2_0/PFD_2_0/a_172_278#" 1.79087
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 16.6493
cap "S2" "PFD_T2_0/Buffer_V_2_1/VDD" 6.374
cap "DN_INPUT" "S2" -5.68434e-14
cap "S2" "PFD_T2_0/Buffer_V_2_1/VDD" 0.673723
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" 0.0531419
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n662_n94#" 0.565968
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_1/a_152_n50#" "A_MUX_3/VSS" 0.0590554
cap "DN" "A_MUX_3/SEL" 4.7347
cap "A_MUX_3/IN2" "DN" 0.969037
cap "DN" "A_MUX_3/VSS" 5.40698
cap "DN" "A_MUX_3/IN2" 4.9304
cap "A_MUX_3/VSS" "DN" 3.60465
cap "VDD" "A_MUX_6/VSS" 0.796873
cap "VDD" "A_MUX_6/IN2" 5.77152
cap "VDD" "A_MUX_6/VSS" 7.8145
cap "VDD" "A_MUX_6/SEL" 5.676
cap "A_MUX_6/VSS" "VDD" 17.1041
cap "A_MUX_6/SEL" "VDD" 1.05826
cap "A_MUX_6/VSS" "VDD" 11.3362
cap "A_MUX_6/IN1" "VDD" 6.94444
cap "VDD" "A_MUX_6/Tr_Gate_1/VSS" 0.0257056
cap "RES_74k_0/VDD" "RES_74k_0/M" 42.7608
cap "RES_74k_0/VDD" "RES_74k_0/ppolyf_u_DTYK2C_0/a_n1910_2122#" 17.8024
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" "m1_47690_7940#" 2.21377
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_n410_2122#" "m1_95781_18126#" 0.0566481
cap "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "m1_47690_7940#" 219.358
cap "RES_74k_0/ppolyf_u_DTYK2C_0/a_2290_1088#" "m1_95781_18126#" 0.409908
cap "VDD_TEST" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 2.76492
cap "m1_95781_18126#" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" 4.41395
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_20039_n3680#" 8.35767
cap "m1_20039_n3680#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 2.62098
cap "m1_47690_7940#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 41.5865
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "OUT" 4.47768
cap "m1_47690_7940#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 33.1417
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 1.44684
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 10.3787
cap "cap_11p_0/P" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 85.3807
cap "OUT" "cap_11p_0/P" 5.01381
cap "cap_11p_0/P" "OUTB" 0.682191
cap "cap_11p_0/P" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 57.51
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 6.99081
cap "cap_11p_0/P" "OUT" 37.363
cap "OUT" "cap_11p_0/P" 62.4511
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 8.21402
cap "OUTB" "cap_11p_0/P" 0.582628
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 10.312
cap "OUTB" "cap_11p_0/P" 0.334348
cap "OUT" "cap_11p_0/P" 42.8387
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 6.51636
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 2.04609
cap "OUT" "cap_11p_0/P" 48.6785
cap "cap_11p_0/P" "OUTB" 0.334348
cap "cap_11p_0/P" "OUTB" 0.334348
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 10.3787
cap "cap_11p_0/P" "OUT" 42.3138
cap "OUT" "cap_11p_0/P" 90.2001
cap "cap_11p_0/P" "OUTB" 1.04888
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 5.55262
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 10.3787
cap "cap_11p_0/P" "OUTB" 0.334348
cap "cap_11p_0/P" "OUT" 42.3138
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 8.78485
cap "cap_11p_0/P" "OUT" 48.2586
cap "cap_11p_0/P" "OUTB" 0.327925
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "OUT" 10.2008
cap "cap_11p_0/P" "OUTB" 0.314844
cap "OUT" "cap_11p_0/P" 42.2432
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 7.96196
cap "OUTB" "cap_11p_0/P" 0.677203
cap "OUT" "cap_11p_0/P" 66.2383
cap "OUTB" "cap_11p_0/P" 0.638808
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 6.83513
cap "cap_11p_0/P" "OUT" 52.908
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "OUT" 10.3787
cap "cap_11p_0/P" "OUT" 5.01381
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 9.26782
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "OUT" 1.66172
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 11.4926
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_20039_n3680#" 2.74479
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_20039_n3680#" 0.674705
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 9.87852
cap "DN_INPUT" "Current_Mirror_Top_0/VSS" 0.828528
cap "Current_Mirror_Top_0/VDD" "m1_n9031_1076#" 3.23331
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_5QR9E7_0/a_1784_n40#" 0.653532
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VSS" 0.9667
cap "DN_INPUT" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 0.818409
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_5QR9E7_0/a_1784_n40#" 0.0945908
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_664_n104#" "m1_n9031_1076#" 9.29855
cap "Current_Mirror_Top_0/pmos_3p3_5QR9E7_0/a_1580_n40#" "m1_n9031_1076#" 27.1972
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G_source_dn" 37.844
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G_sink_up" 25.9517
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_1/a_664_n104#" "m1_n9031_1076#" 28.0571
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VDD" 53.3349
cap "DN_INPUT" "Current_Mirror_Top_0/G1_1" 0.939488
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_1888_n144#" 24.8905
cap "Current_Mirror_Top_0/SD1_1" "DN_INPUT" 7.60013
cap "Current_Mirror_Top_0/SD0_1" "m1_n9031_1076#" 165.886
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G1_1" 26.6015
cap "Current_Mirror_Top_0/SD1_1" "m1_n9031_1076#" 104.888
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VSS" 110.112
cap "Current_Mirror_Top_0/SD1_1" "DN_INPUT" 3.48198
cap "Current_Mirror_Top_0/SD0_1" "m1_n9031_1076#" -2.02275
cap "Current_Mirror_Top_0/G1_1" "DN_INPUT" 0.924118
cap "Current_Mirror_Top_0/G_source_dn" "m1_n9031_1076#" 1.13742
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_1" -1.63136
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" 1.40845
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/A1" -0.22028
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" -0.00353148
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 39.9854
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/SD1_1" -2.84217e-14
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" 16.7789
cap "Current_Mirror_Top_0/G1_2" "DN_INPUT" 0.350797
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/A2" -0.393727
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/VDD" 0.125659
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/SD1_1" -0.0714125
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/SD1_1" -1.03226
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_dn" 7.41934
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_dn" 1.95408
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/VSS" 1.42109e-14
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_sink_dn" -33.3889
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/SD1_1" -0.0545032
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 13.3452
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/SD1_1" 2.76519
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/VDD" 0.206249
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_sink_dn" -1.92188
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/G_sink_up" -0.137519
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/G_sink_dn" -1.36898
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/SD1_1" -0.0757912
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/VSS" -1.73293
cap "DN_INPUT" "Current_Mirror_Top_0/G_sink_up" 0.59393
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/SD1_1" -5.7903
cap "Current_Mirror_Top_0/VSS" "DN_INPUT" 0.442244
cap "DN_INPUT" "Current_Mirror_Top_0/SD1_1" 1.82916
cap "Current_Mirror_Top_0/A2" "DN_INPUT" 0.103082
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/G_sink_dn" 6.01055
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SINK" -1.66888
cap "Current_Mirror_Top_0/G_sink_up" "DN_INPUT" 1.50674
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_dn" 0.464504
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_dn" 8.95396
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/A2" 6.85339
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/A2" 18.0009
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" 0.111564
cap "Current_Mirror_Top_0/A2" "DN_INPUT" 1.08902
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 0.653336
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" 115.484
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 26.8223
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" 3.94735
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_up" 2.90903
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" 0.420702
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 1.08195
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VDD" 0.0834286
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" -0.477743
cap "INV_2_1/IN" "INV_2_1/OUT" 5.25905
cap "INV_2_1/VSS" "INV_2_1/IN" 0.970706
cap "INV_2_1/IN" "INV_2_1/VDD" 41.9915
cap "A_MUX_1/SEL" "DN" 0.0763237
cap "OUT" "cap_11p_0/P" 3.26929
cap "OUT" "cap_11p_0/P" 40.9635
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "OUT" 2.26745
cap "OUT" "cap_11p_0/P" 37.9054
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 3.0701
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 1.88662
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 2.25113
cap "cap_11p_0/P" "OUT" 36.2653
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "OUT" 1.53891
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 3.72527
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 2.865
cap "OUT" "cap_11p_0/P" 33.7322
cap "cap_11p_0/P" "OUT" 42.0817
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "OUT" 1.99302
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 1.53278
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 3.72527
cap "OUT" "cap_11p_0/P" 33.8289
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "OUT" 2.865
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "OUT" 2.19525
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 3.62264
cap "cap_11p_0/P" "OUT" 36.2363
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 3.1352
cap "OUT" "cap_11p_0/P" 33.6347
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 3.3421
cap "cap_11p_0/P" "OUT" 37.8373
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 2.19787
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 2.85781
cap "OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 1.88681
cap "OUT" "cap_11p_0/P" 20.0993
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "OUT" 2.865
cap "cap_11p_0/P" "OUT" 3.72527
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "OUT" 1.44753
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "OUT" 3.05236
cap "Current_Mirror_Top_0/VDD" "LF_OFFCHIP" 5.54546
cap "Current_Mirror_Top_0/VDD" "m1_n9031_1076#" 2.77497
cap "m1_n9031_1076#" "Current_Mirror_Top_0/VDD" 128.957
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_664_n104#" 10.3766
cap "m1_n9031_1076#" "Current_Mirror_Top_0/pmos_3p3_DVJ9E7_0/a_1480_n104#" 62.4184
cap "LF_OFFCHIP" "Current_Mirror_Top_0/VDD" 20.1123
cap "m1_n9031_1076#" "Current_Mirror_Top_0/G_source_dn" 51.1337
cap "m1_n9031_1076#" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_1/a_764_n60#" 67.7267
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/VDD" -0.000823244
cap "Current_Mirror_Top_0/G_source_dn" "m1_n9031_1076#" 3.86937
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_source_dn" 0.000394624
cap "Current_Mirror_Top_0/VDD" "LF_OFFCHIP" 20.1123
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/SD1_1" -0.00395161
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_source_dn" 2.51183
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_sink_dn" -1.92188
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_dn" -0.532216
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_2" -1.95883
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" -1.01865
cap "Current_Mirror_Top_0/A1" "F_IN" -0.0734826
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/ITAIL_SRC" 0.0778295
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_source_dn" 0.493486
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_sink_dn" 0.00280533
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/SD1_1" -0.0346732
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/G_source_up" 0.465826
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/G_sink_dn" 0.552807
cap "Current_Mirror_Top_0/VDD" "LF_OFFCHIP" 10.3435
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/A1" 0.205373
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_source_up" 0.110889
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" -0.135249
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/G_source_dn" 0.147132
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/G_source_up" -0.0109358
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/A2" -0.22028
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" 13.7538
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/SD1_1" -1.06655
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_source_dn" 3.91879
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_up" 0.880752
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 5.47612
cap "Current_Mirror_Top_0/A1" "LF_OFFCHIP" -0.357309
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_source_up" 0.0190547
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 0.221112
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/VSS" -5.32907e-15
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/ITAIL_SRC" 11.2142
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/VDD" -0.00219174
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SRC" 2.25516
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/A1" 0.0271515
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/VDD" 1.13687e-13
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/ITAIL_SRC" 0.00490219
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/ITAIL_SINK" 0.0142527
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/VDD" -0.00462111
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 0.420702
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SRC" 0.241817
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 2.97178
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" -0.477743
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/ITAIL_SRC" 0.113414
cap "Current_Mirror_Top_0/ITAIL_SRC" "LF_OFFCHIP" 0.907874
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" 0.39385
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SINK" 0.0834286
cap "Current_Mirror_Top_0/VDD" "LF_OFFCHIP" 5.54546
cap "LF_OFFCHIP" "m1_n9031_1076#" -0.970601
cap "Current_Mirror_Top_0/VDD" "LF_OFFCHIP" 20.1123
cap "LF_OFFCHIP" "Current_Mirror_Top_0/VDD" 20.1123
cap "Current_Mirror_Top_0/A1" "LF_OFFCHIP" -0.204903
cap "LF_OFFCHIP" "Current_Mirror_Top_0/VDD" 49.4753
cap "F_IN" "Current_Mirror_Top_0/G_source_up" 5.46718
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/G_source_up" 0.0756777
cap "LF_OFFCHIP" "Current_Mirror_Top_0/G_source_up" 10.3221
cap "Current_Mirror_Top_0/G_source_dn" "F_IN" 0.254967
cap "Current_Mirror_Top_0/A1" "F_IN" 0.194923
cap "F_IN" "Current_Mirror_Top_0/VDD" 9.32156
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/VDD" 0.00299544
cap "Current_Mirror_Top_0/G_source_dn" "F_IN" 1.59934
cap "LF_OFFCHIP" "Current_Mirror_Top_0/VDD" 80.5636
cap "Current_Mirror_Top_0/A1" "F_IN" 1.29741
cap "F_IN" "Current_Mirror_Top_0/VDD" 17.5475
cap "Current_Mirror_Top_0/G_source_up" "LF_OFFCHIP" 16.0189
cap "Current_Mirror_Top_0/ITAIL_SRC" "F_IN" 0.457128
cap "Current_Mirror_Top_0/G_source_up" "F_IN" 8.82414
cap "LF_OFFCHIP" "Current_Mirror_Top_0/VDD" 2.47445
cap "F_IN" "Current_Mirror_Top_0/VDD" 0.866949
cap "LF_OFFCHIP" "Current_Mirror_Top_0/ITAIL_SRC" 0.907874
cap "UP_INPUT" "S5" 5.68434e-14
cap "UP_INPUT" "cap_240p_0/P" 28.1327
cap "S5" "cap_240p_0/P" 13.8953
cap "S5" "cap_240p_0/P" 9.50546
cap "cap_240p_0/P" "S5" 6.30333
cap "S5" "cap_240p_0/P" 6.30333
cap "S5" "cap_240p_0/P" 3.03911
cap "cap_240p_0/P" "m1_95781_18126#" 0.106716
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 3.44009
cap "cap_240p_0/P" "m1_95781_18126#" 12.5439
cap "m1_95781_18126#" "cap_240p_0/P" 1.69082
cap "m1_95781_18126#" "cap_240p_0/P" 3.77815
cap "cap_240p_0/m1_n36350_7190#" "m1_95781_18126#" 2.46729
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/m1_n36350_7190#" "m1_95781_18126#" 2.58077
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 13.0604
cap "cap_240p_0/P" "m1_95781_18126#" 1.94335
cap "m1_95781_18126#" "cap_240p_0/P" 3.4149
cap "cap_240p_0/P" "m1_95781_18126#" 2.87799
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 14.7351
cap "m1_95781_18126#" "cap_240p_0/P" 3.35799
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 15.8747
cap "cap_240p_0/P" "m1_95781_18126#" 1.62268
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 2.16716
cap "m1_95781_18126#" "cap_240p_0/P" 15.5127
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "m1_95781_18126#" "cap_240p_0/P" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 13.901
cap "m1_95781_18126#" "cap_240p_0/P" 7.51604
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 3.83082
cap "cap_240p_0/P" "m1_95781_18126#" 9.75659
cap "cap_240p_0/P" "m1_95781_18126#" 3.04485
cap "cap_240p_0/P" "m1_95781_18126#" 5.46847
cap "m1_95781_18126#" "cap_240p_0/P" 2.29303
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 0.0402843
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 1.65792
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 6.62146
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 2.07889
cap "cap_240p_0/P" "VDD_TEST" 22.9041
cap "cap_240p_0/P" "UP_INPUT" 138.879
cap "cap_240p_0/P" "S5" 20.0716
cap "cap_240p_0/P" "VDD_TEST" 27.7792
cap "S5" "cap_240p_0/P" 18.4222
cap "cap_240p_0/P" "S5" 14.6311
cap "S5" "cap_240p_0/P" 14.6311
cap "cap_240p_0/P" "S5" 7.05429
cap "m1_41677_12061#" "cap_240p_0/P" 70.1232
cap "cap_240p_0/P" "m1_95781_18126#" 0.247706
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 0.298525
cap "cap_240p_0/P" "m1_95781_18126#" 12.5439
cap "m1_95781_18126#" "cap_240p_0/P" 0.598677
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 0.195203
cap "cap_240p_0/P" "m1_95781_18126#" 0.0806973
cap "cap_240p_0/P" "m1_95781_18126#" 1.69082
cap "cap_240p_0/P" "m1_95781_18126#" 0.026312
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 0.0402389
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/m1_n36350_7190#" "m1_95781_18126#" 1.66236
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/m1_n36350_7190#" "m1_95781_18126#" 1.73882
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 2.9314
cap "cap_240p_0/P" "m1_95781_18126#" 0.962344
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 1.47171
cap "m1_95781_18126#" "cap_240p_0/P" 13.0604
cap "m1_95781_18126#" "cap_240p_0/P" 0.645961
cap "cap_240p_0/P" "m1_95781_18126#" 2.87799
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 0.212062
cap "cap_240p_0/P" "m1_95781_18126#" 0.324306
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 14.7351
cap "m1_95781_18126#" "cap_240p_0/P" 0.361305
cap "m1_95781_18126#" "cap_240p_0/P" 0.236255
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 0.724544
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 1.71989
cap "cap_240p_0/P" "m1_95781_18126#" 1.12462
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 3.42698
cap "cap_240p_0/P" "m1_95781_18126#" 15.8747
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "m1_95781_18126#" "cap_240p_0/P" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 0.842148
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 2.57151
cap "m1_95781_18126#" "cap_240p_0/P" 1.2879
cap "cap_240p_0/P" "m1_95781_18126#" 15.5127
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 24.4101
cap "m1_95781_18126#" "cap_240p_0/P" 14.5709
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 8.89201
cap "cap_240p_0/P" "m1_95781_18126#" 1.21098
cap "m1_95781_18126#" "cap_240p_0/P" 0.605515
cap "cap_240p_0/P" "m1_95781_18126#" 9.75659
cap "m1_95781_18126#" "cap_240p_0/P" 0.395943
cap "cap_240p_0/P" "m1_95781_18126#" 0.67874
cap "cap_240p_0/P" "m1_95781_18126#" 6.34508
cap "cap_240p_0/P" "m1_95781_18126#" 0.339385
cap "cap_240p_0/P" "m1_95781_18126#" 5.46847
cap "cap_240p_0/P" "m1_95781_18126#" 0.221922
cap "UP_INPUT" "m1_n9031_1076#" -0.307912
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -2.754
cap "m1_n9031_1076#" "7b_divider_magic_1/a_n441_n9366#" 4.83813
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 131.593
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 23.6025
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "UP_INPUT" "m1_n9031_1076#" -4.72409
cap "m1_n9031_1076#" "7b_divider_magic_1/a_n441_n9366#" 53.0273
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 108.117
cap "UP_INPUT" "7b_divider_magic_1/OUT1" -1.49314
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 60.9858
cap "UP_INPUT" "Tappered_Buffer_6/VSS" 60.9858
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 109.71
cap "UP_INPUT" "VDD_TEST" -6.20663
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 0.0885041
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -16.3351
cap "VDD_TEST" "UP_INPUT" -1.22429
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 103.153
cap "Tappered_Buffer_6/VSS" "UP_INPUT" 60.9858
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 60.9858
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 60.9858
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 60.9858
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 85.5987
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 0.439148
cap "UP_INPUT" "7b_divider_magic_1/OUT1" -17.8805
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 60.9858
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -1.74973
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 5.16416
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 87.0258
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 60.9858
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "UP_INPUT" "VDD_TEST" 2.84217e-14
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 59.6393
cap "7b_divider_magic_1/a_n441_n9366#" "UP_INPUT" 43.1692
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 60.4713
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" 60.6778
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 38.5489
cap "VDD_TEST" "cap_240p_0/P" 66.0262
cap "VDD_TEST" "cap_240p_0/P" 17.464
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 15.1737
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 14.8243
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/a_n441_n9366#" -0.359143
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/OUT1" 65.3481
cap "UP_INPUT" "m1_n9031_1076#" -0.483103
cap "Tappered_Buffer_6/a_2996_n3001#" "7b_divider_magic_1/a_n441_n9366#" 0.156586
cap "UP_INPUT" "7b_divider_magic_1/OUT1" 6.32004
cap "UP_INPUT" "7b_divider_magic_1/a_n441_n9366#" 23.5673
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 8.5646
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 7.69739
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/OUT1" 127.649
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.000458512
cap "m1_n9031_1076#" "7b_divider_magic_1/OUT1" 347.503
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" "7b_divider_magic_1/OUT1" 0.36402
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 0.182249
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_2996_n3001#" 0.149012
cap "m1_n9031_1076#" "Tappered_Buffer_6/a_2996_n3001#" 1.11222
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 14.4172
cap "Tappered_Buffer_6/a_2996_n3001#" "7b_divider_magic_1/OUT1" 12.8913
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1684_n324#" "7b_divider_magic_1/OUT1" 0.464861
cap "UP_INPUT" "7b_divider_magic_1/OUT1" 1.74236
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 12.9963
cap "m1_n9031_1076#" "7b_divider_magic_1/a_n441_n9366#" 0.137444
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 96.042
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 113.961
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 215.065
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 93.3198
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 36.4972
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 90.1698
cap "VDD_TEST" "7b_divider_magic_1/OUT1" -1.57182
cap "UP_INPUT" "7b_divider_magic_1/OUT1" -16.3351
cap "VDD_TEST" "7b_divider_magic_1/OUT1" -16.3882
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 65.5314
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VSS" 4.53796
cap "7b_divider_magic_1/OUT1" "VDD_TEST" -16.3882
cap "VDD_TEST" "7b_divider_magic_1/OUT1" -16.3882
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "UP_INPUT" "7b_divider_magic_1/OUT1" -17.8805
cap "VDD_TEST" "7b_divider_magic_1/OUT1" -14.879
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -17.8805
cap "7b_divider_magic_1/OUT1" "VDD_TEST" -16.3882
cap "VDD_TEST" "7b_divider_magic_1/OUT1" -1.60371
cap "7b_divider_magic_1/OUT1" "UP_INPUT" -1.74973
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "PRE_SCALAR" "7b_divider_magic_1/a_n441_n9366#" 4.48574
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 18.0985
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" "7b_divider_magic_1/a_n441_n9366#" 16.1736
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/a_n441_n9366#" 0.0534942
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 157.226
cap "Tappered_Buffer_6/a_2996_n3001#" "7b_divider_magic_1/a_n441_n9366#" 1.85094
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 8.5646
cap "m1_n9031_1076#" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 19.276
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_6/OUT" 4.67274
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 15.7574
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/OUT" 14.3028
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 43.2449
cap "m1_n9031_1076#" "Tappered_Buffer_6/a_2996_n3001#" 31.4921
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/OUT" 7.42819
cap "m1_n9031_1076#" "7b_divider_magic_1/a_n441_n9366#" 43.6631
cap "m1_n9031_1076#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 21.2387
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_2996_n3001#" 0.156475
cap "m1_n9031_1076#" "Tappered_Buffer_6/OUT" 15.9686
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.0545843
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/a_2996_n3001#" 7.89191
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 9.00712
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 26.899
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 1.15074
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1172_n280#" 2.40748
cap "VDD_TEST" "Tappered_Buffer_6/a_2792_n1560#" 343.344
cap "VDD_TEST" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1172_n280#" 689.009
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 238.445
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/a_2792_n1560#" 2.21188
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n52_n280#" "7b_divider_magic_1/OUT1" 7.59116
cap "Tappered_Buffer_6/a_2792_n1560#" "7b_divider_magic_1/OUT1" 5.6725
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 56.9235
cap "Tappered_Buffer_6/a_548_n1560#" "VDD_TEST" 24.2849
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n52_n280#" "VDD_TEST" 141.772
cap "Tappered_Buffer_6/a_2792_n1560#" "VDD_TEST" 150.656
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 0.377832
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/a_138_n2984#" 3.90279
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.0060486
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n664_n280#" 4.44136
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VSS" 36.7913
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_JEEAMQ_0/a_560_n280#" 0.305803
cap "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_6/VSS" 2.27374e-13
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" -2.27374e-13
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/a_548_n1560#" 0.380383
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 108.204
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 4.23928
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VSS" 37.7516
cap "7b_divider_magic_1/divide_by_2_1/Q" "Tappered_Buffer_6/IN" 3.12849
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "7b_divider_magic_1/OUT1" 0.0498768
cap "7b_divider_magic_1/divide_by_2_1/Q" "7b_divider_magic_1/OUT1" 3.12849
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 21.7559
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 4.80997
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 38.2042
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.419954
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/OUT" 5.99331
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 30.3478
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_2996_n3001#" -1.05651
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" -0.974692
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 4.8177
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.0937542
cap "Tappered_Buffer_6/VDD" "m1_n9031_1076#" 137.52
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.296217
cap "7b_divider_magic_1/a_n441_n9366#" "m1_n9031_1076#" 11.1373
cap "Tappered_Buffer_6/OUT" "m1_n9031_1076#" 40.077
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_n9031_1076#" 47.7709
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" -0.748294
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1988_n628#" 397.008
cap "Tappered_Buffer_6/a_2792_n1560#" "Tappered_Buffer_6/VDD" 237.103
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2192_n628#" "Tappered_Buffer_6/VDD" 153.896
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1988_68#" -7.10543e-15
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_6/VDD" 403.991
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_n628#" 113.377
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_68#" "Tappered_Buffer_6/a_548_n1560#" 7.10543e-15
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_68#" "Tappered_Buffer_6/VDD" 117.096
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_968_n280#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_68#" 7.10543e-15
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 6.23901
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_560_n628#" "Tappered_Buffer_6/VDD" 53.6629
cap "Tappered_Buffer_6/a_2792_n1560#" "Tappered_Buffer_6/VDD" 68.1636
cap "7b_divider_magic_1/divide_by_2_1/m1_78_607#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_68#" 2.46521
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_n628#" "Tappered_Buffer_6/IN" 1.61606
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/IN" 7.34011
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 37.7014
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_174_n776#" -1.13687e-13
cap "7b_divider_magic_1/divide_by_2_1/m1_78_607#" "Tappered_Buffer_6/IN" 0.0590793
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_68#" -7.10543e-15
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/a_174_n776#" 0.0650758
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.00151947
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.15531
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_68#" 0.161981
cap "Tappered_Buffer_6/a_174_n776#" "Tappered_Buffer_6/IN" 3.18167
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n460_n628#" "7b_divider_magic_1/divide_by_2_1/m1_78_607#" 2.35457
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2092_68#" 2.67937
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 0.794545
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/VDD" 2.23517
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" -5.68434e-14
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 32.6136
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 0.419813
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 3.4113
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 178.307
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2092_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 2.61627
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 35.186
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/OUT" 22.8293
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 42.1342
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.0790278
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 129.351
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 0.460364
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VDD" "Tappered_Buffer_6/VDD" 0.0259595
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 40.2818
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_n9031_1076#" 1.96906
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.71663
cap "m1_n9031_1076#" "Tappered_Buffer_6/a_548_n1560#" 0.923503
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.200227
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/VDD" -2.27374e-13
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_3/a_272_n112#" 0.0378478
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/nmos_3p3_F2UGVV_0/a_52_n156#" 0.455087
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 56.4393
cap "Tappered_Buffer_6/a_2792_n1560#" "Tappered_Buffer_6/VDD" 18.4799
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_3/a_272_n112#" 0.203659
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/VDD" 139.787
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_3/a_272_n112#" 2.3213
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 0.209434
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VDD" 0.018874
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2192_n628#" "Tappered_Buffer_6/VDD" 9.36538
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.144987
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VDD" 0.818047
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/m1_25505_n1419#" 14.0243
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1988_n628#" 0.000376746
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 1.56831
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/a_n441_n9366#" 2.96121
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/a_174_387#" 0.445866
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_6/VDD" 20.1565
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/a_152_n280#" "Tappered_Buffer_6/VDD" 1.88884
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" 0.737061
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 22.7593
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.699514
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/nmos_3p3_F2UGVV_0/a_164_n112#" 0.600178
cap "Tappered_Buffer_6/a_4254_n29#" "Tappered_Buffer_6/VDD" 168.31
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/VDD" 3.50607
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.69452
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/pmos_3p3_VH67F7_0/a_380_n112#" "Tappered_Buffer_6/VDD" 0.162446
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" 0.109896
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_968_n280#" "Tappered_Buffer_6/VDD" 52.425
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 5.68982
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 0.263886
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "Tappered_Buffer_6/VDD" 0.580325
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/VDD" 68.4531
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/nmos_3p3_F2UGVV_0/a_164_n112#" "Tappered_Buffer_6/VDD" 0.647915
cap "Tappered_Buffer_6/a_2792_n1560#" "Tappered_Buffer_6/VDD" 9.65139
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VDD" 3.28461
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_68#" "Tappered_Buffer_6/VDD" 6.24581
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/VDD" 0.207826
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/a_n441_n9366#" 2.96121
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 44.3212
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 0.203659
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_764_n628#" "Tappered_Buffer_6/VDD" 0.0048977
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_560_n628#" "Tappered_Buffer_6/VDD" 3.03385
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.0885265
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.180764
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/VDD" 6.25984
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/a_n441_n9366#" 1.85277
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VDD" -3.41061e-13
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 39.2678
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/m1_25505_n1419#" 0.0353081
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/m1_78_607#" 0.0478162
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 0.0652547
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_174_n776#" 0.0159074
cap "7b_divider_magic_1/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" -2.22045e-16
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.185456
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.57527
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.692054
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2092_68#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.0423545
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.000757141
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 13.5532
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/IN" 4.86583
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/VDD" 13.6257
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_24#" 7.71973
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_68#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" 4.38405
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 0.460364
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_1/VDD" 1.53161
cap "Tappered_Buffer_6/VDD" "m1_n9031_1076#" 28.1354
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 40.2818
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_24#" "m1_n9031_1076#" 13.5924
cap "Tappered_Buffer_6/a_548_n1560#" "m1_n9031_1076#" 4.78002
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_68#" "m1_n9031_1076#" 4.38401
cap "Tappered_Buffer_6/a_4254_n29#" "7b_divider_magic_1/a_n441_n9366#" 4.38406
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/m1_25505_n1419#" 15.6733
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 34.1625
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/a_n441_n9366#" -1.42109e-14
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 47.9197
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/OUT" 0.106416
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 1.01051
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/a_n441_n9366#" 9.56004
cap "Tappered_Buffer_6/a_4254_n29#" "7b_divider_magic_1/m1_25505_n1419#" 0.247384
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 29.2598
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_968_n280#" 0.742153
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_548_n1560#" 14.7703
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/VDD" 8.93495
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/a_n441_n9366#" 1.42109e-14
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 42.1913
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/a_548_n1560#" 2.44479
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.119453
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_968_n280#" 6.57816
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/VDD" 1.77636e-15
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/m1_25505_n1419#" 0.671436
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 20.372
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/IN" 1.03165
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_548_n1560#" 4.39066
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/IN" 0.35042
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 27.2478
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/IN" 9.5871
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "VDD_TEST" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 0.0243109
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.000131078
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.0145785
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 0.00027775
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0375565
cap "7b_divider_magic_1/OR_magic_1/VOUT" "F_IN" 0.397926
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/a_n441_n9366#" "F_IN" 28.9258
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" "F_IN" 64.2535
cap "F_IN" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VDD" 11.6485
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 19.8012
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 43.961
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_1066_382#" 0.705662
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VSS" 6.60058
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 71.0145
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VDD" 45.938
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 0.787031
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 18.4014
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 31.9578
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" 7.46182
cap "7b_divider_magic_1/7b_counter_0/m1_23587_4860#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 7.67465
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.62931
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 31.4269
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 18.4788
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 68.0577
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0665542
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 26.0497
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 62.8259
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0343151
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 122.476
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 26.7973
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 231.25
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/m1_25505_n1419#" 102.039
cap "7b_divider_magic_1/OR_magic_1/VOUT" "7b_divider_magic_1/m3_29862_6993#" 1.7664
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/m3_29862_6993#" 7.94728
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/m3_29862_6993#" 20.717
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/m3_29862_6993#" 10.2007
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 19.1311
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/VDD" "7b_divider_magic_1/m3_29862_6993#" 121.166
cap "7b_divider_magic_1/OR_magic_1/A" "7b_divider_magic_1/m3_29862_6993#" 68.9081
cap "7b_divider_magic_1/OR_magic_1/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 14.9175
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/A" 50.9504
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.63437
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" 15.2844
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 19.6318
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.424914
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/VDD" 34.4583
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.154584
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/B" 232.85
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.297476
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" 3.07308
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.25103
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 15.4541
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/OR_magic_1/B" -2.36078
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VOUT" 14.5592
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/m1_29985_n364#" 19.0808
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/B" 122.522
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" 4.21855
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/m1_29985_n364#" -1.65964
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 43.0287
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "F_IN" "7b_divider_magic_1/a_n441_n9366#" 30.6589
cap "F_IN" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 60.0297
cap "F_IN" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VDD" 11.6793
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 76.1699
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_6/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 9.38281
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 2.81621
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 46.0869
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 6.33915
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 123.453
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 25.3397
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.983921
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/pmos_3p3_VRY6F7_0/a_56_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.585968
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/m1_23587_4860#" 6.18232
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_4/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 17.6045
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 29.5765
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 6.24773
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" 0.99355
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 19.3824
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 53.8396
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/a_390_n391#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -4.26741
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.132216
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0465754
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.0153099
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_4/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 85.9999
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.17727
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/a_1282_109#" -13.9648
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" -12.002
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 9.43037
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 0.549334
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/D" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0926872
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -24.2749
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" -13.2239
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/m1_n1140_984#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 81.8227
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" -38.0698
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.626332
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" -5.62908
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" 4.59559
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/OR_magic_1/B" -7.8246
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n164_n156#" 1.18112
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 58.9943
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 6.29498
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" 1.45975
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/SEL" 10.4853
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/m1_25505_n1419#" 275.176
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/OR_magic_1/VOUT" -1.29144
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" -9.9827
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/OR_magic_1/A" -11.2781
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.368512
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.185709
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.201227
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VOUT" -7.64484
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.113279
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 3.28347
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.270232
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_2/a_n164_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.29496
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/D2_4" 2.3212
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -2.14816
cap "7b_divider_magic_1/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.176226
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_5/pmos_3p3_VH67F7_0/a_380_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.0067148
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -19.8735
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" -10.9555
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.626332
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 294.346
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 51.6822
cap "7b_divider_magic_1/OR_magic_1/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 3.31448
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/w_641_42#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.09001
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/B" -35.286
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.498242
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/nmos_3p3_G2UGVV_0/a_n272_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.646411
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.12299
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 147.392
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 49.0059
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -2.38083
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/nmos_3p3_G2UGVV_0/a_n56_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.646411
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/m1_29985_n364#" -0.817217
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_5/pmos_3p3_VH67F7_0/a_380_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -0.0534498
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.420353
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -12.232
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/m1_25505_n1419#" -1.15664
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 144.205
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" -1.35394
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_5/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -8.14893
cap "7b_divider_magic_1/m1_29985_n364#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 5.41971
cap "7b_divider_magic_1/OR_magic_1/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" -6.35648
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.25518
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VDD" "D10" -3.46945e-18
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0311399
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.0499794
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.0184615
cap "7b_divider_magic_1/m3_29862_6993#" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.0973395
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_1/m3_29862_6993#" 0.379762
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.100135
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.373979
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.197339
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.447997
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" 0.519242
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.63486
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" "D10" 13.3584
cap "D10" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" -1.77636e-15
cap "D10" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" -7.10543e-15
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" -1.42109e-14
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "D10" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" 25.0736
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 1.42109e-14
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" 0.032849
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.022333
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 1.20746
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" 0.0215296
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VDD" "7b_divider_magic_1/m1_4966_11762#" 0.282339
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.0152085
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" 0.239746
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" 0.491312
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q7" 0.104423
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" 0.0442992
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.0264358
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 4.04726
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" 0.0675898
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.0459522
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" 0.4933
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m4_n7940_n28288#" "D9" 8.63671
cap "7b_divider_magic_1/a_n441_n9366#" "m4_n7940_n28288#" -2.34503
cap "D9" "7b_divider_magic_1/a_n441_n9366#" 64.2819
cap "D9" "7b_divider_magic_1/7b_counter_0/Q6" 7.93391
cap "D9" "m4_n7940_n28288#" 82.1133
cap "D9" "7b_divider_magic_1/7b_counter_0/Q7" 0.228347
cap "D9" "7b_divider_magic_1/7b_counter_0/Q2" 0.362476
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.95132
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/a_n441_n9366#" 2.46416
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.168163
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "D9" 1.68053
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "D9" 0.146998
cap "D9" "7b_divider_magic_1/7b_counter_0/Q6" 6.95882
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.150387
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -1.78479
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_2706_n3555#" 0.0209737
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "D9" 0.0215559
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/Q6" 2.84217e-14
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_1/m1_2706_n3555#" 0.270954
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q2" -0.182613
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" -1.31642
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 2.9867
cap "7b_divider_magic_1/7b_counter_0/Q2" "D9" 1.77636e-15
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.446611
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/m1_2706_n3555#" 0.106238
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q7" -0.220835
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q6" -0.217214
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -1.49527
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" -0.0544149
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.403759
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" -0.342674
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.353518
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.151412
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" 0.0479408
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 5.48376
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" -0.16829
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.723953
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/VSS" -0.202733
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.0308017
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.00924861
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/m1_4966_11762#" 8.63671
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" -0.119363
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/m1_2706_n3555#" 0.107917
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -0.218774
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.540894
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -0.127347
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" -0.0175374
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/m1_2706_n3555#" 107.414
cap "7b_divider_magic_1/m1_4966_11762#" "D9" 17.6345
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_4966_11762#" -0.0965965
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/a_606_384#" "7b_divider_magic_1/m1_2706_n3555#" 0.691124
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" -4.8031
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/m1_2706_n3555#" -0.208294
cap "D9" "7b_divider_magic_1/7b_counter_0/Q2" 0.257549
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" -0.0892336
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.102402
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_2706_n3555#" -0.785429
cap "7b_divider_magic_1/7b_counter_0/Q6" "D9" 3.76731
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/m1_2706_n3555#" -0.910062
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.0526726
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_1/m1_2706_n3555#" -0.877631
cap "D9" "7b_divider_magic_1/m1_2706_n3555#" -23.7166
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "D9" 1.24714
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" -0.103693
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" -0.0245816
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_2706_n3555#" -0.308124
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/a_n441_n9366#" 59.7782
cap "7b_divider_magic_1/7b_counter_0/Q7" "D9" 0.162247
cap "D9" "7b_divider_magic_1/a_n441_n9366#" 17.5461
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q7" 13.3902
cap "D9" "7b_divider_magic_1/7b_counter_0/Q6" 3.3755
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 39.3061
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 2.73153
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/m1_2706_n3555#" 1.02252
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" 12.0548
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/m1_2706_n3555#" 0.815019
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" "7b_divider_magic_1/m1_2706_n3555#" 0.294337
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/m1_2706_n3555#" 0.0251056
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q2" 2.31378
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/m1_2706_n3555#" 0.667726
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/m1_2706_n3555#" 0.578964
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" -0.828918
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/m1_2706_n3555#" 6.49859
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q6" 14.8101
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "D9" -1.38778e-17
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/m1_2706_n3555#" 0.922458
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "D9" 7.10543e-15
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.276557
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 2.87608
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 18.1036
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.415302
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 2.58464
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.857849
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.11492
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.819629
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 24.2387
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.020866
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.573997
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" 0.0114295
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/AND2_magic_0/VSS" 0.528173
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" 1.55179
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 14.0833
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 0.060664
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/w_n2456_n8317#" 0.0291368
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/D" 0.134644
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VDD" "7b_divider_magic_1/m1_2706_n3555#" 0.00168174
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VDD" "D9" 4.33681e-19
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/m1_2706_n3555#" 0.0068334
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/D2_1" 0.080542
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/D2_1" 0.669707
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/D2_1" 0.0160355
cap "7b_divider_magic_1/D2_1" "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" 0.0896422
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_2706_n3555#" 33.4204
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VDD" 16.5159
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q6" 3.78821
cap "D8" "7b_divider_magic_1/a_n441_n9366#" 0.558362
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.69317
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 3.47983
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q7" 2.38728
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q2" 3.52158
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/a_n441_n9366#" 3.98461
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 32.4736
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_9843_3250#" -0.0513919
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/Q7" -0.0617984
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.00983311
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/Q2" -0.0624044
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" -0.036974
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.35482
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" -8.88178e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_3250#" 0.710391
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/Q6" -0.0607853
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0221079
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" -0.331972
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VDD" "7b_divider_magic_1/m1_9843_3250#" -0.52074
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" -0.0326343
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VDD" -0.0959276
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.342455
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0909386
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 1.46045
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/m1_4966_11762#" "D8" 13.6715
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_4966_11762#" -0.062703
cap "D8" "7b_divider_magic_1/7b_counter_0/Q2" 0.330355
cap "7b_divider_magic_1/m1_4966_11762#" "D8" 277.606
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.391327
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.34885
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/a_n441_n9366#" 0.144593
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q6" 0.191414
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" -0.0673096
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "D8" 0.00251315
cap "D8" "7b_divider_magic_1/m1_2706_n3555#" 34.4303
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q7" 0.120626
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.0664712
cap "7b_divider_magic_1/a_n441_n9366#" "D8" 4.41872
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "D8" 0.802612
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/m1_2706_n3555#" -4.26342
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q2" 0.177941
cap "D8" "7b_divider_magic_1/7b_counter_0/Q6" 0.252474
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" -1.9741
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.201338
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_1/m1_4966_11762#" -0.0356977
cap "7b_divider_magic_1/7b_counter_0/Q7" "D8" 0.191584
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" -0.0774813
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.490403
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_2706_n3555#" 1.30106
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_9843_3250#" -0.37879
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n164_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.744202
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.16941
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" -1.30728
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/m1_9843_3250#" -0.188251
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 9.30679
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 3.54702
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 18.6166
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 1.67233
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 11.684
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_9843_3250#" -0.37258
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 17.4729
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 2.47285
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.240327
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 1.82218
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_1/m1_9843_3250#" -0.45016
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_9843_3250#" -0.155031
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.121813
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/OR_magic_0/VSS" 4.46416
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.102206
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/pmos_3p3_VZX6F7_2/a_n164_n156#" 0.707149
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" -0.0748216
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_3250#" 13.2885
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 3.58776
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/G-CLK" 2.1901
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0243391
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" 0.00248269
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 4.54742
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" -1.04435
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/OR_magic_0/VSS" -0.358047
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0229932
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n164_n156#" 0.0936657
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 7.12256
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 20.9325
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" -0.177178
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/OR_magic_0/VSS" 0.359554
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_0/OR_magic_0/VSS" -0.0957449
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/w_n2456_n8317#" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.105598
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_n292#" -0.0220804
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 2.1901
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0315231
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" -0.0371572
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.372691
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0819217
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.7118
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n164_n156#" "7b_divider_magic_1/Q2" 0.00207205
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/VDD" -0.00491526
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_1/Q7" -0.0172756
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/Q7" 0.00277226
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 0.0176392
cap "7b_divider_magic_1/Q6" "7b_divider_magic_1/Q7" 0.0125654
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_1/Q7" 0.00277226
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" -0.0130862
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/VDD" "7b_divider_magic_1/Q6" -0.0159828
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/VDD" "7b_divider_magic_1/Q7" 0.0460821
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/QB" "7b_divider_magic_1/Q7" 0.00199207
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/Q2" 1.81729
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/Q" 0.0116365
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" -0.808208
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 1.07777
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" -0.723065
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" 2.77051
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" -0.528375
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/Q2" 1.81877
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0146989
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" 0.0431431
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/Q7" 5.68434e-14
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/Q2" 0.000576242
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_6/w_n230_n242#" -0.000749824
cap "7b_divider_magic_1/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VDD" -0.0278288
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/Q6" 0.117103
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" 0.0456992
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/Q" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" -0.0198493
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 0.109335
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" 0.0204287
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/Q" 0.0116365
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/m1_4966_11762#" 5.55112e-17
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "7b_divider_magic_1/m1_4966_11762#" 19.8688
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "7b_divider_magic_1/m1_4966_11762#" 19.1571
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VDD" "7b_divider_magic_1/a_n441_n9366#" 4.39976
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/a_n441_n9366#" 9.80353
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/a_n441_n9366#" 0.350746
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_160_24#" 0.977118
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_n160_68#" "7b_divider_magic_1/a_n441_n9366#" 0.0279118
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/a_n441_n9366#" 1.1058
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/a_n441_n9366#" 1.72715
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 2.76665
cap "7b_divider_magic_1/7b_counter_0/m1_917_4146#" "7b_divider_magic_1/a_n441_n9366#" 1.06918
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_518_n423#" -7.10543e-15
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_1/a_52_n156#" 0.322301
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" -2.22045e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_1/a_n441_n9366#" 7.10543e-15
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" -4.44089e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_1/a_n441_n9366#" 7.10543e-15
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.207279
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 8.52651e-14
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VDD" 1.13687e-13
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_917_4146#" -1.06581e-14
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_160_24#" "7b_divider_magic_1/a_n441_n9366#" 0.180415
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/a_n441_n9366#" 0.681021
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VDD" "7b_divider_magic_1/a_n441_n9366#" 2.4622
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/a_n441_n9366#" 3.1966
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_160_24#" "7b_divider_magic_1/a_n441_n9366#" 0.488559
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/a_n441_n9366#" 10.9739
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_n160_68#" "7b_divider_magic_1/a_n441_n9366#" 0.108546
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/pmos_3p3_VRCSD7_0/a_160_24#" 0.0902075
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -1.77636e-14
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_518_n423#" 2.66454e-15
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_2706_n3555#" 2.84217e-14
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.7118
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 54.8392
cap "m5_85331_n528#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.7118
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 54.8392
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "m5_85331_n528#" 53.3524
merge "7b_divider_magic_1/Q5" "Q25" -246.377 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28435 -1144 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q3" "Q03" -354.554 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36156 -1664 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/Q4" "Q14" -635.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -73944 -2948 0 0 0 0 0 0 0 0
merge "cap_240p_0/M" "7b_divider_magic_1/m2_1295_2802#" -78782.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5724947 -54128 -3649974 -30174 -4845987 -58777 -14013255 -66583 -23639322 -179409
merge "7b_divider_magic_1/m2_1295_2802#" "7b_divider_magic_1/D2_7"
merge "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "m3_n2499_60442#"
merge "m3_n2499_60442#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/m1_9843_3250#"
merge "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VSS"
merge "7b_divider_magic_1/7b_counter_0/buffer_magic_2/VSS" "m3_n2135_50814#"
merge "m3_n2135_50814#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/VSS"
merge "Tappered_Buffer_6/VSS" "7b_divider_magic_1/a_n441_n9366#"
merge "7b_divider_magic_1/a_n441_n9366#" "m1_n1788_23765#"
merge "m1_n1788_23765#" "cap_240p_0/VSUBS"
merge "cap_240p_0/VSUBS" "PFD_T2_0/Buffer_V_2_1/VSS"
merge "PFD_T2_0/Buffer_V_2_1/VSS" "A_MUX_1/Tr_Gate_1/VSS"
merge "A_MUX_1/Tr_Gate_1/VSS" "INV_2_1/VSS"
merge "INV_2_1/VSS" "m1_3968_14651#"
merge "m1_3968_14651#" "A_MUX_3/INV_2_0/VSS"
merge "A_MUX_3/INV_2_0/VSS" "PFD_T2_0/Buffer_V_2_0/VSS"
merge "PFD_T2_0/Buffer_V_2_0/VSS" "A_MUX_1/VSS"
merge "A_MUX_1/VSS" "m1_21819_10334#"
merge "m1_21819_10334#" "A_MUX_6/VSS"
merge "A_MUX_6/VSS" "CP_1_0/VSS"
merge "CP_1_0/VSS" "A_MUX_3/VSS"
merge "A_MUX_3/VSS" "Current_Mirror_Top_0/VSS"
merge "Current_Mirror_Top_0/VSS" "m1_18271_9770#"
merge "m1_18271_9770#" "A_MUX_4/INV_2_0/VSS"
merge "A_MUX_4/INV_2_0/VSS" "m1_28228_8584#"
merge "m1_28228_8584#" "A_MUX_4/Tr_Gate_1/VSS"
merge "A_MUX_4/Tr_Gate_1/VSS" "A_MUX_2/Tr_Gate_1/VSS"
merge "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/VSS"
merge "PFD_T2_0/VSS" "A_MUX_2/IN2"
merge "A_MUX_2/IN2" "INV_2_0/VSS"
merge "INV_2_0/VSS" "m1_18490_7270#"
merge "m1_18490_7270#" "Tappered_Buffer_7/VSS"
merge "Tappered_Buffer_7/VSS" "m1_10977_7360#"
merge "m1_10977_7360#" "RES_74k_0/VSUBS"
merge "RES_74k_0/VSUBS" "A_MUX_4/VSS"
merge "A_MUX_4/VSS" "m1_22178_8009#"
merge "m1_22178_8009#" "A_MUX_2/VSS"
merge "A_MUX_2/VSS" "Tappered_Buffer_2/VSS"
merge "Tappered_Buffer_2/VSS" "Tappered_Buffer_1/VSS"
merge "Tappered_Buffer_1/VSS" "m1_56294_5050#"
merge "m1_56294_5050#" "A_MUX_0/VSS"
merge "A_MUX_0/VSS" "A_MUX_0/Tr_Gate_0/VSS"
merge "A_MUX_0/Tr_Gate_0/VSS" "VCO_DFF_C_0/VSS"
merge "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "m1_40396_4708#"
merge "m1_40396_4708#" "VCO_DFF_C_0/VCO_C_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/VSS" "m1_33953_8519#"
merge "m1_33953_8519#" "m1_27871_5059#"
merge "m1_27871_5059#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "VCO_DFF_C_0/DFF_3_mag_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/VSS" "Tappered_Buffer_8/VSS"
merge "Tappered_Buffer_8/VSS" "Tappered_Buffer_0/VSS"
merge "Tappered_Buffer_0/VSS" "Tappered_Buffer_3/VSS"
merge "Tappered_Buffer_3/VSS" "cap_11p_0/M"
merge "cap_11p_0/M" "m1_89820_n564#"
merge "m1_89820_n564#" "m5_85331_n528#"
merge "m5_85331_n528#" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#"
merge "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_4/VSS" "VSS"
merge "VSS" "cap_11p_0/VSUBS"
merge "cap_11p_0/VSUBS" "VCO_DFF_C_0/VSUBS"
merge "VCO_DFF_C_0/VSUBS" "A_MUX_5/VSS"
merge "A_MUX_5/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/D2_7"
merge "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m2_1295_2802#"
merge "7b_divider_magic_0/m2_1295_2802#" "m3_57040_n5286#"
merge "m3_57040_n5286#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "m1_n9031_1076#"
merge "m1_n9031_1076#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "Tappered_Buffer_5/VSS"
merge "Tappered_Buffer_5/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/m1_9843_3250#"
merge "7b_divider_magic_0/m1_9843_3250#" "m3_67579_n5310#"
merge "m3_67579_n5310#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_0/AND2_magic_1/VSS" "m1_18482_n5517#"
merge "m1_18482_n5517#" "m1_46331_n7299#"
merge "m1_46331_n7299#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/VSS" "7b_divider_magic_0/a_n441_n9366#"
merge "7b_divider_magic_0/a_n441_n9366#" "m4_39504_n25347#"
merge "m4_39504_n25347#" "7b_divider_magic_2/a_n441_n9366#"
merge "7b_divider_magic_2/a_n441_n9366#" "VSUBS"
merge "7b_divider_magic_1/m1_4966_11762#" "A_MUX_1/INV_2_0/VDD" -25531.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5778232 -53897 -609692 -8865 -1290119 -10671 -2002714 -6284 0 0
merge "A_MUX_1/INV_2_0/VDD" "A_MUX_0/Tr_Gate_1/VDD"
merge "A_MUX_0/Tr_Gate_1/VDD" "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#"
merge "RES_74k_0/ppolyf_u_DTYK2C_0/w_n2726_n3062#" "A_MUX_0/VDD"
merge "A_MUX_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/m1_4966_11762#"
merge "7b_divider_magic_0/m1_4966_11762#" "m1_43759_5971#"
merge "m1_43759_5971#" "7b_divider_magic_2/m1_4966_11762#"
merge "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#"
merge "m4_n7940_n28288#" "RES_74k_0/VDD"
merge "RES_74k_0/VDD" "A_MUX_3/INV_2_0/VDD"
merge "A_MUX_3/INV_2_0/VDD" "PFD_T2_0/Buffer_V_2_1/VDD"
merge "PFD_T2_0/Buffer_V_2_1/VDD" "CP_1_0/VDD"
merge "CP_1_0/VDD" "A_MUX_4/INV_2_0/VDD"
merge "A_MUX_4/INV_2_0/VDD" "A_MUX_6/VDD"
merge "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/VDD"
merge "A_MUX_6/Tr_Gate_0/VDD" "VDD"
merge "VDD" "A_MUX_1/VDD"
merge "A_MUX_1/VDD" "A_MUX_3/VDD"
merge "A_MUX_3/VDD" "A_MUX_2/VDD"
merge "A_MUX_2/VDD" "PFD_T2_0/Buffer_V_2_0/VDD"
merge "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/VDD"
merge "PFD_T2_0/VDD" "A_MUX_4/VDD"
merge "A_MUX_4/VDD" "VCO_DFF_C_0/VCO_C_0/VCTRL2"
merge "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL2"
merge "VCO_DFF_C_0/VCTRL2" "m1_32225_5373#"
merge "m1_32225_5373#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "A_MUX_5/VDD"
merge "A_MUX_5/VDD" "A_MUX_5/Tr_Gate_0/VDD"
merge "A_MUX_5/Tr_Gate_0/VDD" "m1_18080_n1660#"
merge "7b_divider_magic_1/m2_25807_2929#" "D10" -1027.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -195114 -2586 -96250 -1250 -96250 -1250 0 0 0 0
merge "7b_divider_magic_2/Q1" "Q01" -187.368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29700 -840 0 0 0 0 0 0 0 0
merge "A_MUX_0/OUT" "VCO_DFF_C_0/VCTRL" -6276.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -431796 -4846 -378008 -3956 -1834430 -17810 0 0 0 0
merge "VCO_DFF_C_0/VCTRL" "VCTRL_OBV"
merge "7b_divider_magic_0/m1_2706_n3555#" "D12" -3094.88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130443 -1844 -96748 -1258 -4365214 -42291 0 0 0 0
merge "7b_divider_magic_2/m2_18585_5865#" "D2" -2381.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -133720 -2440 -72150 -1130 -4004491 -34327 0 0 0 0
merge "Tappered_Buffer_6/OUT" "PRE_SCALAR" -1062.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -147741 -1908 -208503 -2207 0 0 0 0 0 0
merge "7b_divider_magic_1/Q6" "Q26" -249.125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25728 -1168 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q4" "7b_divider_magic_2/7b_counter_0/MDFF_7/Q" -345.673 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39104 -1608 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_7/Q" "Q04"
merge "7b_divider_magic_0/Q5" "7b_divider_magic_0/7b_counter_0/Q5" -465.145 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54708 -2156 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/Q5" "Q15"
merge "7b_divider_magic_2/LD" "7b_divider_magic_2/7b_counter_0/MDFF_3/LD" -299.787 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30832 -1406 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/LD" "LD0"
merge "cap_11p_0/P" "A_MUX_6/IN1" -10143.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2845558 -11081 -3532236 -22576 0 0 0 0 0 0
merge "A_MUX_6/IN1" "RES_74k_0/P"
merge "RES_74k_0/P" "m1_47690_7940#"
merge "7b_divider_magic_2/Q2" "Q02" -175.881 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17249 -828 0 0 0 0 0 0 0 0
merge "Current_Mirror_Top_0/G_sink_up" "G_sink_up" -94.0656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10105 -506 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_6/VDD" "INV_2_1/VDD" -42658.4 -2136 -878 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1552258 -28981 -1114242 -6627 -34979227 -131129 0 0 0 0
merge "INV_2_1/VDD" "Current_Mirror_Top_0/VDD"
merge "Current_Mirror_Top_0/VDD" "Tappered_Buffer_7/VDD"
merge "Tappered_Buffer_7/VDD" "INV_2_0/VDD"
merge "INV_2_0/VDD" "m1_9781_11564#"
merge "m1_9781_11564#" "w_8561_11488#"
merge "w_8561_11488#" "m1_2167_13969#"
merge "m1_2167_13969#" "Tappered_Buffer_2/VDD"
merge "Tappered_Buffer_2/VDD" "Tappered_Buffer_1/VDD"
merge "Tappered_Buffer_1/VDD" "Tappered_Buffer_8/VDD"
merge "Tappered_Buffer_8/VDD" "Tappered_Buffer_3/VDD"
merge "Tappered_Buffer_3/VDD" "Tappered_Buffer_0/VDD"
merge "Tappered_Buffer_0/VDD" "Tappered_Buffer_5/VDD"
merge "Tappered_Buffer_5/VDD" "VDD_TEST"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_2/m1_2706_n3555#" -3573.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -236840 -2920 -102860 -1296 -2698095 -38194 0 0 0 0
merge "7b_divider_magic_2/m1_2706_n3555#" "D0"
merge "A_MUX_2/IN1" "7b_divider_magic_2/OUT1" -20968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -67137 -2084 -20413422 -84106 0 0 0 0 0 0
merge "7b_divider_magic_2/OUT1" "OUT01"
merge "OUT01" "Tappered_Buffer_5/IN"
merge "Tappered_Buffer_5/IN" "m1_48405_n9663#"
merge "7b_divider_magic_0/m1_9843_8476#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" -11014.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126303 -1657 -96748 -1258 -10035960 -69698 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" "D13"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/inverter_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" -374.36 -37780 -1322 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27756 -1244 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "m1_37498_n8979#"
merge "m1_37498_n8979#" "w_37498_n8979#"
merge "w_37498_n8979#" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VDD"
merge "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VDD" "m1_34288_n8979#"
merge "m1_34288_n8979#" "w_34288_n8979#"
merge "A_MUX_0/SEL" "m1_95781_18126#" -24280.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -101829 -1762 -13331115 -126288 0 0 0 0 0 0
merge "m1_95781_18126#" "S4"
merge "A_MUX_1/Tr_Gate_0/CLK" "A_MUX_1/SEL" -4108.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2168381 -10902 -98817 -2472 0 0 0 0 0 0
merge "A_MUX_1/SEL" "S1"
merge "Current_Mirror_Top_0/ITAIL_SINK" "CP_1_0/ITAIL" -3762.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700442 -8184 -2214879 -16310 0 0 0 0 0 0
merge "CP_1_0/ITAIL" "ITAIL_SINK"
merge "ITAIL_SINK" "m1_33768_11014#"
merge "m1_33768_11014#" "m1_33300_11005#"
merge "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VOUT" -115.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10443 -546 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VOUT" "Q27"
merge "7b_divider_magic_0/Q6" "Q16" -417.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44544 -1952 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q5" "Q05" -211.609 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24035 -984 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/P2" "P02" -131.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12236 -624 0 0 0 0 0 0 0 0
merge "CP_1_0/UP" "INV_2_0/IN" -8488.01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -604539 -7890 -3592307 -35157 0 0 0 0 0 0
merge "INV_2_0/IN" "A_MUX_4/OUT"
merge "A_MUX_4/OUT" "DN"
merge "Tappered_Buffer_1/OUT" "OUTB" -9422.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6674 -330 -4775472 -77335 0 0 0 0 0 0
merge "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/SEL" -14308.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6590734 -26865 -4543271 -29553 0 0 0 0 0 0
merge "A_MUX_6/SEL" "S5"
merge "7b_divider_magic_2/Q7" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VOUT" -161.949 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15456 -764 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VOUT" "Q07"
merge "7b_divider_magic_0/m2_18585_5865#" "D14" -4341.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -131363 -1860 -96748 -1258 -7337127 -49568 0 0 0 0
merge "Tappered_Buffer_2/OUT" "A_MUX_5/IN1" -71478.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35081289 -189453 -361800 -2420 -3818868 -54632 0 0 0 0
merge "A_MUX_5/IN1" "7b_divider_magic_0/m3_29862_6993#"
merge "7b_divider_magic_0/m3_29862_6993#" "m1_20039_n3680#"
merge "m1_20039_n3680#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK"
merge "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/CLK"
merge "7b_divider_magic_0/CLK" "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/G-CLK"
merge "7b_divider_magic_0/7b_counter_0/G-CLK" "m3_78405_n14665#"
merge "m3_78405_n14665#" "m1_77165_n14593#"
merge "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/FIN" -901.225 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17165 -676 -20103 -632 0 0 0 0 0 0
merge "PFD_T2_0/FIN" "A_MUX_1/OUT"
merge "A_MUX_1/OUT" "m1_22449_10942#"
merge "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/IN" -12763.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -242053 -3464 -695195 -9850 -9194808 -76075 0 0 0 0
merge "A_MUX_4/Tr_Gate_0/IN" "DN_INPUT"
merge "DN_INPUT" "m1_30473_8717#"
merge "7b_divider_magic_0/Q7" "Q17" -284.907 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27509 -1318 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q6" "Q06" -207.037 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21024 -972 0 0 0 0 0 0 0 0
merge "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/CLK" -8580.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2404286 -26116 -1165599 -16176 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_0/CLK" "S2"
merge "INV_2_1/IN" "A_MUX_3/Tr_Gate_0/OUT" -2778.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51462 -1674 -1187777 -11185 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/down"
merge "CP_1_0/down" "A_MUX_3/OUT"
merge "A_MUX_3/OUT" "UP"
merge "7b_divider_magic_2/m1_9843_3250#" "D5" -2198.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -221000 -2728 -102860 -1296 -3429394 -27994 0 0 0 0
merge "Current_Mirror_Top_0/G_sink_dn" "G_sink_dn" -207.186 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22999 -932 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/m2_25807_2929#" "D15" -4671.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126993 -1784 -96748 -1258 -4695355 -34572 0 0 0 0
merge "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" -488.434 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51512 -2286 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" "LD1"
merge "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/CLK" -1760.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -553476 -7448 0 0 0 0 0 0
merge "A_MUX_4/Tr_Gate_0/CLK" "S3"
merge "A_MUX_0/IN2" "m1_95893_16489#" -15027.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9222 -386 -13870721 -87716 0 0 0 0 0 0
merge "m1_95893_16489#" "VCTRL_IN"
merge "Current_Mirror_Top_0/SD2_1" "SD2_1" -162.103 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22568 -918 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" -174.166 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17061 -820 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" "LD2"
merge "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_0/a_152_n50#" "m1_23689_10953#" -74.9158 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6488 -324 0 0 0 0 0 0 0 0
merge "Current_Mirror_Top_0/ITAIL_SRC" "CP_1_0/ITAIL1" -3205.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -333888 -5134 -1800492 -18174 0 0 0 0 0 0
merge "CP_1_0/ITAIL1" "CP_1_0/nmos_3p3_GYTGVN_0/a_n260_n36#"
merge "CP_1_0/nmos_3p3_GYTGVN_0/a_n260_n36#" "ITAIL_SRC"
merge "ITAIL_SRC" "m1_33754_9608#"
merge "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "m1_7285_41464#" -23694.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51051 -2104 -9250561 -44594 -17468762 -81422 0 0 0 0
merge "m1_7285_41464#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK"
merge "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/G-CLK"
merge "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/m3_29862_6993#"
merge "7b_divider_magic_1/m3_29862_6993#" "A_MUX_1/IN2"
merge "A_MUX_1/IN2" "A_MUX_5/IN2"
merge "A_MUX_5/IN2" "F_IN"
merge "Current_Mirror_Top_0/G1_1" "G1_1" -103.898 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13216 -584 0 0 0 0 0 0
merge "A_MUX_6/OUT" "CP_1_0/VCTRL" -4288.38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2167391 -19155 0 0 0 0 0 0
merge "CP_1_0/VCTRL" "A_MUX_0/IN1"
merge "A_MUX_0/IN1" "m2_34756_9620#"
merge "A_MUX_6/IN2" "LF_OFFCHIP" -12122.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6927875 -35053 -1180205 -13022 0 0 0 0 0 0
merge "A_MUX_5/OUT" "A_MUX_5/Tr_Gate_1/OUT" -10967.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79050 -3202 -18553 -564 -9017889 -71283 0 0 0 0
merge "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/Tr_Gate_0/OUT"
merge "A_MUX_5/Tr_Gate_0/OUT" "7b_divider_magic_2/m3_29862_6993#"
merge "7b_divider_magic_2/m3_29862_6993#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/CLK"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/CLK" "m2_18271_n1063#"
merge "m2_18271_n1063#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/CLK"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/CLK" "7b_divider_magic_2/CLK"
merge "7b_divider_magic_2/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK"
merge "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "m3_34855_n14685#"
merge "m3_34855_n14685#" "7b_divider_magic_2/7b_counter_0/G-CLK"
merge "7b_divider_magic_2/7b_counter_0/G-CLK" "m1_25725_n14613#"
merge "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_1/IN" -864.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1961 -180 -174568 -4034 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_1/IN" "PFD_T2_0/UP"
merge "PFD_T2_0/UP" "m2_26304_11491#"
merge "m2_26304_11491#" "UP1"
merge "cap_240p_0/P" "RES_74k_0/M" -3174.65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10354 -482 -1432469 -14585 0 0 0 0 0 0
merge "RES_74k_0/M" "m1_41677_12061#"
merge "A_MUX_4/IN1" "PFD_T2_0/DOWN" -858.361 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3526 -250 -157868 -3660 0 0 0 0 0 0
merge "PFD_T2_0/DOWN" "DN1"
merge "DN1" "A_MUX_4/Tr_Gate_1/IN"
merge "A_MUX_4/Tr_Gate_1/IN" "m2_26250_8881#"
merge "Tappered_Buffer_6/IN" "7b_divider_magic_1/OUT1" -14554.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2986720 -18378 -2507825 -12998 -12396546 -49800 0 0 0 0
merge "7b_divider_magic_1/OUT1" "OUT21"
merge "OUT21" "A_MUX_1/IN1"
merge "A_MUX_1/IN1" "m1_20370_13811#"
merge "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/SEL" -551.922 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80294 -2088 0 0 0 0 0 0
merge "A_MUX_2/SEL" "S6"
merge "Current_Mirror_Top_0/G1_2" "G1_2" -77.0445 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9856 -464 0 0 0 0 0 0
merge "Current_Mirror_Top_0/SD0_1" "SD01" -126.972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17136 -724 0 0 0 0 0 0
merge "7b_divider_magic_2/D2_7" "D6" -1602.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224795 -2774 -102860 -1296 -950403 -9023 0 0 0 0
merge "A_MUX_5/Tr_Gate_0/CLK" "A_MUX_5/INV_2_0/IN" -2218.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -154051 -2016 -1115100 -9693 0 0 0 0 0 0
merge "A_MUX_5/INV_2_0/IN" "A_MUX_5/SEL"
merge "A_MUX_5/SEL" "S7"
merge "Current_Mirror_Top_0/SD1_1" "SD0_1" -209.476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31136 -1224 0 0 0 0 0 0
merge "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" -412.442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23341 -614 -23806 -630 0 0 0 0 0 0
merge "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n562_n50#" "PFD_T2_0/PFD_2_0/a_1398_n81#"
merge "PFD_T2_0/PFD_2_0/a_1398_n81#" "m2_23388_11515#"
merge "m2_23388_11515#" "m1_23396_11515#"
merge "Tappered_Buffer_0/IN" "VCO_DFF_C_0/OUT" -986.809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -109524 -3788 0 0 0 0 0 0 0 0
merge "VCO_DFF_C_0/OUT" "m1_47943_864#"
merge "7b_divider_magic_2/m1_9843_8476#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" -2691.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -217205 -2682 -102860 -1296 -2341565 -26026 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" "D1"
merge "Tappered_Buffer_3/IN" "7b_divider_magic_0/OUT1" -4912.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1078284 -8110 -2031670 -11352 0 0 0 0 0 0
merge "7b_divider_magic_0/OUT1" "m1_95089_2270#"
merge "m1_95089_2270#" "OUT11"
merge "Tappered_Buffer_5/OUT" "DIV_OUT" -297.389 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7597 -356 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/m2_18585_5865#" "D9" -1173.38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224270 -2980 -96250 -1250 -415085 -5519 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/DATA" "7b_divider_magic_1/D2_1" -1514.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -152955 -8702 0 0 0 0
merge "7b_divider_magic_1/D2_1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/m1_2706_n3555#"
merge "7b_divider_magic_1/m1_2706_n3555#" "D7"
merge "7b_divider_magic_0/Q2" "7b_divider_magic_0/7b_counter_0/Q2" -321.225 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -33182 -1506 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/Q2" "Q12"
merge "Tappered_Buffer_8/OUT" "DN_OUT" -312.746 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -49344 -1316 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/IN" "Tappered_Buffer_1/IN" -4686.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1136906 -15760 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_1/IN" "VCO_DFF_C_0/OUTB"
merge "VCO_DFF_C_0/OUTB" "m1_48076_2220#"
merge "7b_divider_magic_0/Q1" "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/A" -417.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -74700 -1840 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/A" "Q11"
merge "7b_divider_magic_1/7b_counter_0/MDFF_7/Q" "7b_divider_magic_1/Q4" -224.167 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24492 -1046 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q4" "Q24"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_8476#" -2366.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -211542 -2808 -96250 -1250 -704997 -9676 0 0 0 0
merge "7b_divider_magic_1/m1_9843_8476#" "D8"
merge "7b_divider_magic_2/7b_counter_0/buffer_magic_2/VDD" "m1_35448_n7135#" -131.889 -12717 -476 0 0 -12560 -474 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12560 -474 0 0 0 0 0 0 0 0
merge "m1_35448_n7135#" "w_35448_n7135#"
merge "7b_divider_magic_0/Q3" "Q13" -320.313 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32476 -1504 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/p2_gen_magic_0/DFF_magic_0/inverter_magic_2/VOUT" "7b_divider_magic_0/P2" -298.913 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30176 -1404 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/P2" "P12"
merge "7b_divider_magic_2/7b_counter_0/MDFF_4/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_4/VDD" -86.7019 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9625 -404 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_4/VDD" "m1_19853_n16443#"
merge "Current_Mirror_Top_0/ITAIL" "m1_n9592_9519#" -556.021 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -644 -198 -14819 -552 0 0 0 0 0 0
merge "m1_n9592_9519#" "ITAIL"
merge "PFD_T2_0/FDIV" "A_MUX_2/OUT" -1554.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51326 -1564 0 0 0 0 0 0 0 0
merge "A_MUX_2/OUT" "m1_19888_9897#"
merge "Current_Mirror_Top_0/G_source_up" "G_source_up" -119.764 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6120 -314 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_7/OUT" "UP_OUT" -2313.07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -74249 -1115 -1484627 -13161 0 0 0 0 0 0
merge "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/IN" -29600.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19423262 -79312 -867339 -11517 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_0/IN" "UP_INPUT"
merge "7b_divider_magic_2/m2_25807_2929#" "D3" -6113.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -207158 -1563 -111740 -974 -9316580 -55867 0 0 0 0
merge "Current_Mirror_Top_0/A1" "A0" -147.144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20691 -840 0 0 0 0 0 0
merge "Tappered_Buffer_3/m1_248_n2671#" "OUT1" -318.912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34868 -942 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_0/VDD" "m1_9089_48634#" -88.0541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9856 -410 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/m2_1295_2802#" "D4" -1133.61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -242120 -2984 -102860 -1296 -266444 -2782 0 0 0 0
merge "Current_Mirror_Top_0/A2" "A3" -114.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10904 -492 0 0 0 0 0 0
merge "Current_Mirror_Top_0/G2_1" "G2_1" -319.991 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -55180 -1418 0 0 0 0 0 0 0 0
merge "INV_2_1/OUT" "Tappered_Buffer_7/IN" -388.336 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11290 -894 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_7/IN" "m1_11236_9772#"
merge "7b_divider_magic_1/Q1" "Q21" -116.031 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15750 -530 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q2" "Q22" -264.666 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28660 -1224 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q3" "Q23" -276.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27784 -1300 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_0/OUT" "OUT" -13539.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8662 -386 -10554886 -73462 0 0 0 0 0 0
merge "INV_2_0/OUT" "Tappered_Buffer_8/IN" -446.865 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15724 -890 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_8/IN" "m1_12397_5185#"
merge "Current_Mirror_Top_0/G_source_dn" "G_source_dn" -69.2455 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6059 -312 0 0 0 0 0 0 0 0
