
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009753    0.026456    0.119167    0.205325 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026462    0.000401    0.205726 v fanout58/A (sg13g2_buf_8)
     4    0.031643    0.018390    0.054044    0.259770 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.018481    0.001460    0.261230 v _210_/B (sg13g2_xnor2_1)
     1    0.005875    0.032467    0.044335    0.305565 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.032468    0.000237    0.305802 v _211_/B (sg13g2_xnor2_1)
     1    0.002701    0.021646    0.038270    0.344072 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021646    0.000100    0.344172 v _299_/D (sg13g2_dfrbpq_1)
                                              0.344172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236157   clock uncertainty
                                  0.000000    0.236157   clock reconvergence pessimism
                                 -0.023161    0.212996   library hold time
                                              0.212996   data required time
---------------------------------------------------------------------------------------------
                                              0.212996   data required time
                                             -0.344172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.131176   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032152    0.000478    0.210795 v fanout53/A (sg13g2_buf_8)
     8    0.040105    0.020526    0.057867    0.268662 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020912    0.002099    0.270760 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004876    0.034457    0.064375    0.335135 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.034458    0.000321    0.335456 ^ _219_/A (sg13g2_inv_1)
     1    0.002081    0.012996    0.019565    0.355020 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.012996    0.000139    0.355159 v _301_/D (sg13g2_dfrbpq_1)
                                              0.355159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236557   clock uncertainty
                                  0.000000    0.236557   clock reconvergence pessimism
                                 -0.021150    0.215406   library hold time
                                              0.215406   data required time
---------------------------------------------------------------------------------------------
                                              0.215406   data required time
                                             -0.355159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.139752   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032152    0.000478    0.210795 v fanout53/A (sg13g2_buf_8)
     8    0.040105    0.020526    0.057867    0.268662 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020955    0.002246    0.270908 v _213_/A (sg13g2_nand3_1)
     2    0.011503    0.037996    0.038615    0.309523 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.038026    0.000853    0.310376 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003591    0.025557    0.042291    0.352667 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.025558    0.000203    0.352871 v _300_/D (sg13g2_dfrbpq_1)
                                              0.352871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    0.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236556   clock uncertainty
                                  0.000000    0.236556   clock reconvergence pessimism
                                 -0.024052    0.212504   library hold time
                                              0.212504   data required time
---------------------------------------------------------------------------------------------
                                              0.212504   data required time
                                             -0.352871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.140367   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    0.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009703    0.026369    0.118981    0.205537 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026395    0.000741    0.206278 v output2/A (sg13g2_buf_2)
     1    0.050922    0.059407    0.088720    0.294998 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059536    0.002262    0.297260 v sign (out)
                                              0.297260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.297260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.147260   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009384    0.025723    0.118596    0.204818 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.025729    0.000382    0.205200 v fanout75/A (sg13g2_buf_8)
     6    0.037727    0.019638    0.054685    0.259885 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020406    0.002989    0.262874 v _191_/A (sg13g2_xnor2_1)
     2    0.009802    0.047757    0.061399    0.324273 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047776    0.000778    0.325051 v _192_/B (sg13g2_xnor2_1)
     1    0.001695    0.018748    0.038645    0.363696 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018748    0.000066    0.363762 v _294_/D (sg13g2_dfrbpq_1)
                                              0.363762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236222   clock uncertainty
                                  0.000000    0.236222   clock reconvergence pessimism
                                 -0.022480    0.213742   library hold time
                                              0.213742   data required time
---------------------------------------------------------------------------------------------
                                              0.213742   data required time
                                             -0.363762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.150020   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032152    0.000478    0.210795 v fanout53/A (sg13g2_buf_8)
     8    0.040105    0.020526    0.057867    0.268662 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020907    0.002081    0.270743 v _195_/B (sg13g2_xor2_1)
     2    0.009768    0.030968    0.055673    0.326415 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.030971    0.000322    0.326737 v _196_/B (sg13g2_xor2_1)
     1    0.002563    0.017864    0.037501    0.364238 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.017864    0.000179    0.364417 v _295_/D (sg13g2_dfrbpq_1)
                                              0.364417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236545   clock uncertainty
                                  0.000000    0.236545   clock reconvergence pessimism
                                 -0.022275    0.214270   library hold time
                                              0.214270   data required time
---------------------------------------------------------------------------------------------
                                              0.214270   data required time
                                             -0.364417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.150147   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032152    0.000478    0.210795 v fanout53/A (sg13g2_buf_8)
     8    0.040105    0.020526    0.057867    0.268662 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020795    0.001653    0.270315 v _202_/B (sg13g2_xor2_1)
     2    0.013574    0.038762    0.066587    0.336902 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.038784    0.000846    0.337748 v _204_/A (sg13g2_xor2_1)
     1    0.002317    0.017399    0.042013    0.379761 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017399    0.000159    0.379920 v _297_/D (sg13g2_dfrbpq_1)
                                              0.379920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236663   clock uncertainty
                                  0.000000    0.236663   clock reconvergence pessimism
                                 -0.022178    0.214486   library hold time
                                              0.214486   data required time
---------------------------------------------------------------------------------------------
                                              0.214486   data required time
                                             -0.379920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.165434   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032147    0.000322    0.210638 v fanout54/A (sg13g2_buf_2)
     5    0.030937    0.041185    0.073228    0.283866 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.041300    0.001656    0.285522 v _199_/B (sg13g2_xnor2_1)
     2    0.009585    0.047914    0.061643    0.347165 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.047916    0.000332    0.347497 v _200_/B (sg13g2_xor2_1)
     1    0.002950    0.018335    0.043767    0.391263 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.018336    0.000184    0.391447 v _296_/D (sg13g2_dfrbpq_1)
                                              0.391447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015798    0.001290    0.086951 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236951   clock uncertainty
                                  0.000000    0.236951   clock reconvergence pessimism
                                 -0.022391    0.214560   library hold time
                                              0.214560   data required time
---------------------------------------------------------------------------------------------
                                              0.214560   data required time
                                             -0.391447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176887   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    0.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009833    0.032097    0.121135    0.207691 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032110    0.000608    0.208299 ^ _127_/A (sg13g2_inv_1)
     1    0.008164    0.024287    0.029945    0.238245 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.024321    0.000735    0.238979 v output3/A (sg13g2_buf_2)
     1    0.052079    0.060571    0.088673    0.327652 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.060720    0.002456    0.330108 v signB (out)
                                              0.330108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.330108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.180108   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    0.086557 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012549    0.032144    0.123760    0.210317 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032147    0.000322    0.210638 v fanout54/A (sg13g2_buf_2)
     5    0.030937    0.041185    0.073228    0.283866 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.041453    0.002616    0.286482 v _206_/B (sg13g2_xnor2_1)
     2    0.011319    0.054507    0.067048    0.353530 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.054509    0.000412    0.353941 v _208_/A (sg13g2_xor2_1)
     1    0.002348    0.017527    0.046373    0.400314 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017527    0.000089    0.400404 v _298_/D (sg13g2_dfrbpq_1)
                                              0.400404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236143   clock uncertainty
                                  0.000000    0.236143   clock reconvergence pessimism
                                 -0.022210    0.213933   library hold time
                                              0.213933   data required time
---------------------------------------------------------------------------------------------
                                              0.213933   data required time
                                             -0.400404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186471   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053882    0.004633    0.283843 ^ _275_/A (sg13g2_nor2_1)
     1    0.005321    0.019774    0.036166    0.320009 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.019777    0.000216    0.320225 v output30/A (sg13g2_buf_2)
     1    0.054568    0.063024    0.089300    0.409526 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.063096    0.001754    0.411280 v sine_out[3] (out)
                                              0.411280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.411280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.261280   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003024    0.016202    0.108561    0.195224 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016202    0.000120    0.195344 ^ fanout68/A (sg13g2_buf_2)
     5    0.039659    0.058996    0.075953    0.271297 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059291    0.003411    0.274708 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004237    0.017863    0.062209    0.336917 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.017864    0.000166    0.337083 v output12/A (sg13g2_buf_2)
     1    0.051675    0.059712    0.086566    0.423650 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.059789    0.001483    0.425133 v sine_out[17] (out)
                                              0.425133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.425133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023430    0.004867    0.316847 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004696    0.016681    0.023470    0.340317 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.016688    0.000188    0.340505 v output11/A (sg13g2_buf_2)
     1    0.051733    0.059753    0.086427    0.426932 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059805    0.001115    0.428048 v sine_out[16] (out)
                                              0.428048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.428048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278048   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022979    0.004133    0.316112 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004948    0.017069    0.023754    0.339866 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.017087    0.000314    0.340180 v output16/A (sg13g2_buf_2)
     1    0.053064    0.061492    0.085895    0.426075 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.061811    0.003601    0.429676 v sine_out[20] (out)
                                              0.429676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.429676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279676   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053873    0.004601    0.283811 ^ _212_/A (sg13g2_nor2_1)
     2    0.011247    0.031855    0.047571    0.331382 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.031896    0.000933    0.332314 v output26/A (sg13g2_buf_2)
     1    0.056166    0.064879    0.093290    0.425604 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.065333    0.004407    0.430012 v sine_out[2] (out)
                                              0.430012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.430012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280012   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022230    0.002636    0.314616 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006478    0.019937    0.025930    0.340546 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019982    0.000736    0.341282 v output13/A (sg13g2_buf_2)
     1    0.051712    0.059779    0.087388    0.428670 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059858    0.001502    0.430172 v sine_out[18] (out)
                                              0.430172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.430172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280172   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022816    0.003844    0.315823 ^ _167_/A (sg13g2_nor2_1)
     1    0.006050    0.021581    0.028356    0.344179 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.021583    0.000388    0.344567 v output19/A (sg13g2_buf_2)
     1    0.052817    0.061301    0.087357    0.431924 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061632    0.003664    0.435588 v sine_out[23] (out)
                                              0.435588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.435588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285588   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023554    0.005054    0.317034 ^ _160_/A (sg13g2_nor2_1)
     1    0.007647    0.023699    0.031067    0.348101 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023735    0.000731    0.348832 v output14/A (sg13g2_buf_2)
     1    0.051817    0.059939    0.088855    0.437687 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060023    0.001561    0.439248 v sine_out[19] (out)
                                              0.439248   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.439248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289248   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.023271    0.002050    0.315603 ^ _281_/A (sg13g2_nor2_1)
     1    0.008503    0.025016    0.032229    0.347833 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.025074    0.000966    0.348799 v output35/A (sg13g2_buf_2)
     1    0.052372    0.060892    0.088403    0.437202 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061214    0.003602    0.440804 v sine_out[8] (out)
                                              0.440804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290804   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024418    0.004476    0.318029 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005560    0.033604    0.040228    0.358256 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.033624    0.000403    0.358659 v output15/A (sg13g2_buf_2)
     1    0.054343    0.063006    0.094134    0.452793 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.063119    0.002183    0.454976 v sine_out[1] (out)
                                              0.454976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304976   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009696    0.031773    0.121008    0.207553 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031777    0.000394    0.207947 ^ fanout72/A (sg13g2_buf_8)
     8    0.060091    0.028462    0.058415    0.266362 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030035    0.005113    0.271475 ^ fanout71/A (sg13g2_buf_8)
     8    0.036340    0.020953    0.053592    0.325067 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.021078    0.001311    0.326378 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004855    0.034155    0.045669    0.372047 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.034156    0.000323    0.372370 v output28/A (sg13g2_buf_2)
     1    0.055969    0.064709    0.094099    0.466469 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.065144    0.004304    0.470773 v sine_out[31] (out)
                                              0.470773   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.470773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320773   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009696    0.031773    0.121008    0.207553 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031777    0.000394    0.207947 ^ fanout72/A (sg13g2_buf_8)
     8    0.060091    0.028462    0.058415    0.266362 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030159    0.005328    0.271690 ^ _140_/B (sg13g2_nor2_2)
     5    0.029628    0.037885    0.043686    0.315376 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037998    0.001677    0.317053 v _169_/A (sg13g2_nand2_1)
     1    0.006685    0.027428    0.031777    0.348830 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.027459    0.000695    0.349524 ^ _170_/B (sg13g2_nand2_1)
     1    0.003944    0.024862    0.036030    0.385554 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.024870    0.000396    0.385950 v output20/A (sg13g2_buf_2)
     1    0.052461    0.060610    0.089891    0.475841 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.060681    0.001404    0.477244 v sine_out[24] (out)
                                              0.477244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327244   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003024    0.016202    0.108561    0.195224 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016202    0.000120    0.195344 ^ fanout68/A (sg13g2_buf_2)
     5    0.039659    0.058996    0.075953    0.271297 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059285    0.003378    0.274675 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.010793    0.036254    0.068440    0.343115 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.036310    0.000896    0.344011 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003650    0.025136    0.039860    0.383870 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.025136    0.000144    0.384015 v output23/A (sg13g2_buf_2)
     1    0.054670    0.063867    0.088478    0.472493 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.064747    0.006014    0.478507 v sine_out[27] (out)
                                              0.478507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328507   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009753    0.026456    0.119167    0.205325 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026462    0.000401    0.205726 v fanout58/A (sg13g2_buf_8)
     4    0.031643    0.018390    0.054044    0.259770 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.018477    0.001434    0.261205 v _239_/A (sg13g2_and3_1)
     1    0.008681    0.024864    0.054772    0.315976 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024885    0.000654    0.316630 v _256_/A2 (sg13g2_a22oi_1)
     1    0.004791    0.041625    0.057220    0.373851 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.041626    0.000328    0.374179 ^ output4/A (sg13g2_buf_2)
     1    0.055301    0.077660    0.099861    0.474040 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.078057    0.004488    0.478529 ^ sine_out[0] (out)
                                              0.478529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328529   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009469    0.025891    0.118738    0.205283 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025897    0.000385    0.205668 v fanout72/A (sg13g2_buf_8)
     8    0.058533    0.025416    0.058242    0.263910 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027369    0.005417    0.269326 v _215_/C (sg13g2_nand3_1)
     2    0.012514    0.041396    0.047220    0.316547 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041450    0.001189    0.317736 ^ _284_/B (sg13g2_and2_1)
     1    0.006245    0.025505    0.066937    0.384673 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025512    0.000389    0.385062 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.074084    0.091863    0.476924 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074354    0.003622    0.480546 ^ sine_out[12] (out)
                                              0.480546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330546   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003024    0.016202    0.108561    0.195224 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016202    0.000120    0.195344 ^ fanout68/A (sg13g2_buf_2)
     5    0.039659    0.058996    0.075953    0.271297 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059234    0.003078    0.274375 ^ fanout67/A (sg13g2_buf_8)
     8    0.043658    0.024120    0.065425    0.339800 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.024550    0.002055    0.341855 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003643    0.030175    0.043004    0.384859 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.030175    0.000276    0.385134 v output29/A (sg13g2_buf_2)
     1    0.054509    0.063149    0.091505    0.476640 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.063592    0.004290    0.480929 v sine_out[32] (out)
                                              0.480929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330929   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003024    0.016202    0.108561    0.195224 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016202    0.000120    0.195344 ^ fanout68/A (sg13g2_buf_2)
     5    0.039659    0.058996    0.075953    0.271297 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059282    0.003363    0.274659 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004593    0.016581    0.052841    0.327500 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.016603    0.000334    0.327834 v _179_/B (sg13g2_nand2_1)
     2    0.007805    0.028666    0.031338    0.359172 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028680    0.000479    0.359651 ^ _180_/B (sg13g2_nand2_1)
     1    0.006556    0.034504    0.044017    0.403668 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034512    0.000421    0.404089 v output24/A (sg13g2_buf_2)
     1    0.054371    0.063075    0.093258    0.497347 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.063461    0.004006    0.501353 v sine_out[28] (out)
                                              0.501353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.501353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351353   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032504    0.001640    0.565539 v _293_/D (sg13g2_dfrbpq_1)
                                              0.565539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236382   clock uncertainty
                                  0.000000    0.236382   clock reconvergence pessimism
                                 -0.025658    0.210724   library hold time
                                              0.210724   data required time
---------------------------------------------------------------------------------------------
                                              0.210724   data required time
                                             -0.565539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354815   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009696    0.031773    0.121008    0.207553 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031777    0.000394    0.207947 ^ fanout72/A (sg13g2_buf_8)
     8    0.060091    0.028462    0.058415    0.266362 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030159    0.005328    0.271690 ^ _140_/B (sg13g2_nor2_2)
     5    0.029628    0.037885    0.043686    0.315376 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.038008    0.001752    0.317128 v _152_/B (sg13g2_nor2_2)
     4    0.020096    0.062514    0.065114    0.382242 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062555    0.001298    0.383539 ^ _277_/B (sg13g2_nor2_1)
     1    0.006075    0.024916    0.035605    0.419144 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024917    0.000373    0.419517 v output32/A (sg13g2_buf_2)
     1    0.053080    0.061573    0.090088    0.509605 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061654    0.001836    0.511441 v sine_out[5] (out)
                                              0.511441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.511441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361441   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009696    0.031773    0.121008    0.207553 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031777    0.000394    0.207947 ^ fanout72/A (sg13g2_buf_8)
     8    0.060091    0.028462    0.058415    0.266362 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030159    0.005328    0.271690 ^ _140_/B (sg13g2_nor2_2)
     5    0.029628    0.037885    0.043686    0.315376 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.038046    0.001990    0.317366 v _144_/A (sg13g2_nand2_1)
     2    0.009516    0.034610    0.037789    0.355155 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.034630    0.000675    0.355830 ^ _145_/B (sg13g2_nand2_1)
     1    0.010293    0.049232    0.056298    0.412128 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049282    0.001270    0.413399 v output9/A (sg13g2_buf_2)
     1    0.051816    0.060296    0.098605    0.512003 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060377    0.001537    0.513540 v sine_out[14] (out)
                                              0.513540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363540   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023078    0.004303    0.316282 ^ fanout56/A (sg13g2_buf_2)
     8    0.038113    0.056968    0.077592    0.393874 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057058    0.001887    0.395761 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004441    0.022160    0.030746    0.426507 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.022161    0.000299    0.426806 v output18/A (sg13g2_buf_2)
     1    0.052492    0.060974    0.087384    0.514189 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.061297    0.003605    0.517794 v sine_out[22] (out)
                                              0.517794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.517794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367794   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022759    0.003739    0.315718 ^ _183_/B (sg13g2_and2_1)
     2    0.008820    0.031280    0.066590    0.382309 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031288    0.000499    0.382808 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003904    0.021364    0.042025    0.424833 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.021364    0.000152    0.424985 v output27/A (sg13g2_buf_2)
     1    0.055255    0.064448    0.087358    0.512344 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.065347    0.006111    0.518454 v sine_out[30] (out)
                                              0.518454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368454   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.023078    0.004303    0.316282 ^ fanout56/A (sg13g2_buf_2)
     8    0.038113    0.056968    0.077592    0.393874 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.057048    0.001781    0.395655 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004997    0.023169    0.031936    0.427591 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.023171    0.000315    0.427906 v output17/A (sg13g2_buf_2)
     1    0.053309    0.061831    0.088302    0.516208 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.062162    0.003676    0.519883 v sine_out[21] (out)
                                              0.519883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.519883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369883   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019893    0.000862    0.262410 ^ fanout57/A (sg13g2_buf_8)
     8    0.040394    0.021509    0.049569    0.311979 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.022759    0.003739    0.315718 ^ _183_/B (sg13g2_and2_1)
     2    0.008820    0.031280    0.066590    0.382309 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031291    0.000556    0.382865 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004545    0.022535    0.046074    0.428939 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.022535    0.000180    0.429119 v output25/A (sg13g2_buf_2)
     1    0.054744    0.063260    0.090307    0.519426 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.063356    0.002029    0.521455 v sine_out[29] (out)
                                              0.521455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.521455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371455   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025097    0.005513    0.319066 ^ _130_/B (sg13g2_nor2_1)
     2    0.014627    0.036997    0.040026    0.359092 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037089    0.001515    0.360608 v _136_/B (sg13g2_nand2b_2)
     4    0.023625    0.040518    0.040612    0.401220 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040606    0.001548    0.402767 ^ _279_/A (sg13g2_nor2_1)
     1    0.004686    0.022383    0.031155    0.433923 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.022384    0.000311    0.434234 v output34/A (sg13g2_buf_2)
     1    0.053214    0.061719    0.087884    0.522118 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.062068    0.003774    0.525892 v sine_out[7] (out)
                                              0.525892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.525892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375892   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009753    0.026456    0.119167    0.205325 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026462    0.000401    0.205726 v fanout58/A (sg13g2_buf_8)
     4    0.031643    0.018390    0.054044    0.259770 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.018408    0.000849    0.260619 v fanout57/A (sg13g2_buf_8)
     8    0.039794    0.019837    0.051685    0.312304 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.021482    0.004221    0.316525 v fanout56/A (sg13g2_buf_2)
     8    0.037341    0.047781    0.074776    0.391301 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.047999    0.002568    0.393869 v _172_/A (sg13g2_nand2_1)
     1    0.007544    0.030433    0.036230    0.430099 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030450    0.000542    0.430641 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.074555    0.093965    0.524606 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.074850    0.003796    0.528401 ^ sine_out[25] (out)
                                              0.528401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.528401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378401   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024478    0.000446    0.202101 ^ fanout77/A (sg13g2_buf_2)
     6    0.026503    0.041640    0.067710    0.269811 ^ fanout77/X (sg13g2_buf_2)
                                                         net77 (net)
                      0.041700    0.001089    0.270900 ^ _173_/A1 (sg13g2_o21ai_1)
     2    0.013142    0.062507    0.075686    0.346586 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.062547    0.001303    0.347889 v _174_/B (sg13g2_nand2_1)
     1    0.003867    0.019353    0.035861    0.383750 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.019354    0.000289    0.384038 ^ _175_/B (sg13g2_nand2_1)
     1    0.008659    0.041427    0.047531    0.431570 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041455    0.000855    0.432425 v output22/A (sg13g2_buf_2)
     1    0.053625    0.062411    0.095605    0.528030 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.062726    0.003604    0.531634 v sine_out[26] (out)
                                              0.531634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381634   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003024    0.016202    0.108561    0.195224 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.016202    0.000120    0.195344 ^ fanout68/A (sg13g2_buf_2)
     5    0.039659    0.058996    0.075953    0.271297 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.059272    0.003306    0.274603 ^ fanout66/A (sg13g2_buf_8)
     8    0.048634    0.025772    0.066178    0.340781 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.028012    0.005775    0.346555 ^ fanout64/A (sg13g2_buf_8)
     8    0.042971    0.022678    0.053623    0.400178 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.023048    0.001868    0.402046 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.024714    0.038721    0.440767 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024715    0.000262    0.441029 v output5/A (sg13g2_buf_2)
     1    0.053254    0.061791    0.088949    0.529978 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.062118    0.003649    0.533627 v sine_out[10] (out)
                                              0.533627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383627   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009696    0.031773    0.121008    0.207553 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031777    0.000394    0.207947 ^ fanout72/A (sg13g2_buf_8)
     8    0.060091    0.028462    0.058415    0.266362 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030159    0.005328    0.271690 ^ _140_/B (sg13g2_nor2_2)
     5    0.029628    0.037885    0.043686    0.315376 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.038008    0.001752    0.317128 v _152_/B (sg13g2_nor2_2)
     4    0.020096    0.062514    0.065114    0.382242 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062544    0.001115    0.383356 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.005241    0.027622    0.057008    0.440364 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.027626    0.000337    0.440701 v output6/A (sg13g2_buf_2)
     1    0.052791    0.061359    0.089665    0.530366 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061685    0.003637    0.534003 v sine_out[11] (out)
                                              0.534003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.534003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384003   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024926    0.005266    0.318819 ^ _131_/B (sg13g2_or2_1)
     6    0.029150    0.079678    0.091249    0.410068 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079704    0.001189    0.411257 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003478    0.024390    0.033633    0.444889 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.024390    0.000137    0.445026 v output8/A (sg13g2_buf_2)
     1    0.052198    0.060337    0.089393    0.534419 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060420    0.001561    0.535980 v sine_out[13] (out)
                                              0.535980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.535980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025097    0.005513    0.319066 ^ _130_/B (sg13g2_nor2_1)
     2    0.014627    0.036997    0.040026    0.359092 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037089    0.001515    0.360608 v _136_/B (sg13g2_nand2b_2)
     4    0.023625    0.040518    0.040612    0.401220 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040871    0.003027    0.404247 ^ _276_/A (sg13g2_nor2_1)
     1    0.009807    0.032156    0.040456    0.444703 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.032191    0.000830    0.445533 v output31/A (sg13g2_buf_2)
     1    0.054050    0.062720    0.092359    0.537891 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.063038    0.003635    0.541526 v sine_out[4] (out)
                                              0.541526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391526   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.025097    0.005513    0.319066 ^ _130_/B (sg13g2_nor2_1)
     2    0.014627    0.036997    0.040026    0.359092 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037089    0.001515    0.360608 v _136_/B (sg13g2_nand2b_2)
     4    0.023625    0.040518    0.040612    0.401220 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040783    0.002635    0.403855 ^ _278_/A (sg13g2_nor2_1)
     1    0.011099    0.034970    0.042361    0.446216 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.035084    0.001584    0.447800 v output33/A (sg13g2_buf_2)
     1    0.052751    0.061421    0.092393    0.540193 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061772    0.003770    0.543963 v sine_out[6] (out)
                                              0.543963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.543963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393963   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024926    0.005266    0.318819 ^ _131_/B (sg13g2_or2_1)
     6    0.029150    0.079678    0.091249    0.410068 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079716    0.001435    0.411502 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.006158    0.029412    0.040152    0.451655 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.029432    0.000379    0.452034 v output36/A (sg13g2_buf_2)
     1    0.051957    0.060161    0.091151    0.543185 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060243    0.001536    0.544721 v sine_out[9] (out)
                                              0.544721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.544721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394721   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    0.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009980    0.032462    0.121505    0.207663 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.032467    0.000410    0.208073 ^ fanout58/A (sg13g2_buf_8)
     4    0.032025    0.019874    0.053475    0.261549 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.019970    0.001518    0.263066 ^ fanout55/A (sg13g2_buf_8)
     8    0.044640    0.022791    0.050487    0.313553 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.024850    0.005153    0.318706 ^ _143_/A (sg13g2_nor2_1)
     2    0.010916    0.031282    0.036848    0.355555 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031302    0.000637    0.356192 v _147_/A (sg13g2_nand2_1)
     2    0.010279    0.035146    0.037345    0.393537 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.035185    0.000938    0.394475 ^ _149_/B (sg13g2_nand2_1)
     1    0.011006    0.052127    0.058741    0.453217 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052162    0.001111    0.454328 v output10/A (sg13g2_buf_2)
     1    0.051739    0.060257    0.099679    0.554007 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060335    0.001486    0.555493 v sine_out[15] (out)
                                              0.555493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.555493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405493   slack (MET)



