// Seed: 1288435578
`define pp_5 0
`define pp_6 0
module module_0 (
    inout id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  logic id_5 = 1;
  type_16(
      id_4, {id_1{~1}} - !(1'h0)
  );
  logic id_6;
  always id_5 = 1;
  integer id_7 = id_1;
  always id_7 <= id_1;
  assign id_7 = id_0;
  always #1 id_7 <= 1;
  logic id_8, id_9, id_10, id_11;
  logic id_12;
endmodule
