{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710580876027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 17:21:15 2024 " "Processing started: Sat Mar 16 17:21:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710580876028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710580876028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu_top " "Command: quartus_sta mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710580876028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710580876069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710580876535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580876564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580876564 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710580877885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710580877885 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710580877885 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1710580877885 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1710580877975 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580877978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580877978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580877978 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710580877978 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Rise) setup and hold " "From lsi (Rise) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Rise) setup and hold " "From lsi (Fall) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Fall) setup and hold " "From lsi (Rise) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Fall) setup and hold " "From lsi (Fall) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580878120 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1710580878120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710580878121 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1710580878135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.115 " "Worst-case setup slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.115               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.624               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.624               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.976               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.976               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.006               0.000 hse  " "   18.006               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.080               0.000 altera_reserved_tck  " "   43.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   83.311               0.000 lsi  " "   83.311               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.636               0.000 jtag_tck  " "   96.636               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580878644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 altera_reserved_tck  " "    0.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 hse  " "    0.412               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.412               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 jtag_tck  " "    0.413               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 lsi  " "    0.413               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.413               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580878745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.263 " "Worst-case recovery slack is 16.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.263               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.263               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.469               0.000 jtag_tck  " "   96.469               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.867               0.000 altera_reserved_tck  " "   96.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580878770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.230 " "Worst-case removal slack is 1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 altera_reserved_tck  " "    1.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.886               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.921               0.000 jtag_tck  " "    2.921               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580878795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.964 " "Worst-case minimum pulse width slack is 5.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.964               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.964               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683               0.000 hse  " "    9.683               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.711               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.711               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.203               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.203               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.775               0.000 lsi  " "   49.775               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.641               0.000 jtag_tck  " "   99.641               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580878801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580878801 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.969 ns " "Worst Case Available Settling Time: 23.969 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580879331 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710580879331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1710580879336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710580879390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710580882618 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Rise) setup and hold " "From lsi (Rise) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Rise) setup and hold " "From lsi (Fall) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Fall) setup and hold " "From lsi (Rise) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Fall) setup and hold " "From lsi (Fall) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580883617 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1710580883617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.549 " "Worst-case setup slack is 2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.549               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.549               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.914               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.914               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.176               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.176               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.246               0.000 hse  " "   18.246               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.796               0.000 altera_reserved_tck  " "   43.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   85.004               0.000 lsi  " "   85.004               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.910               0.000 jtag_tck  " "   96.910               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580883893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 altera_reserved_tck  " "    0.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 hse  " "    0.341               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 lsi  " "    0.342               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 jtag_tck  " "    0.366               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580883992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580883992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.423 " "Worst-case recovery slack is 17.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.423               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.423               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.832               0.000 jtag_tck  " "   96.832               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.259               0.000 altera_reserved_tck  " "   97.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580884017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.081 " "Worst-case removal slack is 1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 altera_reserved_tck  " "    1.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.632               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.632               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.466               0.000 jtag_tck  " "    2.466               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580884050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.964 " "Worst-case minimum pulse width slack is 5.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.964               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.964               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 hse  " "    9.690               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.714               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.714               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.764               0.000 lsi  " "   49.764               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.744               0.000 jtag_tck  " "   99.744               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580884058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580884058 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.097 ns " "Worst Case Available Settling Time: 24.097 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580884630 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710580884630 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1710580884638 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Rise) setup and hold " "From lsi (Rise) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Rise) setup and hold " "From lsi (Fall) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Fall) setup and hold " "From lsi (Rise) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Fall) setup and hold " "From lsi (Fall) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580885238 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1710580885238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.643 " "Worst-case setup slack is 3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.643               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.643               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.834               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.809               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.809               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.086               0.000 hse  " "   19.086               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.806               0.000 altera_reserved_tck  " "   46.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.742               0.000 lsi  " "   91.742               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.958               0.000 jtag_tck  " "   98.958               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580885347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 lsi  " "    0.176               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 hse  " "    0.177               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 jtag_tck  " "    0.181               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580885459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 20.715 " "Worst-case recovery slack is 20.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.715               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.715               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.450               0.000 altera_reserved_tck  " "   98.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.830               0.000 jtag_tck  " "   98.830               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580885488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.554 " "Worst-case removal slack is 0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 altera_reserved_tck  " "    0.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.866               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 jtag_tck  " "    1.393               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580885517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.030 " "Worst-case minimum pulse width slack is 6.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.030               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.030               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 hse  " "    9.262               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.781               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.781               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.241               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.241               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.739               0.000 lsi  " "   49.739               0.000 lsi " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.145               0.000 jtag_tck  " "   99.145               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710580885527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710580885527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.547 ns " "Worst Case Available Settling Time: 24.547 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710580886136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710580886136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710580886412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710580886414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1379 " "Peak virtual memory: 1379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710580886594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 17:21:26 2024 " "Processing ended: Sat Mar 16 17:21:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710580886594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710580886594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710580886594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710580886594 ""}
