#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 15 17:02:47 2019
# Process ID: 3128
# Current directory: C:/Users/usuario/Desktop/vivado/m_refrescos2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1944 C:\Users\usuario\Desktop\vivado\m_refrescos2\m_refrescos.xpr
# Log file: C:/Users/usuario/Desktop/vivado/m_refrescos2/vivado.log
# Journal file: C:/Users/usuario/Desktop/vivado/m_refrescos2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 672.539 ; gain = 108.566
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 15 17:05:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1601.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1601.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1601.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:58 ; elapsed = 00:01:35 . Memory (MB): peak = 1720.215 ; gain = 444.441
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jan 15 17:22:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Tue Jan 15 17:22:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run impl_1
reset_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2039.859 ; gain = 0.000
launch_runs impl_1 -jobs 2
[Tue Jan 15 17:30:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 15 17:37:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.859 ; gain = 0.000
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 15 17:54:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1
launch_runs impl_1 -jobs 2
[Tue Jan 15 17:55:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 15 18:06:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jan 15 18:25:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Tue Jan 15 18:25:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 15 18:35:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
close [ open C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd w ]
add_files C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/maq_estados_top_tb.vhd w ]
add_files -fileset sim_1 C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/maq_estados_top_tb.vhd
update_compile_order -fileset sim_1
set_property top maq_estados_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/maq_estados_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/maq_estados_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/maq_estados_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 16 14:44:43 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 63.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 16 14:44:43 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maq_estados_top_tb_behav -key {Behavioral:sim_1:Functional:maq_estados_top_tb} -tclbatch {maq_estados_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source maq_estados_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maq_estados_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/maq_estados_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3275.500 ; gain = 0.000
set_property top maq_estados_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 14:54:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 14:54:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
close [ open C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd w ]
add_files C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_refrescos.vhd
update_compile_order -fileset sources_1
set_property top maq_refrescos [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 15:08:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 15:08:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 16 15:14:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 15:27:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 15:27:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 15:32:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 15:32:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.500 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/maq_estados_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maq_estados_top_tb_behav -key {Behavioral:sim_1:Functional:maq_estados_top_tb} -tclbatch {maq_estados_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source maq_estados_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maq_estados_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/maq_estados_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maq_estados_top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maq_estados_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maq_estados_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/e3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'e3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maq_estados_top_tb_behav xil_defaultlib.maq_estados_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e0 [\e0(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.e1 [e1_default]
Compiling architecture behavioral of entity xil_defaultlib.e2 [e2_default]
Compiling architecture behavioral of entity xil_defaultlib.e3 [e3_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top [maq_estados_top_default]
Compiling architecture behavioral of entity xil_defaultlib.maq_estados_top_tb
Built simulation snapshot maq_estados_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.500 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.500 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 16:22:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 16:22:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 16 16:29:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
close [ open C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/decod_top.vhd w ]
add_files C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/decod_top.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd w ]
add_files -fileset sim_1 C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd
update_compile_order -fileset sim_1
set_property top decod_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.decod_top_tb
Built simulation snapshot decod_top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/decod_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/decod_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 16 17:18:53 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 82.621 ; gain = 0.723
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 16 17:18:53 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decod_top_tb_behav -key {Behavioral:sim_1:Functional:decod_top_tb} -tclbatch {decod_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source decod_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decod_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.decod_top_tb
Built simulation snapshot decod_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.decod_top_tb
Built simulation snapshot decod_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
set_property top decod_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/decod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_tb_behav xil_defaultlib.decod_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.decod [decod_default]
Compiling architecture behavioral of entity xil_defaultlib.decod_tb
Built simulation snapshot decod_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/decod_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim/xsim.dir/decod_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 16 17:35:32 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 82.605 ; gain = 0.711
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 16 17:35:32 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decod_tb_behav -key {Behavioral:sim_1:Functional:decod_tb} -tclbatch {decod_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source decod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 3275.500 ; gain = 0.000
set_property top decod_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sources_1/new/decod_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.decod [decod_default]
Compiling architecture behavioral of entity xil_defaultlib.decod_top [decod_top_default]
Compiling architecture behav of entity xil_defaultlib.decod_top_tb
Built simulation snapshot decod_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decod_top_tb_behav -key {Behavioral:sim_1:Functional:decod_top_tb} -tclbatch {decod_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source decod_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decod_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.500 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decod_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decod_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.srcs/sim_1/new/decod_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7add09f36cf4662b7d7f5d2ac0817ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decod_top_tb_behav xil_defaultlib.decod_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.decod [decod_default]
Compiling architecture behavioral of entity xil_defaultlib.decod_top [decod_top_default]
Compiling architecture behav of entity xil_defaultlib.decod_top_tb
Built simulation snapshot decod_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.500 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 18:03:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 18:03:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 16 18:10:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Jan 16 18:26:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/synth_1/runme.log
[Wed Jan 16 18:26:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jan 16 18:33:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/vivado/m_refrescos2/m_refrescos.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3275.500 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 16 18:37:33 2019...
