
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102684                       # Number of seconds simulated
sim_ticks                                102684021969                       # Number of ticks simulated
final_tick                               632321739279                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137768                       # Simulator instruction rate (inst/s)
host_op_rate                                   174018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6407168                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899892                       # Number of bytes of host memory used
host_seconds                                 16026.43                       # Real time elapsed on the host
sim_insts                                  2207930405                       # Number of instructions simulated
sim_ops                                    2788887644                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       851712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1470208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2324992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1181184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1181184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6654                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11486                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18164                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9228                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9228                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8294494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14317787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22642198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29917                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11503094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11503094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11503094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8294494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14317787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34145293                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246244658                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21386974                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17422997                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906297                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8427252                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102346                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2229797                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86627                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192904142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120298705                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21386974                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10332143                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25418186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674929                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7365900                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11796563                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229428646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204010460     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2721398      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134937      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292594      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954934      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088333      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747021      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940462      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12538507      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229428646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086853                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.488533                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190643319                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9665658                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25269073                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116703                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3733889                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642925                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145222508                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51711                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3733889                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190902363                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6466924                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2077404                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25133312                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1114742                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145008901                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          217                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        430336                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556994                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2747                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202902468                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675786522                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675786522                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34451762                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32636                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16556                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3594599                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13949858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296460                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1730537                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144490616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137152107                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78918                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20030403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41412057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          474                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229428646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597799                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171584063     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24372792     10.62%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12307671      5.36%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991031      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6576502      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580567      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183538      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779047      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53435      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229428646                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962656     75.25%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147308     11.51%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169377     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113722256     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007022      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13604679      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802070      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137152107                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556975                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279341                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009328                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505091119                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164554366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133349420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138431448                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149141                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1798258                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131761                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3733889                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5739747                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       302504                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144523250                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13949858                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841327                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16554                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        237755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12497                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          714                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199754                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134570825                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477394                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581282                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21279205                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210051                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801811                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.546492                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133352597                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133349420                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79200105                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213447398                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541532                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22065803                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927424                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225694757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542619                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396422                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175925160     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23322318     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10815671      4.79%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820879      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657020      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546574      0.69%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534676      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098612      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973847      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225694757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973847                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367253076                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292798293                       # The number of ROB writes
system.switch_cpus0.timesIdled                2837588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16816012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.462447                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.462447                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406100                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406100                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608362810                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183742851                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137903908                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246244658                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22558486                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18273128                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065524                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8931491                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8497290                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2532624                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93119                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190612846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125426324                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22558486                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11029914                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27475366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6351721                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4000710                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11929473                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2065716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226328082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.681070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198852716     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2560931      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2008372      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4730556      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1019719      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1584612      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1214981      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          765378      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13590817      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226328082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091610                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.509357                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188507841                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6167413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27365795                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        90768                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4196261                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3891189                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43475                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153846079                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77867                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4196261                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189026229                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1580858                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3161926                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26907758                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1455046                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153704419                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19063                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281913                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       169897                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216188497                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    717266362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717266362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175421464                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40767033                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39218                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22221                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4841043                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14953328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7432170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       137242                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1650754                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152608812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143267003                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       146754                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25639612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53457091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226328082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.633006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164597078     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26438007     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12818958      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8584773      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7941273      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2671302      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2754195      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       389979      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       132517      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226328082                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         411321     58.81%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144466     20.66%     79.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143578     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120324945     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2169880      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16992      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13383297      9.34%     94.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7371889      5.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143267003                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581808                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             699365                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004882                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513708207                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178288116                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139588910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143966368                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       357274                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3408463                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1086                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       211884                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4196261                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1032809                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152648014                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        17316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14953328                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7432170                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22208                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1121094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2296052                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140655988                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12920618                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2611015                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20291192                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19934816                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7370574                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571204                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139589983                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139588910                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82656189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228271587                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.566871                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362096                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102767877                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126208769                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26440335                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069385                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222131821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169138943     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24939820     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10887511      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6184222      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4482839      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1757895      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1361624      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       981050      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2397917      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222131821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102767877                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126208769                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18765151                       # Number of memory references committed
system.switch_cpus1.commit.loads             11544865                       # Number of loads committed
system.switch_cpus1.commit.membars              16992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18133694                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113718742                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2569400                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2397917                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372383008                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309494599                       # The number of ROB writes
system.switch_cpus1.timesIdled                3082779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19916576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102767877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126208769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102767877                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.396125                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.396125                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417341                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417341                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       633532175                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194378192                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142056625                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33984                       # number of misc regfile writes
system.l2.replacements                          18164                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          2011938                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83700                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.037491                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18747.337294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.307101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3381.600797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.191797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5568.093065                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             35.115670                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16675.474828                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             23.899638                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          21081.979813                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.286062                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.051599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.084962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000536                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.254448                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000365                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.321685                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        88661                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        63872                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  152533                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62489                       # number of Writeback hits
system.l2.Writeback_hits::total                 62489                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        88661                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        63872                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152533                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        88661                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        63872                       # number of overall hits
system.l2.overall_hits::total                  152533                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6654                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11486                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18164                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6654                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11486                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18164                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6654                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11486                       # number of overall misses
system.l2.overall_misses::total                 18164                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1688056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1092947441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1955870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1880859062                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2977450429                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1688056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1092947441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1955870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1880859062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2977450429                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1688056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1092947441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1955870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1880859062                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2977450429                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              170697                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62489                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62489                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               170697                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              170697                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.069811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.106411                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.069811                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106411                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.069811                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106411                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153459.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164254.199128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150451.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163752.312554                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163920.415602                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153459.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164254.199128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150451.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163752.312554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163920.415602                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153459.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164254.199128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150451.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163752.312554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163920.415602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9228                       # number of writebacks
system.l2.writebacks::total                      9228                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18164                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18164                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1047026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    705302885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1195823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1211556417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1919102151                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1047026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    705302885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1195823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1211556417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1919102151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1047026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    705302885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1195823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1211556417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1919102151                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.069811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.106411                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.069811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.069811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106411                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95184.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105996.826721                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91986.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105481.143740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105654.159381                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95184.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105996.826721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91986.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105481.143740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105654.159381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95184.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105996.826721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91986.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105481.143740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105654.159381                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.741652                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011804202                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846358.032847                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.741652                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017214                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877791                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11796552                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11796552                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11796552                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11796552                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11796552                       # number of overall hits
system.cpu0.icache.overall_hits::total       11796552                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1894856                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1894856                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1894856                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1894856                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1894856                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1894856                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11796563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11796563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11796563                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11796563                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11796563                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11796563                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 172259.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 172259.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 172259.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 172259.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 172259.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 172259.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1779356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1779356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1779356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1779356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1779356                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1779356                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161759.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161759.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161759.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161759.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161759.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161759.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95315                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190963921                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95571                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.136684                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.581654                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.418346                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916335                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083665                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10379728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10379728                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16378                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16378                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18056970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18056970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18056970                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18056970                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       397006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       397006                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       397076                       # number of overall misses
system.cpu0.dcache.overall_misses::total       397076                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33621172905                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33621172905                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6352570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6352570                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33627525475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33627525475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33627525475                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33627525475                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10776734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10776734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18454046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18454046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18454046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18454046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036839                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036839                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021517                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021517                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021517                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021517                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 84686.813058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84686.813058                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        90751                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        90751                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 84687.882106                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84687.882106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 84687.882106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84687.882106                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36380                       # number of writebacks
system.cpu0.dcache.writebacks::total            36380                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301691                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301691                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301761                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95315                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95315                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95315                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95315                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7173627907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7173627907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7173627907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7173627907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7173627907                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7173627907                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75262.318701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75262.318701                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75262.318701                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75262.318701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75262.318701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75262.318701                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997077                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017099608                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071485.963340                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997077                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11929459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11929459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11929459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11929459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11929459                       # number of overall hits
system.cpu1.icache.overall_hits::total       11929459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2404404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2404404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2404404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2404404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2404404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2404404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11929473                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11929473                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11929473                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11929473                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11929473                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11929473                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171743.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171743.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171743.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171743.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171743.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171743.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2096170                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2096170                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2096170                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2096170                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2096170                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2096170                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161243.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161243.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161243.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161243.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161243.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161243.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75358                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180730349                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75614                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2390.170458                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.221605                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.778395                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903209                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096791                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9683154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9683154                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7186302                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7186302                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22032                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22032                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16869456                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16869456                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16869456                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16869456                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180025                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180025                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180025                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180025                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180025                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180025                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17332963320                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17332963320                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17332963320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17332963320                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17332963320                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17332963320                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9863179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9863179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7186302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7186302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17049481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17049481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17049481                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17049481                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018252                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018252                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010559                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010559                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010559                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010559                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96280.868324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96280.868324                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96280.868324                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96280.868324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96280.868324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96280.868324                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26109                       # number of writebacks
system.cpu1.dcache.writebacks::total            26109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104667                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104667                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104667                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104667                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75358                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75358                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6194044602                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6194044602                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6194044602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6194044602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6194044602                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6194044602                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004420                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004420                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82194.917620                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82194.917620                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82194.917620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82194.917620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82194.917620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82194.917620                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
