#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13b6a73f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b69a170 .scope module, "tb_random_simple" "tb_random_simple" 3 2;
 .timescale -9 -12;
P_0x13b6a6ff0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x13b6a7030 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x13b6a7070 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x13b6a70b0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x13b6a70f0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x60000372ec70_0 .net "axi_araddr", 39 0, L_0x600002e71570;  1 drivers
v0x60000372ed00_0 .net "axi_arlen", 7 0, L_0x600002e715e0;  1 drivers
v0x60000372ed90_0 .var "axi_arready", 0 0;
v0x60000372ee20_0 .net "axi_arvalid", 0 0, L_0x600002e716c0;  1 drivers
v0x60000372eeb0_0 .net "axi_awaddr", 39 0, L_0x600002e712d0;  1 drivers
v0x60000372ef40_0 .net "axi_awlen", 7 0, L_0x600002e71340;  1 drivers
v0x60000372efd0_0 .var "axi_awready", 0 0;
v0x60000372f060_0 .net "axi_awvalid", 0 0, L_0x600002e713b0;  1 drivers
L_0x14009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000372f0f0_0 .net "axi_bready", 0 0, L_0x14009a968;  1 drivers
v0x60000372f180_0 .var "axi_bresp", 1 0;
v0x60000372f210_0 .var "axi_bvalid", 0 0;
v0x60000372f2a0_0 .var "axi_rdata", 255 0;
v0x60000372f330_0 .var "axi_rlast", 0 0;
v0x60000372f3c0_0 .net "axi_rready", 0 0, L_0x600002e71730;  1 drivers
v0x60000372f450_0 .var "axi_rvalid", 0 0;
v0x60000372f4e0_0 .net "axi_wdata", 255 0, L_0x600002e71420;  1 drivers
v0x60000372f570_0 .net "axi_wlast", 0 0, L_0x600002e71490;  1 drivers
v0x60000372f600_0 .var "axi_wready", 0 0;
v0x60000372f690_0 .net "axi_wvalid", 0 0, L_0x600002e71500;  1 drivers
v0x60000372f720_0 .var "clk", 0 0;
v0x60000372f7b0_0 .var/i "errors", 31 0;
v0x60000372f840_0 .var "global_sync_in", 0 0;
v0x60000372f8d0_0 .var "noc_rx_addr", 19 0;
v0x60000372f960_0 .var "noc_rx_data", 255 0;
v0x60000372f9f0_0 .var "noc_rx_is_instr", 0 0;
v0x60000372fa80_0 .net "noc_rx_ready", 0 0, L_0x600003466da0;  1 drivers
v0x60000372fb10_0 .var "noc_rx_valid", 0 0;
L_0x14009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000372fba0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  1 drivers
L_0x14009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000372fc30_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  1 drivers
v0x60000372fcc0_0 .var "noc_tx_ready", 0 0;
L_0x14009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372fd50_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  1 drivers
v0x60000372fde0_0 .var "row0", 255 0;
v0x60000372fe70_0 .var "row1", 255 0;
v0x60000372ff00_0 .var "row2", 255 0;
v0x600003720000_0 .var "row3", 255 0;
v0x600003720090_0 .var "rst_n", 0 0;
v0x600003720120_0 .var "sync_grant", 0 0;
v0x6000037201b0_0 .net "sync_request", 0 0, L_0x600002e7d340;  1 drivers
v0x600003720240_0 .net "tpc_busy", 0 0, L_0x600002e7d500;  1 drivers
v0x6000037202d0_0 .net "tpc_done", 0 0, L_0x600002e7d3b0;  1 drivers
v0x600003720360_0 .net "tpc_error", 0 0, L_0x600002e7d2d0;  1 drivers
v0x6000037203f0_0 .var "tpc_start", 0 0;
v0x600003720480_0 .var "tpc_start_pc", 19 0;
S_0x13b66b120 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x13b69a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13b810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x13b810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x13b810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x13b810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x13b810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x13b810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x13b810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x13b810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x13b810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x13b810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x13b810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x13b810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x13b810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x13b810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x13b810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x13b810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x13b811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002e7e290 .functor BUFZ 1, v0x60000372c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e70bd0 .functor OR 1, L_0x600003463c00, L_0x600003463de0, C4<0>, C4<0>;
L_0x600002e70c40 .functor AND 1, L_0x600002e70b60, L_0x600002e70bd0, C4<1>, C4<1>;
L_0x600002e70cb0 .functor BUFZ 1, v0x60000372d440_0, C4<0>, C4<0>, C4<0>;
L_0x600002e70d20 .functor BUFZ 1, v0x60000372cf30_0, C4<0>, C4<0>, C4<0>;
L_0x600002e718f0 .functor AND 1, v0x60000372fb10_0, L_0x600003466da0, C4<1>, C4<1>;
L_0x600002e71960 .functor AND 1, L_0x600002e718f0, L_0x600003466e40, C4<1>, C4<1>;
v0x60000372a370_0 .net *"_ivl_24", 19 0, L_0x600003463520;  1 drivers
L_0x14009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372a400_0 .net *"_ivl_27", 3 0, L_0x14009a530;  1 drivers
v0x60000372a490_0 .net *"_ivl_28", 19 0, L_0x6000034635c0;  1 drivers
L_0x14009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000372a520_0 .net *"_ivl_31", 14 0, L_0x14009a578;  1 drivers
L_0x14009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000372a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x14009a5c0;  1 drivers
v0x60000372a640_0 .net *"_ivl_38", 19 0, L_0x6000034637a0;  1 drivers
L_0x14009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372a6d0_0 .net *"_ivl_41", 3 0, L_0x14009a608;  1 drivers
v0x60000372a760_0 .net *"_ivl_42", 19 0, L_0x600003463840;  1 drivers
L_0x14009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372a7f0_0 .net *"_ivl_45", 3 0, L_0x14009a650;  1 drivers
L_0x14009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000372a880_0 .net/2u *"_ivl_48", 2 0, L_0x14009a698;  1 drivers
v0x60000372a910_0 .net *"_ivl_52", 19 0, L_0x600003463a20;  1 drivers
L_0x14009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372a9a0_0 .net *"_ivl_55", 3 0, L_0x14009a6e0;  1 drivers
v0x60000372aa30_0 .net *"_ivl_56", 19 0, L_0x600003463ac0;  1 drivers
L_0x14009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372aac0_0 .net *"_ivl_59", 3 0, L_0x14009a728;  1 drivers
L_0x14009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000372ab50_0 .net *"_ivl_63", 127 0, L_0x14009a770;  1 drivers
v0x60000372abe0_0 .net *"_ivl_65", 127 0, L_0x600003463ca0;  1 drivers
L_0x14009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000372ac70_0 .net/2u *"_ivl_68", 2 0, L_0x14009a7b8;  1 drivers
v0x60000372ad00_0 .net *"_ivl_70", 0 0, L_0x600003463c00;  1 drivers
L_0x14009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000372ad90_0 .net/2u *"_ivl_72", 2 0, L_0x14009a800;  1 drivers
v0x60000372ae20_0 .net *"_ivl_74", 0 0, L_0x600003463de0;  1 drivers
v0x60000372aeb0_0 .net *"_ivl_77", 0 0, L_0x600002e70bd0;  1 drivers
v0x60000372af40_0 .net *"_ivl_87", 0 0, L_0x600002e718f0;  1 drivers
v0x60000372afd0_0 .net *"_ivl_89", 0 0, L_0x600003466e40;  1 drivers
v0x60000372b060_0 .var "act_data_d", 31 0;
v0x60000372b0f0_0 .var "act_valid_d", 0 0;
v0x60000372b180_0 .var "act_valid_d2", 0 0;
v0x60000372b210_0 .net "axi_araddr", 39 0, L_0x600002e71570;  alias, 1 drivers
v0x60000372b2a0_0 .net "axi_arlen", 7 0, L_0x600002e715e0;  alias, 1 drivers
v0x60000372b330_0 .net "axi_arready", 0 0, v0x60000372ed90_0;  1 drivers
v0x60000372b3c0_0 .net "axi_arvalid", 0 0, L_0x600002e716c0;  alias, 1 drivers
v0x60000372b450_0 .net "axi_awaddr", 39 0, L_0x600002e712d0;  alias, 1 drivers
v0x60000372b4e0_0 .net "axi_awlen", 7 0, L_0x600002e71340;  alias, 1 drivers
v0x60000372b570_0 .net "axi_awready", 0 0, v0x60000372efd0_0;  1 drivers
v0x60000372b600_0 .net "axi_awvalid", 0 0, L_0x600002e713b0;  alias, 1 drivers
v0x60000372b690_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x60000372b720_0 .net "axi_bresp", 1 0, v0x60000372f180_0;  1 drivers
v0x60000372b7b0_0 .net "axi_bvalid", 0 0, v0x60000372f210_0;  1 drivers
v0x60000372b840_0 .net "axi_rdata", 255 0, v0x60000372f2a0_0;  1 drivers
v0x60000372b8d0_0 .net "axi_rlast", 0 0, v0x60000372f330_0;  1 drivers
v0x60000372b960_0 .net "axi_rready", 0 0, L_0x600002e71730;  alias, 1 drivers
v0x60000372b9f0_0 .net "axi_rvalid", 0 0, v0x60000372f450_0;  1 drivers
v0x60000372ba80_0 .net "axi_wdata", 255 0, L_0x600002e71420;  alias, 1 drivers
v0x60000372bb10_0 .net "axi_wlast", 0 0, L_0x600002e71490;  alias, 1 drivers
v0x60000372bba0_0 .net "axi_wready", 0 0, v0x60000372f600_0;  1 drivers
v0x60000372bc30_0 .net "axi_wvalid", 0 0, L_0x600002e71500;  alias, 1 drivers
v0x60000372bcc0_0 .net "clk", 0 0, v0x60000372f720_0;  1 drivers
v0x60000372bd50_0 .net "dma_lcp_done", 0 0, L_0x600002e710a0;  1 drivers
v0x60000372bde0_0 .net "dma_lcp_ready", 0 0, L_0x600003465ea0;  1 drivers
v0x60000372be70_0 .net "dma_sram_addr", 19 0, v0x600003748e10_0;  1 drivers
v0x60000372bf00_0 .net "dma_sram_rdata", 255 0, L_0x600002e71880;  1 drivers
v0x60000372c000_0 .net "dma_sram_re", 0 0, L_0x600002e71260;  1 drivers
v0x60000372c090_0 .net "dma_sram_ready", 0 0, L_0x600003466d00;  1 drivers
v0x60000372c120_0 .net "dma_sram_wdata", 255 0, L_0x600002e71180;  1 drivers
v0x60000372c1b0_0 .net "dma_sram_we", 0 0, L_0x600002e711f0;  1 drivers
v0x60000372c240_0 .net "global_sync_in", 0 0, v0x60000372f840_0;  1 drivers
v0x60000372c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000372c360_0 .var "instr_rdata_reg", 127 0;
v0x60000372c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000372c480_0 .net "lcp_dma_cmd", 127 0, v0x60000374a910_0;  1 drivers
v0x60000372c510_0 .net "lcp_dma_valid", 0 0, L_0x600002e7d5e0;  1 drivers
v0x60000372c5a0_0 .net "lcp_imem_addr", 19 0, L_0x600002e7d810;  1 drivers
v0x60000372c630_0 .net "lcp_imem_data", 127 0, v0x60000372c360_0;  1 drivers
v0x60000372c6c0_0 .net "lcp_imem_re", 0 0, L_0x600002e7d880;  1 drivers
v0x60000372c750_0 .net "lcp_imem_valid", 0 0, L_0x600002e7e290;  1 drivers
v0x60000372c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000374b600_0;  1 drivers
v0x60000372c870_0 .net "lcp_mxu_valid", 0 0, L_0x600002e7d7a0;  1 drivers
v0x60000372c900_0 .net "lcp_vpu_cmd", 127 0, v0x60000374c240_0;  1 drivers
v0x60000372c990_0 .net "lcp_vpu_valid", 0 0, L_0x600002e7d6c0;  1 drivers
v0x60000372ca20_0 .net "mxu_a_addr", 19 0, L_0x6000034638e0;  1 drivers
v0x60000372cab0_0 .net "mxu_a_rdata", 255 0, L_0x600002e717a0;  1 drivers
v0x60000372cb40_0 .net "mxu_a_re", 0 0, L_0x600003463980;  1 drivers
v0x60000372cbd0_0 .net "mxu_a_ready", 0 0, L_0x600003466bc0;  1 drivers
v0x60000372cc60_0 .net "mxu_cfg_k", 15 0, L_0x60000346d860;  1 drivers
v0x60000372ccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000346d720;  1 drivers
v0x60000372cd80_0 .net "mxu_cfg_n", 15 0, L_0x60000346d7c0;  1 drivers
v0x60000372ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000372cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000372cf30_0 .var "mxu_done_reg", 0 0;
v0x60000372cfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000346d540;  1 drivers
v0x60000372d050_0 .net "mxu_lcp_done", 0 0, L_0x600002e70d20;  1 drivers
v0x60000372d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002e70cb0;  1 drivers
v0x60000372d170_0 .net "mxu_o_addr", 19 0, L_0x600003463b60;  1 drivers
v0x60000372d200_0 .net "mxu_o_ready", 0 0, L_0x600003466c60;  1 drivers
v0x60000372d290_0 .net "mxu_o_wdata", 255 0, L_0x600003463d40;  1 drivers
v0x60000372d320_0 .net "mxu_o_we", 0 0, L_0x600002e70c40;  1 drivers
v0x60000372d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000372d440_0 .var "mxu_ready_reg", 0 0;
v0x60000372d4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000346d5e0;  1 drivers
v0x60000372d560_0 .net "mxu_src1_addr", 15 0, L_0x60000346d680;  1 drivers
v0x60000372d5f0_0 .var "mxu_start_array", 0 0;
v0x60000372d680_0 .var "mxu_start_array_d", 0 0;
v0x60000372d710_0 .var "mxu_state", 2 0;
v0x60000372d7a0_0 .net "mxu_subop", 7 0, L_0x60000346d4a0;  1 drivers
v0x60000372d830_0 .net "mxu_w_addr", 19 0, L_0x600003463660;  1 drivers
v0x60000372d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000037578d0_0;  1 drivers
v0x60000372d950_0 .net "mxu_w_re", 0 0, L_0x600003463700;  1 drivers
v0x60000372d9e0_0 .net "mxu_w_ready", 0 0, L_0x600003466a80;  1 drivers
v0x60000372da70_0 .net "noc_data_write", 0 0, L_0x600002e71960;  1 drivers
v0x60000372db00_0 .net "noc_rx_addr", 19 0, v0x60000372f8d0_0;  1 drivers
v0x60000372db90_0 .net "noc_rx_data", 255 0, v0x60000372f960_0;  1 drivers
v0x60000372dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000372f9f0_0;  1 drivers
v0x60000372dcb0_0 .net "noc_rx_ready", 0 0, L_0x600003466da0;  alias, 1 drivers
v0x60000372dd40_0 .net "noc_rx_valid", 0 0, v0x60000372fb10_0;  1 drivers
v0x60000372ddd0_0 .net "noc_tx_addr", 19 0, L_0x14009a9f8;  alias, 1 drivers
v0x60000372de60_0 .net "noc_tx_data", 255 0, L_0x14009a9b0;  alias, 1 drivers
v0x60000372def0_0 .net "noc_tx_ready", 0 0, v0x60000372fcc0_0;  1 drivers
v0x60000372df80_0 .net "noc_tx_valid", 0 0, L_0x14009aa40;  alias, 1 drivers
v0x60000372e010_0 .net "rst_n", 0 0, v0x600003720090_0;  1 drivers
v0x60000372e0a0_0 .net "sync_grant", 0 0, v0x600003720120_0;  1 drivers
v0x60000372e130_0 .net "sync_request", 0 0, L_0x600002e7d340;  alias, 1 drivers
v0x60000372e1c0_0 .net "systolic_busy", 0 0, L_0x600002e70a80;  1 drivers
v0x60000372e250_0 .net "systolic_done", 0 0, L_0x600003463020;  1 drivers
v0x60000372e2e0_0 .net "systolic_result", 127 0, L_0x600003462bc0;  1 drivers
v0x60000372e370_0 .net "systolic_result_valid", 0 0, L_0x600002e70b60;  1 drivers
v0x60000372e400_0 .net "tpc_busy", 0 0, L_0x600002e7d500;  alias, 1 drivers
v0x60000372e490_0 .net "tpc_done", 0 0, L_0x600002e7d3b0;  alias, 1 drivers
v0x60000372e520_0 .net "tpc_error", 0 0, L_0x600002e7d2d0;  alias, 1 drivers
v0x60000372e5b0_0 .net "tpc_start", 0 0, v0x6000037203f0_0;  1 drivers
v0x60000372e640_0 .net "tpc_start_pc", 19 0, v0x600003720480_0;  1 drivers
v0x60000372e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002e70e70;  1 drivers
v0x60000372e760_0 .net "vpu_lcp_ready", 0 0, L_0x6000034659a0;  1 drivers
v0x60000372e7f0_0 .net "vpu_sram_addr", 19 0, v0x600003729710_0;  1 drivers
v0x60000372e880_0 .net "vpu_sram_rdata", 255 0, L_0x600002e71810;  1 drivers
v0x60000372e910_0 .net "vpu_sram_re", 0 0, L_0x600002e71030;  1 drivers
v0x60000372e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600003466b20;  1 drivers
v0x60000372ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600002e70f50;  1 drivers
v0x60000372eac0_0 .net "vpu_sram_we", 0 0, L_0x600002e70fc0;  1 drivers
v0x60000372eb50_0 .var "weight_load_col_d", 1 0;
v0x60000372ebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000346d4a0 .part v0x60000374b600_0, 112, 8;
L_0x60000346d540 .part v0x60000374b600_0, 96, 16;
L_0x60000346d5e0 .part v0x60000374b600_0, 80, 16;
L_0x60000346d680 .part v0x60000374b600_0, 64, 16;
L_0x60000346d720 .part v0x60000374b600_0, 48, 16;
L_0x60000346d7c0 .part v0x60000374b600_0, 32, 16;
L_0x60000346d860 .part v0x60000374b600_0, 16, 16;
L_0x600003463480 .part v0x6000037578d0_0, 0, 32;
L_0x600003463520 .concat [ 16 4 0 0], L_0x60000346d680, L_0x14009a530;
L_0x6000034635c0 .concat [ 5 15 0 0], v0x60000372ce10_0, L_0x14009a578;
L_0x600003463660 .arith/sum 20, L_0x600003463520, L_0x6000034635c0;
L_0x600003463700 .cmp/eq 3, v0x60000372d710_0, L_0x14009a5c0;
L_0x6000034637a0 .concat [ 16 4 0 0], L_0x60000346d5e0, L_0x14009a608;
L_0x600003463840 .concat [ 16 4 0 0], v0x60000372cea0_0, L_0x14009a650;
L_0x6000034638e0 .arith/sum 20, L_0x6000034637a0, L_0x600003463840;
L_0x600003463980 .cmp/eq 3, v0x60000372d710_0, L_0x14009a698;
L_0x600003463a20 .concat [ 16 4 0 0], L_0x60000346d540, L_0x14009a6e0;
L_0x600003463ac0 .concat [ 16 4 0 0], v0x60000372d3b0_0, L_0x14009a728;
L_0x600003463b60 .arith/sum 20, L_0x600003463a20, L_0x600003463ac0;
L_0x600003463ca0 .part L_0x600003462bc0, 0, 128;
L_0x600003463d40 .concat [ 128 128 0 0], L_0x600003463ca0, L_0x14009a770;
L_0x600003463c00 .cmp/eq 3, v0x60000372d710_0, L_0x14009a7b8;
L_0x600003463de0 .cmp/eq 3, v0x60000372d710_0, L_0x14009a800;
L_0x600003466da0 .reduce/nor L_0x600002e7d500;
L_0x600003466e40 .reduce/nor v0x60000372f9f0_0;
S_0x13b694f80 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x13b66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13b81b400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x13b81b440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x13b81b480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x13b81b4c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x13b81b500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x13b81b540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x13b81b580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x13b81b5c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x13b81b600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x13b81b640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x13b81b680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x13b81b6c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x13b81b700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x13b81b740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x13b81b780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x13b81b7c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x13b81b800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x13b81b840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x13b81b880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x13b81b8c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x13b81b900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002e710a0 .functor BUFZ 1, v0x600003748510_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71180 .functor BUFZ 256, v0x600003749170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e711f0 .functor BUFZ 1, v0x600003749290_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71260 .functor BUFZ 1, v0x600003748fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e712d0 .functor BUFZ 40, v0x600003777450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002e71340 .functor BUFZ 8, v0x600003777570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002e713b0 .functor BUFZ 1, v0x600003777720_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71420 .functor BUFZ 256, v0x600003777cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e71490 .functor BUFZ 1, v0x600003777de0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71500 .functor BUFZ 1, v0x6000037706c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71570 .functor BUFZ 40, v0x600003777060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002e715e0 .functor BUFZ 8, v0x600003777180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002e716c0 .functor BUFZ 1, v0x600003777330_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71730 .functor BUFZ 1, v0x600003777b10_0, C4<0>, C4<0>, C4<0>;
L_0x14009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003776f40_0 .net/2u *"_ivl_14", 3 0, L_0x14009a920;  1 drivers
v0x600003776fd0_0 .net "axi_araddr", 39 0, L_0x600002e71570;  alias, 1 drivers
v0x600003777060_0 .var "axi_araddr_reg", 39 0;
v0x6000037770f0_0 .net "axi_arlen", 7 0, L_0x600002e715e0;  alias, 1 drivers
v0x600003777180_0 .var "axi_arlen_reg", 7 0;
v0x600003777210_0 .net "axi_arready", 0 0, v0x60000372ed90_0;  alias, 1 drivers
v0x6000037772a0_0 .net "axi_arvalid", 0 0, L_0x600002e716c0;  alias, 1 drivers
v0x600003777330_0 .var "axi_arvalid_reg", 0 0;
v0x6000037773c0_0 .net "axi_awaddr", 39 0, L_0x600002e712d0;  alias, 1 drivers
v0x600003777450_0 .var "axi_awaddr_reg", 39 0;
v0x6000037774e0_0 .net "axi_awlen", 7 0, L_0x600002e71340;  alias, 1 drivers
v0x600003777570_0 .var "axi_awlen_reg", 7 0;
v0x600003777600_0 .net "axi_awready", 0 0, v0x60000372efd0_0;  alias, 1 drivers
v0x600003777690_0 .net "axi_awvalid", 0 0, L_0x600002e713b0;  alias, 1 drivers
v0x600003777720_0 .var "axi_awvalid_reg", 0 0;
v0x6000037777b0_0 .net "axi_bready", 0 0, L_0x14009a968;  alias, 1 drivers
v0x600003777840_0 .net "axi_bresp", 1 0, v0x60000372f180_0;  alias, 1 drivers
v0x6000037778d0_0 .net "axi_bvalid", 0 0, v0x60000372f210_0;  alias, 1 drivers
v0x600003777960_0 .net "axi_rdata", 255 0, v0x60000372f2a0_0;  alias, 1 drivers
v0x6000037779f0_0 .net "axi_rlast", 0 0, v0x60000372f330_0;  alias, 1 drivers
v0x600003777a80_0 .net "axi_rready", 0 0, L_0x600002e71730;  alias, 1 drivers
v0x600003777b10_0 .var "axi_rready_reg", 0 0;
v0x600003777ba0_0 .net "axi_rvalid", 0 0, v0x60000372f450_0;  alias, 1 drivers
v0x600003777c30_0 .net "axi_wdata", 255 0, L_0x600002e71420;  alias, 1 drivers
v0x600003777cc0_0 .var "axi_wdata_reg", 255 0;
v0x600003777d50_0 .net "axi_wlast", 0 0, L_0x600002e71490;  alias, 1 drivers
v0x600003777de0_0 .var "axi_wlast_reg", 0 0;
v0x600003777e70_0 .net "axi_wready", 0 0, v0x60000372f600_0;  alias, 1 drivers
v0x600003777f00_0 .net "axi_wvalid", 0 0, L_0x600002e71500;  alias, 1 drivers
v0x6000037706c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003770630_0 .net "cfg_cols", 11 0, L_0x600003465cc0;  1 drivers
v0x600003748000_0 .net "cfg_rows", 11 0, L_0x600003465c20;  1 drivers
v0x600003748090_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003748120_0 .net "cmd", 127 0, v0x60000374a910_0;  alias, 1 drivers
v0x6000037481b0_0 .net "cmd_done", 0 0, L_0x600002e710a0;  alias, 1 drivers
v0x600003748240_0 .net "cmd_ready", 0 0, L_0x600003465ea0;  alias, 1 drivers
v0x6000037482d0_0 .net "cmd_valid", 0 0, L_0x600002e7d5e0;  alias, 1 drivers
v0x600003748360_0 .var "col_count", 11 0;
v0x6000037483f0_0 .var "cols_cfg", 11 0;
v0x600003748480_0 .var "data_buf", 255 0;
v0x600003748510_0 .var "done_reg", 0 0;
v0x6000037485a0_0 .net "ext_addr", 39 0, L_0x600003465ae0;  1 drivers
v0x600003748630_0 .var "ext_base", 39 0;
v0x6000037486c0_0 .var "ext_ptr", 39 0;
v0x600003748750_0 .net "ext_stride", 11 0, L_0x600003465d60;  1 drivers
v0x6000037487e0_0 .var "ext_stride_cfg", 11 0;
v0x600003748870_0 .net "int_addr", 19 0, L_0x600003465b80;  1 drivers
v0x600003748900_0 .var "int_base", 19 0;
v0x600003748990_0 .var "int_ptr", 19 0;
v0x600003748a20_0 .net "int_stride", 11 0, L_0x600003465e00;  1 drivers
v0x600003748ab0_0 .var "int_stride_cfg", 11 0;
v0x600003748b40_0 .var "op_type", 7 0;
v0x600003748bd0_0 .var "row_count", 11 0;
v0x600003748c60_0 .var "rows_cfg", 11 0;
v0x600003748cf0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003748d80_0 .net "sram_addr", 19 0, v0x600003748e10_0;  alias, 1 drivers
v0x600003748e10_0 .var "sram_addr_reg", 19 0;
v0x600003748ea0_0 .net "sram_rdata", 255 0, L_0x600002e71880;  alias, 1 drivers
v0x600003748f30_0 .net "sram_re", 0 0, L_0x600002e71260;  alias, 1 drivers
v0x600003748fc0_0 .var "sram_re_reg", 0 0;
v0x600003749050_0 .net "sram_ready", 0 0, L_0x600003466d00;  alias, 1 drivers
v0x6000037490e0_0 .net "sram_wdata", 255 0, L_0x600002e71180;  alias, 1 drivers
v0x600003749170_0 .var "sram_wdata_reg", 255 0;
v0x600003749200_0 .net "sram_we", 0 0, L_0x600002e711f0;  alias, 1 drivers
v0x600003749290_0 .var "sram_we_reg", 0 0;
v0x600003749320_0 .var "state", 3 0;
v0x6000037493b0_0 .net "subop", 7 0, L_0x600003465a40;  1 drivers
E_0x6000010318c0/0 .event negedge, v0x600003748cf0_0;
E_0x6000010318c0/1 .event posedge, v0x600003748090_0;
E_0x6000010318c0 .event/or E_0x6000010318c0/0, E_0x6000010318c0/1;
L_0x600003465a40 .part v0x60000374a910_0, 112, 8;
L_0x600003465ae0 .part v0x60000374a910_0, 72, 40;
L_0x600003465b80 .part v0x60000374a910_0, 52, 20;
L_0x600003465c20 .part v0x60000374a910_0, 40, 12;
L_0x600003465cc0 .part v0x60000374a910_0, 28, 12;
L_0x600003465d60 .part v0x60000374a910_0, 16, 12;
L_0x600003465e00 .part v0x60000374a910_0, 4, 12;
L_0x600003465ea0 .cmp/eq 4, v0x600003749320_0, L_0x14009a920;
S_0x13b66ace0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x13b66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13b80f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13b80f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13b80f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13b80f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13b80f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13b80f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13b80f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13b80f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13b80f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13b80f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13b80f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13b80f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13b80f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13b80f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13b80f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13b80f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13b80f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13b80f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13b80f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13b80f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13b80f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13b80f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13b80f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13b80f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13b80fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13b80fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13b80fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002e7e300 .functor AND 1, L_0x60000346c820, L_0x60000346c5a0, C4<1>, C4<1>;
L_0x600002e7da40 .functor AND 1, L_0x600002e7e300, L_0x60000346cdc0, C4<1>, C4<1>;
L_0x600002e7d810 .functor BUFZ 20, v0x60000374af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002e7d880 .functor BUFZ 1, v0x60000374b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d7a0 .functor BUFZ 1, v0x60000374b840_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d6c0 .functor BUFZ 1, v0x60000374c480_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d5e0 .functor BUFZ 1, v0x60000374ab50_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d490 .functor AND 1, L_0x60000346d220, L_0x60000346d2c0, C4<1>, C4<1>;
L_0x600002e7d500 .functor AND 1, L_0x600002e7d490, L_0x60000346d360, C4<1>, C4<1>;
L_0x600002e7d3b0 .functor BUFZ 1, v0x60000374ac70_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d2d0 .functor BUFZ 1, v0x60000374ad90_0, C4<0>, C4<0>, C4<0>;
L_0x600002e7d340 .functor BUFZ 1, v0x60000374c090_0, C4<0>, C4<0>, C4<0>;
L_0x140098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037494d0_0 .net *"_ivl_11", 23 0, L_0x140098010;  1 drivers
L_0x140098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749560_0 .net/2u *"_ivl_12", 31 0, L_0x140098058;  1 drivers
v0x6000037495f0_0 .net *"_ivl_14", 0 0, L_0x60000346c820;  1 drivers
v0x600003749680_0 .net *"_ivl_16", 31 0, L_0x60000346c640;  1 drivers
L_0x1400980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749710_0 .net *"_ivl_19", 23 0, L_0x1400980a0;  1 drivers
L_0x1400980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037497a0_0 .net/2u *"_ivl_20", 31 0, L_0x1400980e8;  1 drivers
v0x600003749830_0 .net *"_ivl_22", 0 0, L_0x60000346c5a0;  1 drivers
v0x6000037498c0_0 .net *"_ivl_25", 0 0, L_0x600002e7e300;  1 drivers
v0x600003749950_0 .net *"_ivl_26", 31 0, L_0x60000346c500;  1 drivers
L_0x140098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037499e0_0 .net *"_ivl_29", 23 0, L_0x140098130;  1 drivers
L_0x140098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749a70_0 .net/2u *"_ivl_30", 31 0, L_0x140098178;  1 drivers
v0x600003749b00_0 .net *"_ivl_32", 0 0, L_0x60000346cdc0;  1 drivers
v0x600003749b90_0 .net *"_ivl_36", 31 0, L_0x60000346ce60;  1 drivers
L_0x1400981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749c20_0 .net *"_ivl_39", 23 0, L_0x1400981c0;  1 drivers
L_0x140098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749cb0_0 .net/2u *"_ivl_40", 31 0, L_0x140098208;  1 drivers
v0x600003749d40_0 .net *"_ivl_44", 31 0, L_0x60000346cfa0;  1 drivers
L_0x140098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749dd0_0 .net *"_ivl_47", 23 0, L_0x140098250;  1 drivers
L_0x140098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749e60_0 .net/2u *"_ivl_48", 31 0, L_0x140098298;  1 drivers
v0x600003749ef0_0 .net *"_ivl_52", 31 0, L_0x60000346d0e0;  1 drivers
L_0x1400982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003749f80_0 .net *"_ivl_55", 23 0, L_0x1400982e0;  1 drivers
L_0x140098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000374a010_0 .net/2u *"_ivl_56", 31 0, L_0x140098328;  1 drivers
L_0x140098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000374a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x140098370;  1 drivers
v0x60000374a130_0 .net *"_ivl_78", 0 0, L_0x60000346d220;  1 drivers
v0x60000374a1c0_0 .net *"_ivl_8", 31 0, L_0x60000346cd20;  1 drivers
L_0x1400983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000374a250_0 .net/2u *"_ivl_80", 3 0, L_0x1400983b8;  1 drivers
v0x60000374a2e0_0 .net *"_ivl_82", 0 0, L_0x60000346d2c0;  1 drivers
v0x60000374a370_0 .net *"_ivl_85", 0 0, L_0x600002e7d490;  1 drivers
L_0x140098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000374a400_0 .net/2u *"_ivl_86", 3 0, L_0x140098400;  1 drivers
v0x60000374a490_0 .net *"_ivl_88", 0 0, L_0x60000346d360;  1 drivers
v0x60000374a520_0 .net "all_done", 0 0, L_0x600002e7da40;  1 drivers
v0x60000374a5b0_0 .net "busy", 0 0, L_0x600002e7d500;  alias, 1 drivers
v0x60000374a640_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000374a6d0_0 .var "decoded_opcode", 7 0;
v0x60000374a760_0 .var "decoded_subop", 7 0;
v0x60000374a7f0_0 .net "dma_clear", 0 0, L_0x60000346d180;  1 drivers
v0x60000374a880_0 .net "dma_cmd", 127 0, v0x60000374a910_0;  alias, 1 drivers
v0x60000374a910_0 .var "dma_cmd_reg", 127 0;
v0x60000374a9a0_0 .net "dma_done", 0 0, L_0x600002e710a0;  alias, 1 drivers
v0x60000374aa30_0 .net "dma_ready", 0 0, L_0x600003465ea0;  alias, 1 drivers
v0x60000374aac0_0 .net "dma_valid", 0 0, L_0x600002e7d5e0;  alias, 1 drivers
v0x60000374ab50_0 .var "dma_valid_reg", 0 0;
v0x60000374abe0_0 .net "done", 0 0, L_0x600002e7d3b0;  alias, 1 drivers
v0x60000374ac70_0 .var "done_reg", 0 0;
v0x60000374ad00_0 .net "error", 0 0, L_0x600002e7d2d0;  alias, 1 drivers
v0x60000374ad90_0 .var "error_reg", 0 0;
v0x60000374ae20_0 .net "global_sync_in", 0 0, v0x60000372f840_0;  alias, 1 drivers
v0x60000374aeb0_0 .net "imem_addr", 19 0, L_0x600002e7d810;  alias, 1 drivers
v0x60000374af40_0 .var "imem_addr_reg", 19 0;
v0x60000374afd0_0 .net "imem_data", 127 0, v0x60000372c360_0;  alias, 1 drivers
v0x60000374b060_0 .net "imem_re", 0 0, L_0x600002e7d880;  alias, 1 drivers
v0x60000374b0f0_0 .var "imem_re_reg", 0 0;
v0x60000374b180_0 .net "imem_valid", 0 0, L_0x600002e7e290;  alias, 1 drivers
v0x60000374b210_0 .var "instr_reg", 127 0;
v0x60000374b2a0_0 .net "loop_count", 15 0, L_0x60000346cbe0;  1 drivers
v0x60000374b330 .array "loop_counter", 3 0, 15 0;
v0x60000374b3c0_0 .var "loop_sp", 1 0;
v0x60000374b450 .array "loop_start_addr", 3 0, 19 0;
v0x60000374b4e0_0 .net "mxu_clear", 0 0, L_0x60000346cf00;  1 drivers
v0x60000374b570_0 .net "mxu_cmd", 127 0, v0x60000374b600_0;  alias, 1 drivers
v0x60000374b600_0 .var "mxu_cmd_reg", 127 0;
v0x60000374b690_0 .net "mxu_done", 0 0, L_0x600002e70d20;  alias, 1 drivers
v0x60000374b720_0 .net "mxu_ready", 0 0, L_0x600002e70cb0;  alias, 1 drivers
v0x60000374b7b0_0 .net "mxu_valid", 0 0, L_0x600002e7d7a0;  alias, 1 drivers
v0x60000374b840_0 .var "mxu_valid_reg", 0 0;
v0x60000374b8d0_0 .net "opcode", 7 0, L_0x60000346caa0;  1 drivers
v0x60000374b960_0 .var "pc", 19 0;
v0x60000374b9f0_0 .var "pending_dma", 7 0;
v0x60000374ba80_0 .var "pending_mxu", 7 0;
v0x60000374bb10_0 .var "pending_vpu", 7 0;
v0x60000374bba0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000374bc30_0 .net "start", 0 0, v0x6000037203f0_0;  alias, 1 drivers
v0x60000374bcc0_0 .net "start_pc", 19 0, v0x600003720480_0;  alias, 1 drivers
v0x60000374bd50_0 .var "state", 3 0;
v0x60000374bde0_0 .net "subop", 7 0, L_0x60000346cb40;  1 drivers
v0x60000374be70_0 .net "sync_grant", 0 0, v0x600003720120_0;  alias, 1 drivers
v0x60000374bf00_0 .net "sync_mask", 7 0, L_0x60000346cc80;  1 drivers
v0x60000374c000_0 .net "sync_request", 0 0, L_0x600002e7d340;  alias, 1 drivers
v0x60000374c090_0 .var "sync_request_reg", 0 0;
v0x60000374c120_0 .net "vpu_clear", 0 0, L_0x60000346d040;  1 drivers
v0x60000374c1b0_0 .net "vpu_cmd", 127 0, v0x60000374c240_0;  alias, 1 drivers
v0x60000374c240_0 .var "vpu_cmd_reg", 127 0;
v0x60000374c2d0_0 .net "vpu_done", 0 0, L_0x600002e70e70;  alias, 1 drivers
v0x60000374c360_0 .net "vpu_ready", 0 0, L_0x6000034659a0;  alias, 1 drivers
v0x60000374c3f0_0 .net "vpu_valid", 0 0, L_0x600002e7d6c0;  alias, 1 drivers
v0x60000374c480_0 .var "vpu_valid_reg", 0 0;
L_0x60000346caa0 .part v0x60000372c360_0, 120, 8;
L_0x60000346cb40 .part v0x60000372c360_0, 112, 8;
L_0x60000346cbe0 .part v0x60000372c360_0, 32, 16;
L_0x60000346cc80 .part v0x60000372c360_0, 104, 8;
L_0x60000346cd20 .concat [ 8 24 0 0], v0x60000374ba80_0, L_0x140098010;
L_0x60000346c820 .cmp/eq 32, L_0x60000346cd20, L_0x140098058;
L_0x60000346c640 .concat [ 8 24 0 0], v0x60000374bb10_0, L_0x1400980a0;
L_0x60000346c5a0 .cmp/eq 32, L_0x60000346c640, L_0x1400980e8;
L_0x60000346c500 .concat [ 8 24 0 0], v0x60000374b9f0_0, L_0x140098130;
L_0x60000346cdc0 .cmp/eq 32, L_0x60000346c500, L_0x140098178;
L_0x60000346ce60 .concat [ 8 24 0 0], v0x60000374ba80_0, L_0x1400981c0;
L_0x60000346cf00 .cmp/eq 32, L_0x60000346ce60, L_0x140098208;
L_0x60000346cfa0 .concat [ 8 24 0 0], v0x60000374bb10_0, L_0x140098250;
L_0x60000346d040 .cmp/eq 32, L_0x60000346cfa0, L_0x140098298;
L_0x60000346d0e0 .concat [ 8 24 0 0], v0x60000374b9f0_0, L_0x1400982e0;
L_0x60000346d180 .cmp/eq 32, L_0x60000346d0e0, L_0x140098328;
L_0x60000346d220 .cmp/ne 4, v0x60000374bd50_0, L_0x140098370;
L_0x60000346d2c0 .cmp/ne 4, v0x60000374bd50_0, L_0x1400983b8;
L_0x60000346d360 .cmp/ne 4, v0x60000374bd50_0, L_0x140098400;
S_0x13b66a8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13b66ace0;
 .timescale 0 0;
v0x600003749440_0 .var/i "i", 31 0;
S_0x13b690730 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x13b66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13b68e0e0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13b68e120 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13b68e160 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13b68e1a0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13b68e1e0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13b68e220 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13b68e260 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13b68e2a0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002e70850 .functor OR 1, L_0x600003462c60, L_0x600003462d00, C4<0>, C4<0>;
L_0x600002e708c0 .functor AND 1, L_0x600003462da0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e70930 .functor AND 1, L_0x600002e708c0, L_0x600003462e40, C4<1>, C4<1>;
L_0x600002e709a0 .functor OR 1, L_0x600002e70850, L_0x600002e70930, C4<0>, C4<0>;
L_0x600002e70a10 .functor BUFZ 1, L_0x600002e709a0, C4<0>, C4<0>, C4<0>;
L_0x600002e70a80 .functor AND 1, L_0x600003462ee0, L_0x600003462f80, C4<1>, C4<1>;
L_0x600002e70af0 .functor AND 1, L_0x600003463160, L_0x600003463200, C4<1>, C4<1>;
L_0x600002e70b60 .functor AND 1, L_0x600002e70af0, L_0x6000034633e0, C4<1>, C4<1>;
v0x600003752d00_0 .net *"_ivl_101", 0 0, L_0x6000034633e0;  1 drivers
L_0x14009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003752d90_0 .net/2u *"_ivl_37", 2 0, L_0x14009a188;  1 drivers
v0x600003752e20_0 .net *"_ivl_39", 0 0, L_0x600003462c60;  1 drivers
L_0x14009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003752eb0_0 .net/2u *"_ivl_41", 2 0, L_0x14009a1d0;  1 drivers
v0x600003752f40_0 .net *"_ivl_43", 0 0, L_0x600003462d00;  1 drivers
v0x600003752fd0_0 .net *"_ivl_46", 0 0, L_0x600002e70850;  1 drivers
L_0x14009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003753060_0 .net/2u *"_ivl_47", 2 0, L_0x14009a218;  1 drivers
v0x6000037530f0_0 .net *"_ivl_49", 0 0, L_0x600003462da0;  1 drivers
v0x600003753180_0 .net *"_ivl_52", 0 0, L_0x600002e708c0;  1 drivers
v0x600003753210_0 .net *"_ivl_54", 0 0, L_0x600003462e40;  1 drivers
v0x6000037532a0_0 .net *"_ivl_56", 0 0, L_0x600002e70930;  1 drivers
L_0x14009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003753330_0 .net/2u *"_ivl_61", 2 0, L_0x14009a260;  1 drivers
v0x6000037533c0_0 .net *"_ivl_63", 0 0, L_0x600003462ee0;  1 drivers
L_0x14009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003753450_0 .net/2u *"_ivl_65", 2 0, L_0x14009a2a8;  1 drivers
v0x6000037534e0_0 .net *"_ivl_67", 0 0, L_0x600003462f80;  1 drivers
L_0x14009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003753570_0 .net/2u *"_ivl_71", 2 0, L_0x14009a2f0;  1 drivers
L_0x14009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003753600_0 .net/2u *"_ivl_75", 2 0, L_0x14009a338;  1 drivers
L_0x14009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003753690_0 .net/2u *"_ivl_81", 2 0, L_0x14009a3c8;  1 drivers
v0x600003753720_0 .net *"_ivl_83", 0 0, L_0x600003463160;  1 drivers
v0x6000037537b0_0 .net *"_ivl_85", 0 0, L_0x600003463200;  1 drivers
v0x600003753840_0 .net *"_ivl_88", 0 0, L_0x600002e70af0;  1 drivers
v0x6000037538d0_0 .net *"_ivl_89", 31 0, L_0x6000034632a0;  1 drivers
L_0x14009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003753960_0 .net *"_ivl_92", 15 0, L_0x14009a410;  1 drivers
L_0x14009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000037539f0_0 .net *"_ivl_93", 31 0, L_0x14009aa88;  1 drivers
L_0x14009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003753a80_0 .net/2u *"_ivl_97", 31 0, L_0x14009a458;  1 drivers
v0x600003753b10_0 .net *"_ivl_99", 31 0, L_0x600003463340;  1 drivers
v0x600003753ba0_0 .net "act_data", 31 0, v0x60000372b060_0;  1 drivers
v0x600003753c30 .array "act_h", 19 0;
v0x600003753c30_0 .net v0x600003753c30 0, 7 0, L_0x600002e7d180; 1 drivers
v0x600003753c30_1 .net v0x600003753c30 1, 7 0, v0x60000374d5f0_0; 1 drivers
v0x600003753c30_2 .net v0x600003753c30 2, 7 0, v0x60000374eb50_0; 1 drivers
v0x600003753c30_3 .net v0x600003753c30 3, 7 0, v0x600003740120_0; 1 drivers
v0x600003753c30_4 .net v0x600003753c30 4, 7 0, v0x600003741680_0; 1 drivers
v0x600003753c30_5 .net v0x600003753c30 5, 7 0, L_0x600002e7d030; 1 drivers
v0x600003753c30_6 .net v0x600003753c30 6, 7 0, v0x600003742be0_0; 1 drivers
v0x600003753c30_7 .net v0x600003753c30 7, 7 0, v0x6000037441b0_0; 1 drivers
v0x600003753c30_8 .net v0x600003753c30 8, 7 0, v0x600003745710_0; 1 drivers
v0x600003753c30_9 .net v0x600003753c30 9, 7 0, v0x600003746c70_0; 1 drivers
v0x600003753c30_10 .net v0x600003753c30 10, 7 0, L_0x600002e7d0a0; 1 drivers
v0x600003753c30_11 .net v0x600003753c30 11, 7 0, v0x600003758240_0; 1 drivers
v0x600003753c30_12 .net v0x600003753c30 12, 7 0, v0x6000037597a0_0; 1 drivers
v0x600003753c30_13 .net v0x600003753c30 13, 7 0, v0x60000375ad00_0; 1 drivers
v0x600003753c30_14 .net v0x600003753c30 14, 7 0, v0x60000375c2d0_0; 1 drivers
v0x600003753c30_15 .net v0x600003753c30 15, 7 0, L_0x600002e7cf50; 1 drivers
v0x600003753c30_16 .net v0x600003753c30 16, 7 0, v0x60000375d830_0; 1 drivers
v0x600003753c30_17 .net v0x600003753c30 17, 7 0, v0x60000375ed90_0; 1 drivers
v0x600003753c30_18 .net v0x600003753c30 18, 7 0, v0x600003750360_0; 1 drivers
v0x600003753c30_19 .net v0x600003753c30 19, 7 0, v0x6000037518c0_0; 1 drivers
v0x600003753cc0_0 .net "act_ready", 0 0, L_0x6000034630c0;  1 drivers
v0x600003753d50_0 .net "act_valid", 0 0, v0x60000372b180_0;  1 drivers
v0x600003753de0_0 .net "busy", 0 0, L_0x600002e70a80;  alias, 1 drivers
v0x600003753e70_0 .net "cfg_k_tiles", 15 0, L_0x60000346d860;  alias, 1 drivers
L_0x14009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003753f00_0 .net "clear_acc", 0 0, L_0x14009a4a0;  1 drivers
v0x600003754000_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003754090_0 .var "cycle_count", 15 0;
v0x600003754120_0 .var "cycle_count_next", 15 0;
v0x60000374c510_5 .array/port v0x60000374c510, 5;
v0x6000037541b0 .array "deskew_output", 3 0;
v0x6000037541b0_0 .net v0x6000037541b0 0, 31 0, v0x60000374c510_5; 1 drivers
v0x60000374c630_3 .array/port v0x60000374c630, 3;
v0x6000037541b0_1 .net v0x6000037541b0 1, 31 0, v0x60000374c630_3; 1 drivers
v0x60000374c750_1 .array/port v0x60000374c750, 1;
v0x6000037541b0_2 .net v0x6000037541b0 2, 31 0, v0x60000374c750_1; 1 drivers
v0x6000037541b0_3 .net v0x6000037541b0 3, 31 0, L_0x600002e70620; 1 drivers
v0x600003754240_0 .net "done", 0 0, L_0x600003463020;  alias, 1 drivers
L_0x14009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000037542d0_0 .net "drain_delay", 15 0, L_0x14009a380;  1 drivers
v0x600003754360_0 .net "pe_enable", 0 0, L_0x600002e709a0;  1 drivers
v0x6000037543f0 .array "psum_bottom", 3 0;
v0x6000037543f0_0 .net v0x6000037543f0 0, 31 0, L_0x600002e70310; 1 drivers
v0x6000037543f0_1 .net v0x6000037543f0 1, 31 0, L_0x600002e703f0; 1 drivers
v0x6000037543f0_2 .net v0x6000037543f0 2, 31 0, L_0x600002e704d0; 1 drivers
v0x6000037543f0_3 .net v0x6000037543f0 3, 31 0, L_0x600002e705b0; 1 drivers
L_0x140098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003754480 .array "psum_v", 19 0;
v0x600003754480_0 .net v0x600003754480 0, 31 0, L_0x140098568; 1 drivers
L_0x1400985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003754480_1 .net v0x600003754480 1, 31 0, L_0x1400985b0; 1 drivers
L_0x1400985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003754480_2 .net v0x600003754480 2, 31 0, L_0x1400985f8; 1 drivers
L_0x140098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003754480_3 .net v0x600003754480 3, 31 0, L_0x140098640; 1 drivers
v0x600003754480_4 .net v0x600003754480 4, 31 0, v0x60000374db00_0; 1 drivers
v0x600003754480_5 .net v0x600003754480 5, 31 0, v0x60000374f060_0; 1 drivers
v0x600003754480_6 .net v0x600003754480 6, 31 0, v0x600003740630_0; 1 drivers
v0x600003754480_7 .net v0x600003754480 7, 31 0, v0x600003741b90_0; 1 drivers
v0x600003754480_8 .net v0x600003754480 8, 31 0, v0x6000037430f0_0; 1 drivers
v0x600003754480_9 .net v0x600003754480 9, 31 0, v0x6000037446c0_0; 1 drivers
v0x600003754480_10 .net v0x600003754480 10, 31 0, v0x600003745c20_0; 1 drivers
v0x600003754480_11 .net v0x600003754480 11, 31 0, v0x600003747180_0; 1 drivers
v0x600003754480_12 .net v0x600003754480 12, 31 0, v0x600003758750_0; 1 drivers
v0x600003754480_13 .net v0x600003754480 13, 31 0, v0x600003759cb0_0; 1 drivers
v0x600003754480_14 .net v0x600003754480 14, 31 0, v0x60000375b210_0; 1 drivers
v0x600003754480_15 .net v0x600003754480 15, 31 0, v0x60000375c7e0_0; 1 drivers
v0x600003754480_16 .net v0x600003754480 16, 31 0, v0x60000375dd40_0; 1 drivers
v0x600003754480_17 .net v0x600003754480 17, 31 0, v0x60000375f2a0_0; 1 drivers
v0x600003754480_18 .net v0x600003754480 18, 31 0, v0x600003750870_0; 1 drivers
v0x600003754480_19 .net v0x600003754480 19, 31 0, v0x600003751dd0_0; 1 drivers
v0x600003754510_0 .net "result_data", 127 0, L_0x600003462bc0;  alias, 1 drivers
L_0x14009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000037545a0_0 .net "result_ready", 0 0, L_0x14009a4e8;  1 drivers
v0x600003754630_0 .net "result_valid", 0 0, L_0x600002e70b60;  alias, 1 drivers
v0x6000037546c0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003754750_0 .net "skew_enable", 0 0, L_0x600002e70a10;  1 drivers
v0x6000037547e0 .array "skew_input", 3 0;
v0x6000037547e0_0 .net v0x6000037547e0 0, 7 0, L_0x60000346d9a0; 1 drivers
v0x6000037547e0_1 .net v0x6000037547e0 1, 7 0, L_0x60000346dae0; 1 drivers
v0x6000037547e0_2 .net v0x6000037547e0 2, 7 0, L_0x60000346dc20; 1 drivers
v0x6000037547e0_3 .net v0x6000037547e0 3, 7 0, L_0x60000346dd60; 1 drivers
v0x600003754870 .array "skew_output", 3 0;
v0x600003754870_0 .net v0x600003754870 0, 7 0, v0x60000374c870_0; 1 drivers
v0x600003754870_1 .net v0x600003754870 1, 7 0, v0x60000374cb40_0; 1 drivers
v0x600003754870_2 .net v0x600003754870 2, 7 0, v0x60000374ce10_0; 1 drivers
v0x600003754870_3 .net v0x600003754870 3, 7 0, v0x60000374d0e0_0; 1 drivers
v0x600003754900_0 .net "start", 0 0, v0x60000372d680_0;  1 drivers
v0x600003754990_0 .var "state", 2 0;
v0x600003754a20_0 .var "state_next", 2 0;
v0x600003754ab0_0 .net "weight_load_col", 1 0, v0x60000372eb50_0;  1 drivers
v0x600003754b40_0 .net "weight_load_data", 31 0, L_0x600003463480;  1 drivers
v0x600003754bd0_0 .net "weight_load_en", 0 0, v0x60000372ebe0_0;  1 drivers
E_0x6000010321c0/0 .event anyedge, v0x600003754990_0, v0x600003754090_0, v0x600003754900_0, v0x600003754bd0_0;
E_0x6000010321c0/1 .event anyedge, v0x600003753e70_0, v0x6000037542d0_0;
E_0x6000010321c0 .event/or E_0x6000010321c0/0, E_0x6000010321c0/1;
L_0x60000346d900 .part v0x60000372b060_0, 0, 8;
L_0x140098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000346d9a0 .functor MUXZ 8, L_0x140098448, L_0x60000346d900, v0x60000372b180_0, C4<>;
L_0x60000346da40 .part v0x60000372b060_0, 8, 8;
L_0x140098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000346dae0 .functor MUXZ 8, L_0x140098490, L_0x60000346da40, v0x60000372b180_0, C4<>;
L_0x60000346db80 .part v0x60000372b060_0, 16, 8;
L_0x1400984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000346dc20 .functor MUXZ 8, L_0x1400984d8, L_0x60000346db80, v0x60000372b180_0, C4<>;
L_0x60000346dcc0 .part v0x60000372b060_0, 24, 8;
L_0x140098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000346dd60 .functor MUXZ 8, L_0x140098520, L_0x60000346dcc0, v0x60000372b180_0, C4<>;
L_0x60000346df40 .part L_0x600003463480, 0, 8;
L_0x60000346e760 .part L_0x600003463480, 0, 8;
L_0x60000346ef80 .part L_0x600003463480, 0, 8;
L_0x60000346f7a0 .part L_0x600003463480, 0, 8;
L_0x60000346bb60 .part L_0x600003463480, 8, 8;
L_0x60000346b840 .part L_0x600003463480, 8, 8;
L_0x60000346abc0 .part L_0x600003463480, 8, 8;
L_0x600003469f40 .part L_0x600003463480, 8, 8;
L_0x6000034695e0 .part L_0x600003463480, 16, 8;
L_0x600003468f00 .part L_0x600003463480, 16, 8;
L_0x60000346a260 .part L_0x600003463480, 16, 8;
L_0x600003460460 .part L_0x600003463480, 16, 8;
L_0x600003460c80 .part L_0x600003463480, 24, 8;
L_0x6000034614a0 .part L_0x600003463480, 24, 8;
L_0x600003461cc0 .part L_0x600003463480, 24, 8;
L_0x6000034624e0 .part L_0x600003463480, 24, 8;
L_0x600003462bc0 .concat8 [ 32 32 32 32], L_0x600002e70690, L_0x600002e70700, L_0x600002e70770, L_0x600002e707e0;
L_0x600003462c60 .cmp/eq 3, v0x600003754990_0, L_0x14009a188;
L_0x600003462d00 .cmp/eq 3, v0x600003754990_0, L_0x14009a1d0;
L_0x600003462da0 .cmp/eq 3, v0x600003754990_0, L_0x14009a218;
L_0x600003462e40 .reduce/nor v0x60000372ebe0_0;
L_0x600003462ee0 .cmp/ne 3, v0x600003754990_0, L_0x14009a260;
L_0x600003462f80 .cmp/ne 3, v0x600003754990_0, L_0x14009a2a8;
L_0x600003463020 .cmp/eq 3, v0x600003754990_0, L_0x14009a2f0;
L_0x6000034630c0 .cmp/eq 3, v0x600003754990_0, L_0x14009a338;
L_0x600003463160 .cmp/eq 3, v0x600003754990_0, L_0x14009a3c8;
L_0x600003463200 .cmp/ge 16, v0x600003754090_0, L_0x14009a380;
L_0x6000034632a0 .concat [ 16 16 0 0], v0x600003754090_0, L_0x14009a410;
L_0x600003463340 .arith/sum 32, L_0x14009aa88, L_0x14009a458;
L_0x6000034633e0 .cmp/gt 32, L_0x600003463340, L_0x6000034632a0;
S_0x13b689440 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13b690730;
 .timescale 0 0;
P_0x600002b71900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002b71940 .param/l "col" 1 7 248, +C4<00>;
L_0x600002e70310 .functor BUFZ 32, v0x60000375dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13b686df0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13b689440;
 .timescale 0 0;
v0x60000374c510 .array "delay_stages", 5 0, 31 0;
v0x60000374c5a0_0 .var/i "i", 31 0;
S_0x13b6847a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13b690730;
 .timescale 0 0;
P_0x600002b71980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002b719c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600002e703f0 .functor BUFZ 32, v0x60000375f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13b682150 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13b6847a0;
 .timescale 0 0;
v0x60000374c630 .array "delay_stages", 3 0, 31 0;
v0x60000374c6c0_0 .var/i "i", 31 0;
S_0x13b67fb00 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13b690730;
 .timescale 0 0;
P_0x600002b71a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002b71a40 .param/l "col" 1 7 248, +C4<010>;
L_0x600002e704d0 .functor BUFZ 32, v0x600003750870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13b67d4b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13b67fb00;
 .timescale 0 0;
v0x60000374c750 .array "delay_stages", 1 0, 31 0;
v0x60000374c7e0_0 .var/i "i", 31 0;
S_0x13b67ae60 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13b690730;
 .timescale 0 0;
P_0x600002b71a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002b71ac0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002e705b0 .functor BUFZ 32, v0x600003751dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13b678810 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13b67ae60;
 .timescale 0 0;
L_0x600002e70620 .functor BUFZ 32, L_0x600002e705b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13b6761c0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001032440 .param/l "row" 1 7 142, +C4<00>;
v0x60000374c900_0 .net *"_ivl_1", 7 0, L_0x60000346d900;  1 drivers
v0x60000374c990_0 .net/2u *"_ivl_2", 7 0, L_0x140098448;  1 drivers
S_0x13b673b70 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x13b6761c0;
 .timescale 0 0;
v0x60000374c870_0 .var "out_reg", 7 0;
S_0x13b671520 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13b690730;
 .timescale 0 0;
P_0x6000010324c0 .param/l "row" 1 7 142, +C4<01>;
v0x60000374cbd0_0 .net *"_ivl_1", 7 0, L_0x60000346da40;  1 drivers
v0x60000374cc60_0 .net/2u *"_ivl_2", 7 0, L_0x140098490;  1 drivers
S_0x13b66eed0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13b671520;
 .timescale 0 0;
v0x60000374ca20 .array "delay_stages", 0 0, 7 0;
v0x60000374cab0_0 .var/i "i", 31 0;
v0x60000374cb40_0 .var "out_reg", 7 0;
S_0x13b66c880 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001032540 .param/l "row" 1 7 142, +C4<010>;
v0x60000374cea0_0 .net *"_ivl_1", 7 0, L_0x60000346db80;  1 drivers
v0x60000374cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1400984d8;  1 drivers
S_0x13b620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13b66c880;
 .timescale 0 0;
v0x60000374ccf0 .array "delay_stages", 1 0, 7 0;
v0x60000374cd80_0 .var/i "i", 31 0;
v0x60000374ce10_0 .var "out_reg", 7 0;
S_0x13b6208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13b690730;
 .timescale 0 0;
P_0x6000010325c0 .param/l "row" 1 7 142, +C4<011>;
v0x60000374d170_0 .net *"_ivl_1", 7 0, L_0x60000346dcc0;  1 drivers
v0x60000374d200_0 .net/2u *"_ivl_2", 7 0, L_0x140098520;  1 drivers
S_0x13b60baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13b6208d0;
 .timescale 0 0;
v0x60000374cfc0 .array "delay_stages", 2 0, 7 0;
v0x60000374d050_0 .var/i "i", 31 0;
v0x60000374d0e0_0 .var "out_reg", 7 0;
S_0x13b60bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001032400 .param/l "row" 1 7 213, +C4<00>;
S_0x13b619c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13b60bc10;
 .timescale 0 0;
P_0x600001032680 .param/l "col" 1 7 214, +C4<00>;
L_0x600002e7cfc0 .functor AND 1, v0x60000372ebe0_0, L_0x60000346dea0, C4<1>, C4<1>;
L_0x600002e7ce70 .functor AND 1, L_0x60000346e080, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7cee0 .functor OR 1, L_0x60000346dfe0, L_0x600002e7ce70, C4<0>, C4<0>;
L_0x600002e7cd90 .functor AND 1, L_0x14009a4a0, L_0x600002e7cee0, C4<1>, C4<1>;
L_0x600002e7ce00 .functor AND 1, L_0x600002e7cd90, L_0x60000346e1c0, C4<1>, C4<1>;
v0x60000374ddd0_0 .net *"_ivl_0", 2 0, L_0x60000346de00;  1 drivers
L_0x140098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000374de60_0 .net/2u *"_ivl_11", 2 0, L_0x140098718;  1 drivers
v0x60000374def0_0 .net *"_ivl_13", 0 0, L_0x60000346dfe0;  1 drivers
L_0x140098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000374df80_0 .net/2u *"_ivl_15", 2 0, L_0x140098760;  1 drivers
v0x60000374e010_0 .net *"_ivl_17", 0 0, L_0x60000346e080;  1 drivers
v0x60000374e0a0_0 .net *"_ivl_20", 0 0, L_0x600002e7ce70;  1 drivers
v0x60000374e130_0 .net *"_ivl_22", 0 0, L_0x600002e7cee0;  1 drivers
v0x60000374e1c0_0 .net *"_ivl_24", 0 0, L_0x600002e7cd90;  1 drivers
v0x60000374e250_0 .net *"_ivl_25", 31 0, L_0x60000346e120;  1 drivers
L_0x1400987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000374e2e0_0 .net *"_ivl_28", 15 0, L_0x1400987a8;  1 drivers
L_0x1400987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000374e370_0 .net/2u *"_ivl_29", 31 0, L_0x1400987f0;  1 drivers
L_0x140098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000374e400_0 .net *"_ivl_3", 0 0, L_0x140098688;  1 drivers
v0x60000374e490_0 .net *"_ivl_31", 0 0, L_0x60000346e1c0;  1 drivers
L_0x1400986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000374e520_0 .net/2u *"_ivl_4", 2 0, L_0x1400986d0;  1 drivers
v0x60000374e5b0_0 .net *"_ivl_6", 0 0, L_0x60000346dea0;  1 drivers
v0x60000374e640_0 .net "do_clear", 0 0, L_0x600002e7ce00;  1 drivers
v0x60000374e6d0_0 .net "load_weight", 0 0, L_0x600002e7cfc0;  1 drivers
v0x60000374e760_0 .net "weight_in", 7 0, L_0x60000346df40;  1 drivers
L_0x60000346de00 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140098688;
L_0x60000346dea0 .cmp/eq 3, L_0x60000346de00, L_0x1400986d0;
L_0x60000346dfe0 .cmp/eq 3, v0x600003754990_0, L_0x140098718;
L_0x60000346e080 .cmp/eq 3, v0x600003754990_0, L_0x140098760;
L_0x60000346e120 .concat [ 16 16 0 0], v0x600003754090_0, L_0x1400987a8;
L_0x60000346e1c0 .cmp/eq 32, L_0x60000346e120, L_0x1400987f0;
S_0x13b619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000374d290_0 .net *"_ivl_11", 0 0, L_0x60000346e440;  1 drivers
v0x60000374d320_0 .net *"_ivl_12", 15 0, L_0x60000346e4e0;  1 drivers
v0x60000374d3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000346e260;  1 drivers
v0x60000374d440_0 .net/s *"_ivl_6", 15 0, L_0x60000346e300;  1 drivers
v0x60000374d4d0_0 .net/s "a_signed", 7 0, v0x60000374d680_0;  1 drivers
v0x60000374d560_0 .net "act_in", 7 0, L_0x600002e7d180;  alias, 1 drivers
v0x60000374d5f0_0 .var "act_out", 7 0;
v0x60000374d680_0 .var "act_reg", 7 0;
v0x60000374d710_0 .net "clear_acc", 0 0, L_0x600002e7ce00;  alias, 1 drivers
v0x60000374d7a0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000374d830_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000374d8c0_0 .net "load_weight", 0 0, L_0x600002e7cfc0;  alias, 1 drivers
v0x60000374d950_0 .net/s "product", 15 0, L_0x60000346e3a0;  1 drivers
v0x60000374d9e0_0 .net/s "product_ext", 31 0, L_0x60000346e580;  1 drivers
v0x60000374da70_0 .net "psum_in", 31 0, L_0x140098568;  alias, 1 drivers
v0x60000374db00_0 .var "psum_out", 31 0;
v0x60000374db90_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000374dc20_0 .net/s "w_signed", 7 0, v0x60000374dd40_0;  1 drivers
v0x60000374dcb0_0 .net "weight_in", 7 0, L_0x60000346df40;  alias, 1 drivers
v0x60000374dd40_0 .var "weight_reg", 7 0;
L_0x60000346e260 .extend/s 16, v0x60000374d680_0;
L_0x60000346e300 .extend/s 16, v0x60000374dd40_0;
L_0x60000346e3a0 .arith/mult 16, L_0x60000346e260, L_0x60000346e300;
L_0x60000346e440 .part L_0x60000346e3a0, 15, 1;
LS_0x60000346e4e0_0_0 .concat [ 1 1 1 1], L_0x60000346e440, L_0x60000346e440, L_0x60000346e440, L_0x60000346e440;
LS_0x60000346e4e0_0_4 .concat [ 1 1 1 1], L_0x60000346e440, L_0x60000346e440, L_0x60000346e440, L_0x60000346e440;
LS_0x60000346e4e0_0_8 .concat [ 1 1 1 1], L_0x60000346e440, L_0x60000346e440, L_0x60000346e440, L_0x60000346e440;
LS_0x60000346e4e0_0_12 .concat [ 1 1 1 1], L_0x60000346e440, L_0x60000346e440, L_0x60000346e440, L_0x60000346e440;
L_0x60000346e4e0 .concat [ 4 4 4 4], LS_0x60000346e4e0_0_0, LS_0x60000346e4e0_0_4, LS_0x60000346e4e0_0_8, LS_0x60000346e4e0_0_12;
L_0x60000346e580 .concat [ 16 16 0 0], L_0x60000346e3a0, L_0x60000346e4e0;
S_0x13b61c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13b60bc10;
 .timescale 0 0;
P_0x600001032800 .param/l "col" 1 7 214, +C4<01>;
L_0x600002e7cbd0 .functor AND 1, v0x60000372ebe0_0, L_0x60000346e6c0, C4<1>, C4<1>;
L_0x600002e7cc40 .functor AND 1, L_0x60000346e8a0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7dff0 .functor OR 1, L_0x60000346e800, L_0x600002e7cc40, C4<0>, C4<0>;
L_0x600002e7dc70 .functor AND 1, L_0x14009a4a0, L_0x600002e7dff0, C4<1>, C4<1>;
L_0x600002e7dc00 .functor AND 1, L_0x600002e7dc70, L_0x60000346e9e0, C4<1>, C4<1>;
v0x60000374f330_0 .net *"_ivl_0", 2 0, L_0x60000346e620;  1 drivers
L_0x1400988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000374f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1400988c8;  1 drivers
v0x60000374f450_0 .net *"_ivl_13", 0 0, L_0x60000346e800;  1 drivers
L_0x140098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000374f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x140098910;  1 drivers
v0x60000374f570_0 .net *"_ivl_17", 0 0, L_0x60000346e8a0;  1 drivers
v0x60000374f600_0 .net *"_ivl_20", 0 0, L_0x600002e7cc40;  1 drivers
v0x60000374f690_0 .net *"_ivl_22", 0 0, L_0x600002e7dff0;  1 drivers
v0x60000374f720_0 .net *"_ivl_24", 0 0, L_0x600002e7dc70;  1 drivers
v0x60000374f7b0_0 .net *"_ivl_25", 31 0, L_0x60000346e940;  1 drivers
L_0x140098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000374f840_0 .net *"_ivl_28", 15 0, L_0x140098958;  1 drivers
L_0x1400989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000374f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400989a0;  1 drivers
L_0x140098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000374f960_0 .net *"_ivl_3", 0 0, L_0x140098838;  1 drivers
v0x60000374f9f0_0 .net *"_ivl_31", 0 0, L_0x60000346e9e0;  1 drivers
L_0x140098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000374fa80_0 .net/2u *"_ivl_4", 2 0, L_0x140098880;  1 drivers
v0x60000374fb10_0 .net *"_ivl_6", 0 0, L_0x60000346e6c0;  1 drivers
v0x60000374fba0_0 .net "do_clear", 0 0, L_0x600002e7dc00;  1 drivers
v0x60000374fc30_0 .net "load_weight", 0 0, L_0x600002e7cbd0;  1 drivers
v0x60000374fcc0_0 .net "weight_in", 7 0, L_0x60000346e760;  1 drivers
L_0x60000346e620 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140098838;
L_0x60000346e6c0 .cmp/eq 3, L_0x60000346e620, L_0x140098880;
L_0x60000346e800 .cmp/eq 3, v0x600003754990_0, L_0x1400988c8;
L_0x60000346e8a0 .cmp/eq 3, v0x600003754990_0, L_0x140098910;
L_0x60000346e940 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140098958;
L_0x60000346e9e0 .cmp/eq 32, L_0x60000346e940, L_0x1400989a0;
S_0x13b61c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b61c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000374e7f0_0 .net *"_ivl_11", 0 0, L_0x60000346ec60;  1 drivers
v0x60000374e880_0 .net *"_ivl_12", 15 0, L_0x60000346ed00;  1 drivers
v0x60000374e910_0 .net/s *"_ivl_4", 15 0, L_0x60000346ea80;  1 drivers
v0x60000374e9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000346eb20;  1 drivers
v0x60000374ea30_0 .net/s "a_signed", 7 0, v0x60000374ebe0_0;  1 drivers
v0x60000374eac0_0 .net "act_in", 7 0, v0x60000374d5f0_0;  alias, 1 drivers
v0x60000374eb50_0 .var "act_out", 7 0;
v0x60000374ebe0_0 .var "act_reg", 7 0;
v0x60000374ec70_0 .net "clear_acc", 0 0, L_0x600002e7dc00;  alias, 1 drivers
v0x60000374ed00_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000374ed90_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000374ee20_0 .net "load_weight", 0 0, L_0x600002e7cbd0;  alias, 1 drivers
v0x60000374eeb0_0 .net/s "product", 15 0, L_0x60000346ebc0;  1 drivers
v0x60000374ef40_0 .net/s "product_ext", 31 0, L_0x60000346eda0;  1 drivers
v0x60000374efd0_0 .net "psum_in", 31 0, L_0x1400985b0;  alias, 1 drivers
v0x60000374f060_0 .var "psum_out", 31 0;
v0x60000374f0f0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000374f180_0 .net/s "w_signed", 7 0, v0x60000374f2a0_0;  1 drivers
v0x60000374f210_0 .net "weight_in", 7 0, L_0x60000346e760;  alias, 1 drivers
v0x60000374f2a0_0 .var "weight_reg", 7 0;
L_0x60000346ea80 .extend/s 16, v0x60000374ebe0_0;
L_0x60000346eb20 .extend/s 16, v0x60000374f2a0_0;
L_0x60000346ebc0 .arith/mult 16, L_0x60000346ea80, L_0x60000346eb20;
L_0x60000346ec60 .part L_0x60000346ebc0, 15, 1;
LS_0x60000346ed00_0_0 .concat [ 1 1 1 1], L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60;
LS_0x60000346ed00_0_4 .concat [ 1 1 1 1], L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60;
LS_0x60000346ed00_0_8 .concat [ 1 1 1 1], L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60;
LS_0x60000346ed00_0_12 .concat [ 1 1 1 1], L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60, L_0x60000346ec60;
L_0x60000346ed00 .concat [ 4 4 4 4], LS_0x60000346ed00_0_0, LS_0x60000346ed00_0_4, LS_0x60000346ed00_0_8, LS_0x60000346ed00_0_12;
L_0x60000346eda0 .concat [ 16 16 0 0], L_0x60000346ebc0, L_0x60000346ed00;
S_0x13b60ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13b60bc10;
 .timescale 0 0;
P_0x600001032900 .param/l "col" 1 7 214, +C4<010>;
L_0x600002e7c070 .functor AND 1, v0x60000372ebe0_0, L_0x60000346eee0, C4<1>, C4<1>;
L_0x600002e7c1c0 .functor AND 1, L_0x60000346f0c0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7c150 .functor OR 1, L_0x60000346f020, L_0x600002e7c1c0, C4<0>, C4<0>;
L_0x600002e7c0e0 .functor AND 1, L_0x14009a4a0, L_0x600002e7c150, C4<1>, C4<1>;
L_0x600002e7c540 .functor AND 1, L_0x600002e7c0e0, L_0x60000346f200, C4<1>, C4<1>;
v0x600003740900_0 .net *"_ivl_0", 3 0, L_0x60000346ee40;  1 drivers
L_0x140098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003740990_0 .net/2u *"_ivl_11", 2 0, L_0x140098a78;  1 drivers
v0x600003740a20_0 .net *"_ivl_13", 0 0, L_0x60000346f020;  1 drivers
L_0x140098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003740ab0_0 .net/2u *"_ivl_15", 2 0, L_0x140098ac0;  1 drivers
v0x600003740b40_0 .net *"_ivl_17", 0 0, L_0x60000346f0c0;  1 drivers
v0x600003740bd0_0 .net *"_ivl_20", 0 0, L_0x600002e7c1c0;  1 drivers
v0x600003740c60_0 .net *"_ivl_22", 0 0, L_0x600002e7c150;  1 drivers
v0x600003740cf0_0 .net *"_ivl_24", 0 0, L_0x600002e7c0e0;  1 drivers
v0x600003740d80_0 .net *"_ivl_25", 31 0, L_0x60000346f160;  1 drivers
L_0x140098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003740e10_0 .net *"_ivl_28", 15 0, L_0x140098b08;  1 drivers
L_0x140098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003740ea0_0 .net/2u *"_ivl_29", 31 0, L_0x140098b50;  1 drivers
L_0x1400989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003740f30_0 .net *"_ivl_3", 1 0, L_0x1400989e8;  1 drivers
v0x600003740fc0_0 .net *"_ivl_31", 0 0, L_0x60000346f200;  1 drivers
L_0x140098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003741050_0 .net/2u *"_ivl_4", 3 0, L_0x140098a30;  1 drivers
v0x6000037410e0_0 .net *"_ivl_6", 0 0, L_0x60000346eee0;  1 drivers
v0x600003741170_0 .net "do_clear", 0 0, L_0x600002e7c540;  1 drivers
v0x600003741200_0 .net "load_weight", 0 0, L_0x600002e7c070;  1 drivers
v0x600003741290_0 .net "weight_in", 7 0, L_0x60000346ef80;  1 drivers
L_0x60000346ee40 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x1400989e8;
L_0x60000346eee0 .cmp/eq 4, L_0x60000346ee40, L_0x140098a30;
L_0x60000346f020 .cmp/eq 3, v0x600003754990_0, L_0x140098a78;
L_0x60000346f0c0 .cmp/eq 3, v0x600003754990_0, L_0x140098ac0;
L_0x60000346f160 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140098b08;
L_0x60000346f200 .cmp/eq 32, L_0x60000346f160, L_0x140098b50;
S_0x13b6100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b60ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000374fd50_0 .net *"_ivl_11", 0 0, L_0x60000346f480;  1 drivers
v0x60000374fde0_0 .net *"_ivl_12", 15 0, L_0x60000346f520;  1 drivers
v0x60000374fe70_0 .net/s *"_ivl_4", 15 0, L_0x60000346f2a0;  1 drivers
v0x60000374ff00_0 .net/s *"_ivl_6", 15 0, L_0x60000346f340;  1 drivers
v0x600003740000_0 .net/s "a_signed", 7 0, v0x6000037401b0_0;  1 drivers
v0x600003740090_0 .net "act_in", 7 0, v0x60000374eb50_0;  alias, 1 drivers
v0x600003740120_0 .var "act_out", 7 0;
v0x6000037401b0_0 .var "act_reg", 7 0;
v0x600003740240_0 .net "clear_acc", 0 0, L_0x600002e7c540;  alias, 1 drivers
v0x6000037402d0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003740360_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x6000037403f0_0 .net "load_weight", 0 0, L_0x600002e7c070;  alias, 1 drivers
v0x600003740480_0 .net/s "product", 15 0, L_0x60000346f3e0;  1 drivers
v0x600003740510_0 .net/s "product_ext", 31 0, L_0x60000346f5c0;  1 drivers
v0x6000037405a0_0 .net "psum_in", 31 0, L_0x1400985f8;  alias, 1 drivers
v0x600003740630_0 .var "psum_out", 31 0;
v0x6000037406c0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003740750_0 .net/s "w_signed", 7 0, v0x600003740870_0;  1 drivers
v0x6000037407e0_0 .net "weight_in", 7 0, L_0x60000346ef80;  alias, 1 drivers
v0x600003740870_0 .var "weight_reg", 7 0;
L_0x60000346f2a0 .extend/s 16, v0x6000037401b0_0;
L_0x60000346f340 .extend/s 16, v0x600003740870_0;
L_0x60000346f3e0 .arith/mult 16, L_0x60000346f2a0, L_0x60000346f340;
L_0x60000346f480 .part L_0x60000346f3e0, 15, 1;
LS_0x60000346f520_0_0 .concat [ 1 1 1 1], L_0x60000346f480, L_0x60000346f480, L_0x60000346f480, L_0x60000346f480;
LS_0x60000346f520_0_4 .concat [ 1 1 1 1], L_0x60000346f480, L_0x60000346f480, L_0x60000346f480, L_0x60000346f480;
LS_0x60000346f520_0_8 .concat [ 1 1 1 1], L_0x60000346f480, L_0x60000346f480, L_0x60000346f480, L_0x60000346f480;
LS_0x60000346f520_0_12 .concat [ 1 1 1 1], L_0x60000346f480, L_0x60000346f480, L_0x60000346f480, L_0x60000346f480;
L_0x60000346f520 .concat [ 4 4 4 4], LS_0x60000346f520_0_0, LS_0x60000346f520_0_4, LS_0x60000346f520_0_8, LS_0x60000346f520_0_12;
L_0x60000346f5c0 .concat [ 16 16 0 0], L_0x60000346f3e0, L_0x60000346f520;
S_0x13b604b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13b60bc10;
 .timescale 0 0;
P_0x6000010327c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002e7e450 .functor AND 1, v0x60000372ebe0_0, L_0x60000346f700, C4<1>, C4<1>;
L_0x600002e7e4c0 .functor AND 1, L_0x60000346f8e0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7e530 .functor OR 1, L_0x60000346f840, L_0x600002e7e4c0, C4<0>, C4<0>;
L_0x600002e7e5a0 .functor AND 1, L_0x14009a4a0, L_0x600002e7e530, C4<1>, C4<1>;
L_0x600002e7e610 .functor AND 1, L_0x600002e7e5a0, L_0x60000346fa20, C4<1>, C4<1>;
v0x600003741e60_0 .net *"_ivl_0", 3 0, L_0x60000346f660;  1 drivers
L_0x140098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003741ef0_0 .net/2u *"_ivl_11", 2 0, L_0x140098c28;  1 drivers
v0x600003741f80_0 .net *"_ivl_13", 0 0, L_0x60000346f840;  1 drivers
L_0x140098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003742010_0 .net/2u *"_ivl_15", 2 0, L_0x140098c70;  1 drivers
v0x6000037420a0_0 .net *"_ivl_17", 0 0, L_0x60000346f8e0;  1 drivers
v0x600003742130_0 .net *"_ivl_20", 0 0, L_0x600002e7e4c0;  1 drivers
v0x6000037421c0_0 .net *"_ivl_22", 0 0, L_0x600002e7e530;  1 drivers
v0x600003742250_0 .net *"_ivl_24", 0 0, L_0x600002e7e5a0;  1 drivers
v0x6000037422e0_0 .net *"_ivl_25", 31 0, L_0x60000346f980;  1 drivers
L_0x140098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003742370_0 .net *"_ivl_28", 15 0, L_0x140098cb8;  1 drivers
L_0x140098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003742400_0 .net/2u *"_ivl_29", 31 0, L_0x140098d00;  1 drivers
L_0x140098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003742490_0 .net *"_ivl_3", 1 0, L_0x140098b98;  1 drivers
v0x600003742520_0 .net *"_ivl_31", 0 0, L_0x60000346fa20;  1 drivers
L_0x140098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000037425b0_0 .net/2u *"_ivl_4", 3 0, L_0x140098be0;  1 drivers
v0x600003742640_0 .net *"_ivl_6", 0 0, L_0x60000346f700;  1 drivers
v0x6000037426d0_0 .net "do_clear", 0 0, L_0x600002e7e610;  1 drivers
v0x600003742760_0 .net "load_weight", 0 0, L_0x600002e7e450;  1 drivers
v0x6000037427f0_0 .net "weight_in", 7 0, L_0x60000346f7a0;  1 drivers
L_0x60000346f660 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140098b98;
L_0x60000346f700 .cmp/eq 4, L_0x60000346f660, L_0x140098be0;
L_0x60000346f840 .cmp/eq 3, v0x600003754990_0, L_0x140098c28;
L_0x60000346f8e0 .cmp/eq 3, v0x600003754990_0, L_0x140098c70;
L_0x60000346f980 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140098cb8;
L_0x60000346fa20 .cmp/eq 32, L_0x60000346f980, L_0x140098d00;
S_0x13b604c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b604b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003741320_0 .net *"_ivl_11", 0 0, L_0x60000346fca0;  1 drivers
v0x6000037413b0_0 .net *"_ivl_12", 15 0, L_0x60000346fd40;  1 drivers
v0x600003741440_0 .net/s *"_ivl_4", 15 0, L_0x60000346fac0;  1 drivers
v0x6000037414d0_0 .net/s *"_ivl_6", 15 0, L_0x60000346fb60;  1 drivers
v0x600003741560_0 .net/s "a_signed", 7 0, v0x600003741710_0;  1 drivers
v0x6000037415f0_0 .net "act_in", 7 0, v0x600003740120_0;  alias, 1 drivers
v0x600003741680_0 .var "act_out", 7 0;
v0x600003741710_0 .var "act_reg", 7 0;
v0x6000037417a0_0 .net "clear_acc", 0 0, L_0x600002e7e610;  alias, 1 drivers
v0x600003741830_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x6000037418c0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003741950_0 .net "load_weight", 0 0, L_0x600002e7e450;  alias, 1 drivers
v0x6000037419e0_0 .net/s "product", 15 0, L_0x60000346fc00;  1 drivers
v0x600003741a70_0 .net/s "product_ext", 31 0, L_0x60000346fde0;  1 drivers
v0x600003741b00_0 .net "psum_in", 31 0, L_0x140098640;  alias, 1 drivers
v0x600003741b90_0 .var "psum_out", 31 0;
v0x600003741c20_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003741cb0_0 .net/s "w_signed", 7 0, v0x600003741dd0_0;  1 drivers
v0x600003741d40_0 .net "weight_in", 7 0, L_0x60000346f7a0;  alias, 1 drivers
v0x600003741dd0_0 .var "weight_reg", 7 0;
L_0x60000346fac0 .extend/s 16, v0x600003741710_0;
L_0x60000346fb60 .extend/s 16, v0x600003741dd0_0;
L_0x60000346fc00 .arith/mult 16, L_0x60000346fac0, L_0x60000346fb60;
L_0x60000346fca0 .part L_0x60000346fc00, 15, 1;
LS_0x60000346fd40_0_0 .concat [ 1 1 1 1], L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0;
LS_0x60000346fd40_0_4 .concat [ 1 1 1 1], L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0;
LS_0x60000346fd40_0_8 .concat [ 1 1 1 1], L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0;
LS_0x60000346fd40_0_12 .concat [ 1 1 1 1], L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0, L_0x60000346fca0;
L_0x60000346fd40 .concat [ 4 4 4 4], LS_0x60000346fd40_0_0, LS_0x60000346fd40_0_4, LS_0x60000346fd40_0_8, LS_0x60000346fd40_0_12;
L_0x60000346fde0 .concat [ 16 16 0 0], L_0x60000346fc00, L_0x60000346fd40;
S_0x13b616100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001032ac0 .param/l "row" 1 7 213, +C4<01>;
S_0x13b616270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13b616100;
 .timescale 0 0;
P_0x600001032b40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002e7e760 .functor AND 1, v0x60000372ebe0_0, L_0x60000346ff20, C4<1>, C4<1>;
L_0x600002e7e840 .functor AND 1, L_0x60000346b7a0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7e8b0 .functor OR 1, L_0x60000346ba20, L_0x600002e7e840, C4<0>, C4<0>;
L_0x600002e7e920 .functor AND 1, L_0x14009a4a0, L_0x600002e7e8b0, C4<1>, C4<1>;
L_0x600002e7e990 .functor AND 1, L_0x600002e7e920, L_0x60000346b660, C4<1>, C4<1>;
v0x6000037433c0_0 .net *"_ivl_0", 2 0, L_0x60000346fe80;  1 drivers
L_0x140098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003743450_0 .net/2u *"_ivl_11", 2 0, L_0x140098dd8;  1 drivers
v0x6000037434e0_0 .net *"_ivl_13", 0 0, L_0x60000346ba20;  1 drivers
L_0x140098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003743570_0 .net/2u *"_ivl_15", 2 0, L_0x140098e20;  1 drivers
v0x600003743600_0 .net *"_ivl_17", 0 0, L_0x60000346b7a0;  1 drivers
v0x600003743690_0 .net *"_ivl_20", 0 0, L_0x600002e7e840;  1 drivers
v0x600003743720_0 .net *"_ivl_22", 0 0, L_0x600002e7e8b0;  1 drivers
v0x6000037437b0_0 .net *"_ivl_24", 0 0, L_0x600002e7e920;  1 drivers
v0x600003743840_0 .net *"_ivl_25", 31 0, L_0x60000346be80;  1 drivers
L_0x140098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037438d0_0 .net *"_ivl_28", 15 0, L_0x140098e68;  1 drivers
L_0x140098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003743960_0 .net/2u *"_ivl_29", 31 0, L_0x140098eb0;  1 drivers
L_0x140098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000037439f0_0 .net *"_ivl_3", 0 0, L_0x140098d48;  1 drivers
v0x600003743a80_0 .net *"_ivl_31", 0 0, L_0x60000346b660;  1 drivers
L_0x140098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003743b10_0 .net/2u *"_ivl_4", 2 0, L_0x140098d90;  1 drivers
v0x600003743ba0_0 .net *"_ivl_6", 0 0, L_0x60000346ff20;  1 drivers
v0x600003743c30_0 .net "do_clear", 0 0, L_0x600002e7e990;  1 drivers
v0x600003743cc0_0 .net "load_weight", 0 0, L_0x600002e7e760;  1 drivers
v0x600003743d50_0 .net "weight_in", 7 0, L_0x60000346bb60;  1 drivers
L_0x60000346fe80 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140098d48;
L_0x60000346ff20 .cmp/eq 3, L_0x60000346fe80, L_0x140098d90;
L_0x60000346ba20 .cmp/eq 3, v0x600003754990_0, L_0x140098dd8;
L_0x60000346b7a0 .cmp/eq 3, v0x600003754990_0, L_0x140098e20;
L_0x60000346be80 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140098e68;
L_0x60000346b660 .cmp/eq 32, L_0x60000346be80, L_0x140098eb0;
S_0x13b6971f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003742880_0 .net *"_ivl_11", 0 0, L_0x60000346b200;  1 drivers
v0x600003742910_0 .net *"_ivl_12", 15 0, L_0x60000346bac0;  1 drivers
v0x6000037429a0_0 .net/s *"_ivl_4", 15 0, L_0x60000346bd40;  1 drivers
v0x600003742a30_0 .net/s *"_ivl_6", 15 0, L_0x60000346b520;  1 drivers
v0x600003742ac0_0 .net/s "a_signed", 7 0, v0x600003742c70_0;  1 drivers
v0x600003742b50_0 .net "act_in", 7 0, L_0x600002e7d030;  alias, 1 drivers
v0x600003742be0_0 .var "act_out", 7 0;
v0x600003742c70_0 .var "act_reg", 7 0;
v0x600003742d00_0 .net "clear_acc", 0 0, L_0x600002e7e990;  alias, 1 drivers
v0x600003742d90_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003742e20_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003742eb0_0 .net "load_weight", 0 0, L_0x600002e7e760;  alias, 1 drivers
v0x600003742f40_0 .net/s "product", 15 0, L_0x60000346bc00;  1 drivers
v0x600003742fd0_0 .net/s "product_ext", 31 0, L_0x60000346b2a0;  1 drivers
v0x600003743060_0 .net "psum_in", 31 0, v0x60000374db00_0;  alias, 1 drivers
v0x6000037430f0_0 .var "psum_out", 31 0;
v0x600003743180_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003743210_0 .net/s "w_signed", 7 0, v0x600003743330_0;  1 drivers
v0x6000037432a0_0 .net "weight_in", 7 0, L_0x60000346bb60;  alias, 1 drivers
v0x600003743330_0 .var "weight_reg", 7 0;
L_0x60000346bd40 .extend/s 16, v0x600003742c70_0;
L_0x60000346b520 .extend/s 16, v0x600003743330_0;
L_0x60000346bc00 .arith/mult 16, L_0x60000346bd40, L_0x60000346b520;
L_0x60000346b200 .part L_0x60000346bc00, 15, 1;
LS_0x60000346bac0_0_0 .concat [ 1 1 1 1], L_0x60000346b200, L_0x60000346b200, L_0x60000346b200, L_0x60000346b200;
LS_0x60000346bac0_0_4 .concat [ 1 1 1 1], L_0x60000346b200, L_0x60000346b200, L_0x60000346b200, L_0x60000346b200;
LS_0x60000346bac0_0_8 .concat [ 1 1 1 1], L_0x60000346b200, L_0x60000346b200, L_0x60000346b200, L_0x60000346b200;
LS_0x60000346bac0_0_12 .concat [ 1 1 1 1], L_0x60000346b200, L_0x60000346b200, L_0x60000346b200, L_0x60000346b200;
L_0x60000346bac0 .concat [ 4 4 4 4], LS_0x60000346bac0_0_0, LS_0x60000346bac0_0_4, LS_0x60000346bac0_0_8, LS_0x60000346bac0_0_12;
L_0x60000346b2a0 .concat [ 16 16 0 0], L_0x60000346bc00, L_0x60000346bac0;
S_0x13b697360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13b616100;
 .timescale 0 0;
P_0x600001032780 .param/l "col" 1 7 214, +C4<01>;
L_0x600002e7eae0 .functor AND 1, v0x60000372ebe0_0, L_0x60000346b340, C4<1>, C4<1>;
L_0x600002e7eb50 .functor AND 1, L_0x60000346b700, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7ebc0 .functor OR 1, L_0x60000346b3e0, L_0x600002e7eb50, C4<0>, C4<0>;
L_0x600002e7ec30 .functor AND 1, L_0x14009a4a0, L_0x600002e7ebc0, C4<1>, C4<1>;
L_0x600002e7eca0 .functor AND 1, L_0x600002e7ec30, L_0x60000346b5c0, C4<1>, C4<1>;
v0x600003744990_0 .net *"_ivl_0", 2 0, L_0x60000346b980;  1 drivers
L_0x140098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003744a20_0 .net/2u *"_ivl_11", 2 0, L_0x140098f88;  1 drivers
v0x600003744ab0_0 .net *"_ivl_13", 0 0, L_0x60000346b3e0;  1 drivers
L_0x140098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003744b40_0 .net/2u *"_ivl_15", 2 0, L_0x140098fd0;  1 drivers
v0x600003744bd0_0 .net *"_ivl_17", 0 0, L_0x60000346b700;  1 drivers
v0x600003744c60_0 .net *"_ivl_20", 0 0, L_0x600002e7eb50;  1 drivers
v0x600003744cf0_0 .net *"_ivl_22", 0 0, L_0x600002e7ebc0;  1 drivers
v0x600003744d80_0 .net *"_ivl_24", 0 0, L_0x600002e7ec30;  1 drivers
v0x600003744e10_0 .net *"_ivl_25", 31 0, L_0x60000346b480;  1 drivers
L_0x140099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003744ea0_0 .net *"_ivl_28", 15 0, L_0x140099018;  1 drivers
L_0x140099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003744f30_0 .net/2u *"_ivl_29", 31 0, L_0x140099060;  1 drivers
L_0x140098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003744fc0_0 .net *"_ivl_3", 0 0, L_0x140098ef8;  1 drivers
v0x600003745050_0 .net *"_ivl_31", 0 0, L_0x60000346b5c0;  1 drivers
L_0x140098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000037450e0_0 .net/2u *"_ivl_4", 2 0, L_0x140098f40;  1 drivers
v0x600003745170_0 .net *"_ivl_6", 0 0, L_0x60000346b340;  1 drivers
v0x600003745200_0 .net "do_clear", 0 0, L_0x600002e7eca0;  1 drivers
v0x600003745290_0 .net "load_weight", 0 0, L_0x600002e7eae0;  1 drivers
v0x600003745320_0 .net "weight_in", 7 0, L_0x60000346b840;  1 drivers
L_0x60000346b980 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140098ef8;
L_0x60000346b340 .cmp/eq 3, L_0x60000346b980, L_0x140098f40;
L_0x60000346b3e0 .cmp/eq 3, v0x600003754990_0, L_0x140098f88;
L_0x60000346b700 .cmp/eq 3, v0x600003754990_0, L_0x140098fd0;
L_0x60000346b480 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099018;
L_0x60000346b5c0 .cmp/eq 32, L_0x60000346b480, L_0x140099060;
S_0x13b691830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b697360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003743de0_0 .net *"_ivl_11", 0 0, L_0x60000346b020;  1 drivers
v0x600003743e70_0 .net *"_ivl_12", 15 0, L_0x60000346ae40;  1 drivers
v0x600003743f00_0 .net/s *"_ivl_4", 15 0, L_0x60000346b0c0;  1 drivers
v0x600003744000_0 .net/s *"_ivl_6", 15 0, L_0x60000346b160;  1 drivers
v0x600003744090_0 .net/s "a_signed", 7 0, v0x600003744240_0;  1 drivers
v0x600003744120_0 .net "act_in", 7 0, v0x600003742be0_0;  alias, 1 drivers
v0x6000037441b0_0 .var "act_out", 7 0;
v0x600003744240_0 .var "act_reg", 7 0;
v0x6000037442d0_0 .net "clear_acc", 0 0, L_0x600002e7eca0;  alias, 1 drivers
v0x600003744360_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x6000037443f0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003744480_0 .net "load_weight", 0 0, L_0x600002e7eae0;  alias, 1 drivers
v0x600003744510_0 .net/s "product", 15 0, L_0x60000346af80;  1 drivers
v0x6000037445a0_0 .net/s "product_ext", 31 0, L_0x60000346aee0;  1 drivers
v0x600003744630_0 .net "psum_in", 31 0, v0x60000374f060_0;  alias, 1 drivers
v0x6000037446c0_0 .var "psum_out", 31 0;
v0x600003744750_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x6000037447e0_0 .net/s "w_signed", 7 0, v0x600003744900_0;  1 drivers
v0x600003744870_0 .net "weight_in", 7 0, L_0x60000346b840;  alias, 1 drivers
v0x600003744900_0 .var "weight_reg", 7 0;
L_0x60000346b0c0 .extend/s 16, v0x600003744240_0;
L_0x60000346b160 .extend/s 16, v0x600003744900_0;
L_0x60000346af80 .arith/mult 16, L_0x60000346b0c0, L_0x60000346b160;
L_0x60000346b020 .part L_0x60000346af80, 15, 1;
LS_0x60000346ae40_0_0 .concat [ 1 1 1 1], L_0x60000346b020, L_0x60000346b020, L_0x60000346b020, L_0x60000346b020;
LS_0x60000346ae40_0_4 .concat [ 1 1 1 1], L_0x60000346b020, L_0x60000346b020, L_0x60000346b020, L_0x60000346b020;
LS_0x60000346ae40_0_8 .concat [ 1 1 1 1], L_0x60000346b020, L_0x60000346b020, L_0x60000346b020, L_0x60000346b020;
LS_0x60000346ae40_0_12 .concat [ 1 1 1 1], L_0x60000346b020, L_0x60000346b020, L_0x60000346b020, L_0x60000346b020;
L_0x60000346ae40 .concat [ 4 4 4 4], LS_0x60000346ae40_0_0, LS_0x60000346ae40_0_4, LS_0x60000346ae40_0_8, LS_0x60000346ae40_0_12;
L_0x60000346aee0 .concat [ 16 16 0 0], L_0x60000346af80, L_0x60000346ae40;
S_0x13b6919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13b616100;
 .timescale 0 0;
P_0x600001032d00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002e7edf0 .functor AND 1, v0x60000372ebe0_0, L_0x60000346ada0, C4<1>, C4<1>;
L_0x600002e7e7d0 .functor AND 1, L_0x60000346aa80, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7ee60 .functor OR 1, L_0x60000346ac60, L_0x600002e7e7d0, C4<0>, C4<0>;
L_0x600002e7eed0 .functor AND 1, L_0x14009a4a0, L_0x600002e7ee60, C4<1>, C4<1>;
L_0x600002e7ef40 .functor AND 1, L_0x600002e7eed0, L_0x60000346a940, C4<1>, C4<1>;
v0x600003745ef0_0 .net *"_ivl_0", 3 0, L_0x60000346ad00;  1 drivers
L_0x140099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003745f80_0 .net/2u *"_ivl_11", 2 0, L_0x140099138;  1 drivers
v0x600003746010_0 .net *"_ivl_13", 0 0, L_0x60000346ac60;  1 drivers
L_0x140099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000037460a0_0 .net/2u *"_ivl_15", 2 0, L_0x140099180;  1 drivers
v0x600003746130_0 .net *"_ivl_17", 0 0, L_0x60000346aa80;  1 drivers
v0x6000037461c0_0 .net *"_ivl_20", 0 0, L_0x600002e7e7d0;  1 drivers
v0x600003746250_0 .net *"_ivl_22", 0 0, L_0x600002e7ee60;  1 drivers
v0x6000037462e0_0 .net *"_ivl_24", 0 0, L_0x600002e7eed0;  1 drivers
v0x600003746370_0 .net *"_ivl_25", 31 0, L_0x60000346ab20;  1 drivers
L_0x1400991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003746400_0 .net *"_ivl_28", 15 0, L_0x1400991c8;  1 drivers
L_0x140099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003746490_0 .net/2u *"_ivl_29", 31 0, L_0x140099210;  1 drivers
L_0x1400990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003746520_0 .net *"_ivl_3", 1 0, L_0x1400990a8;  1 drivers
v0x6000037465b0_0 .net *"_ivl_31", 0 0, L_0x60000346a940;  1 drivers
L_0x1400990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003746640_0 .net/2u *"_ivl_4", 3 0, L_0x1400990f0;  1 drivers
v0x6000037466d0_0 .net *"_ivl_6", 0 0, L_0x60000346ada0;  1 drivers
v0x600003746760_0 .net "do_clear", 0 0, L_0x600002e7ef40;  1 drivers
v0x6000037467f0_0 .net "load_weight", 0 0, L_0x600002e7edf0;  1 drivers
v0x600003746880_0 .net "weight_in", 7 0, L_0x60000346abc0;  1 drivers
L_0x60000346ad00 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x1400990a8;
L_0x60000346ada0 .cmp/eq 4, L_0x60000346ad00, L_0x1400990f0;
L_0x60000346ac60 .cmp/eq 3, v0x600003754990_0, L_0x140099138;
L_0x60000346aa80 .cmp/eq 3, v0x600003754990_0, L_0x140099180;
L_0x60000346ab20 .concat [ 16 16 0 0], v0x600003754090_0, L_0x1400991c8;
L_0x60000346a940 .cmp/eq 32, L_0x60000346ab20, L_0x140099210;
S_0x13b68f1e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b6919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b72040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000037453b0_0 .net *"_ivl_11", 0 0, L_0x60000346a120;  1 drivers
v0x600003745440_0 .net *"_ivl_12", 15 0, L_0x60000346a1c0;  1 drivers
v0x6000037454d0_0 .net/s *"_ivl_4", 15 0, L_0x60000346a9e0;  1 drivers
v0x600003745560_0 .net/s *"_ivl_6", 15 0, L_0x60000346a620;  1 drivers
v0x6000037455f0_0 .net/s "a_signed", 7 0, v0x6000037457a0_0;  1 drivers
v0x600003745680_0 .net "act_in", 7 0, v0x6000037441b0_0;  alias, 1 drivers
v0x600003745710_0 .var "act_out", 7 0;
v0x6000037457a0_0 .var "act_reg", 7 0;
v0x600003745830_0 .net "clear_acc", 0 0, L_0x600002e7ef40;  alias, 1 drivers
v0x6000037458c0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003745950_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x6000037459e0_0 .net "load_weight", 0 0, L_0x600002e7edf0;  alias, 1 drivers
v0x600003745a70_0 .net/s "product", 15 0, L_0x60000346a6c0;  1 drivers
v0x600003745b00_0 .net/s "product_ext", 31 0, L_0x600003469fe0;  1 drivers
v0x600003745b90_0 .net "psum_in", 31 0, v0x600003740630_0;  alias, 1 drivers
v0x600003745c20_0 .var "psum_out", 31 0;
v0x600003745cb0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003745d40_0 .net/s "w_signed", 7 0, v0x600003745e60_0;  1 drivers
v0x600003745dd0_0 .net "weight_in", 7 0, L_0x60000346abc0;  alias, 1 drivers
v0x600003745e60_0 .var "weight_reg", 7 0;
L_0x60000346a9e0 .extend/s 16, v0x6000037457a0_0;
L_0x60000346a620 .extend/s 16, v0x600003745e60_0;
L_0x60000346a6c0 .arith/mult 16, L_0x60000346a9e0, L_0x60000346a620;
L_0x60000346a120 .part L_0x60000346a6c0, 15, 1;
LS_0x60000346a1c0_0_0 .concat [ 1 1 1 1], L_0x60000346a120, L_0x60000346a120, L_0x60000346a120, L_0x60000346a120;
LS_0x60000346a1c0_0_4 .concat [ 1 1 1 1], L_0x60000346a120, L_0x60000346a120, L_0x60000346a120, L_0x60000346a120;
LS_0x60000346a1c0_0_8 .concat [ 1 1 1 1], L_0x60000346a120, L_0x60000346a120, L_0x60000346a120, L_0x60000346a120;
LS_0x60000346a1c0_0_12 .concat [ 1 1 1 1], L_0x60000346a120, L_0x60000346a120, L_0x60000346a120, L_0x60000346a120;
L_0x60000346a1c0 .concat [ 4 4 4 4], LS_0x60000346a1c0_0_0, LS_0x60000346a1c0_0_4, LS_0x60000346a1c0_0_8, LS_0x60000346a1c0_0_12;
L_0x600003469fe0 .concat [ 16 16 0 0], L_0x60000346a6c0, L_0x60000346a1c0;
S_0x13b68f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13b616100;
 .timescale 0 0;
P_0x600001032e00 .param/l "col" 1 7 214, +C4<011>;
L_0x600002e7f090 .functor AND 1, v0x60000372ebe0_0, L_0x600003469ea0, C4<1>, C4<1>;
L_0x600002e7f100 .functor AND 1, L_0x600003469e00, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7f170 .functor OR 1, L_0x600003469d60, L_0x600002e7f100, C4<0>, C4<0>;
L_0x600002e7f1e0 .functor AND 1, L_0x14009a4a0, L_0x600002e7f170, C4<1>, C4<1>;
L_0x600002e7f250 .functor AND 1, L_0x600002e7f1e0, L_0x600003469cc0, C4<1>, C4<1>;
v0x600003747450_0 .net *"_ivl_0", 3 0, L_0x60000346a080;  1 drivers
L_0x1400992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000037474e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400992e8;  1 drivers
v0x600003747570_0 .net *"_ivl_13", 0 0, L_0x600003469d60;  1 drivers
L_0x140099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003747600_0 .net/2u *"_ivl_15", 2 0, L_0x140099330;  1 drivers
v0x600003747690_0 .net *"_ivl_17", 0 0, L_0x600003469e00;  1 drivers
v0x600003747720_0 .net *"_ivl_20", 0 0, L_0x600002e7f100;  1 drivers
v0x6000037477b0_0 .net *"_ivl_22", 0 0, L_0x600002e7f170;  1 drivers
v0x600003747840_0 .net *"_ivl_24", 0 0, L_0x600002e7f1e0;  1 drivers
v0x6000037478d0_0 .net *"_ivl_25", 31 0, L_0x600003469c20;  1 drivers
L_0x140099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003747960_0 .net *"_ivl_28", 15 0, L_0x140099378;  1 drivers
L_0x1400993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037479f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400993c0;  1 drivers
L_0x140099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003747a80_0 .net *"_ivl_3", 1 0, L_0x140099258;  1 drivers
v0x600003747b10_0 .net *"_ivl_31", 0 0, L_0x600003469cc0;  1 drivers
L_0x1400992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003747ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1400992a0;  1 drivers
v0x600003747c30_0 .net *"_ivl_6", 0 0, L_0x600003469ea0;  1 drivers
v0x600003747cc0_0 .net "do_clear", 0 0, L_0x600002e7f250;  1 drivers
v0x600003747d50_0 .net "load_weight", 0 0, L_0x600002e7f090;  1 drivers
v0x600003747de0_0 .net "weight_in", 7 0, L_0x600003469f40;  1 drivers
L_0x60000346a080 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140099258;
L_0x600003469ea0 .cmp/eq 4, L_0x60000346a080, L_0x1400992a0;
L_0x600003469d60 .cmp/eq 3, v0x600003754990_0, L_0x1400992e8;
L_0x600003469e00 .cmp/eq 3, v0x600003754990_0, L_0x140099330;
L_0x600003469c20 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099378;
L_0x600003469cc0 .cmp/eq 32, L_0x600003469c20, L_0x1400993c0;
S_0x13b68cb90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b68f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003746910_0 .net *"_ivl_11", 0 0, L_0x600003469a40;  1 drivers
v0x6000037469a0_0 .net *"_ivl_12", 15 0, L_0x600003469860;  1 drivers
v0x600003746a30_0 .net/s *"_ivl_4", 15 0, L_0x600003469ae0;  1 drivers
v0x600003746ac0_0 .net/s *"_ivl_6", 15 0, L_0x600003469b80;  1 drivers
v0x600003746b50_0 .net/s "a_signed", 7 0, v0x600003746d00_0;  1 drivers
v0x600003746be0_0 .net "act_in", 7 0, v0x600003745710_0;  alias, 1 drivers
v0x600003746c70_0 .var "act_out", 7 0;
v0x600003746d00_0 .var "act_reg", 7 0;
v0x600003746d90_0 .net "clear_acc", 0 0, L_0x600002e7f250;  alias, 1 drivers
v0x600003746e20_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003746eb0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003746f40_0 .net "load_weight", 0 0, L_0x600002e7f090;  alias, 1 drivers
v0x600003746fd0_0 .net/s "product", 15 0, L_0x6000034699a0;  1 drivers
v0x600003747060_0 .net/s "product_ext", 31 0, L_0x600003469900;  1 drivers
v0x6000037470f0_0 .net "psum_in", 31 0, v0x600003741b90_0;  alias, 1 drivers
v0x600003747180_0 .var "psum_out", 31 0;
v0x600003747210_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x6000037472a0_0 .net/s "w_signed", 7 0, v0x6000037473c0_0;  1 drivers
v0x600003747330_0 .net "weight_in", 7 0, L_0x600003469f40;  alias, 1 drivers
v0x6000037473c0_0 .var "weight_reg", 7 0;
L_0x600003469ae0 .extend/s 16, v0x600003746d00_0;
L_0x600003469b80 .extend/s 16, v0x6000037473c0_0;
L_0x6000034699a0 .arith/mult 16, L_0x600003469ae0, L_0x600003469b80;
L_0x600003469a40 .part L_0x6000034699a0, 15, 1;
LS_0x600003469860_0_0 .concat [ 1 1 1 1], L_0x600003469a40, L_0x600003469a40, L_0x600003469a40, L_0x600003469a40;
LS_0x600003469860_0_4 .concat [ 1 1 1 1], L_0x600003469a40, L_0x600003469a40, L_0x600003469a40, L_0x600003469a40;
LS_0x600003469860_0_8 .concat [ 1 1 1 1], L_0x600003469a40, L_0x600003469a40, L_0x600003469a40, L_0x600003469a40;
LS_0x600003469860_0_12 .concat [ 1 1 1 1], L_0x600003469a40, L_0x600003469a40, L_0x600003469a40, L_0x600003469a40;
L_0x600003469860 .concat [ 4 4 4 4], LS_0x600003469860_0_0, LS_0x600003469860_0_4, LS_0x600003469860_0_8, LS_0x600003469860_0_12;
L_0x600003469900 .concat [ 16 16 0 0], L_0x6000034699a0, L_0x600003469860;
S_0x13b68cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001032f00 .param/l "row" 1 7 213, +C4<010>;
S_0x13b68a540 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13b68cd00;
 .timescale 0 0;
P_0x600001032f80 .param/l "col" 1 7 214, +C4<00>;
L_0x600002e7f3a0 .functor AND 1, v0x60000372ebe0_0, L_0x6000034697c0, C4<1>, C4<1>;
L_0x600002e7f410 .functor AND 1, L_0x6000034694a0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7f480 .functor OR 1, L_0x600003469680, L_0x600002e7f410, C4<0>, C4<0>;
L_0x600002e7f4f0 .functor AND 1, L_0x14009a4a0, L_0x600002e7f480, C4<1>, C4<1>;
L_0x600002e7f560 .functor AND 1, L_0x600002e7f4f0, L_0x600003469360, C4<1>, C4<1>;
v0x600003758a20_0 .net *"_ivl_0", 2 0, L_0x600003469720;  1 drivers
L_0x140099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003758ab0_0 .net/2u *"_ivl_11", 2 0, L_0x140099498;  1 drivers
v0x600003758b40_0 .net *"_ivl_13", 0 0, L_0x600003469680;  1 drivers
L_0x1400994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003758bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1400994e0;  1 drivers
v0x600003758c60_0 .net *"_ivl_17", 0 0, L_0x6000034694a0;  1 drivers
v0x600003758cf0_0 .net *"_ivl_20", 0 0, L_0x600002e7f410;  1 drivers
v0x600003758d80_0 .net *"_ivl_22", 0 0, L_0x600002e7f480;  1 drivers
v0x600003758e10_0 .net *"_ivl_24", 0 0, L_0x600002e7f4f0;  1 drivers
v0x600003758ea0_0 .net *"_ivl_25", 31 0, L_0x600003469540;  1 drivers
L_0x140099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003758f30_0 .net *"_ivl_28", 15 0, L_0x140099528;  1 drivers
L_0x140099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003758fc0_0 .net/2u *"_ivl_29", 31 0, L_0x140099570;  1 drivers
L_0x140099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003759050_0 .net *"_ivl_3", 0 0, L_0x140099408;  1 drivers
v0x6000037590e0_0 .net *"_ivl_31", 0 0, L_0x600003469360;  1 drivers
L_0x140099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003759170_0 .net/2u *"_ivl_4", 2 0, L_0x140099450;  1 drivers
v0x600003759200_0 .net *"_ivl_6", 0 0, L_0x6000034697c0;  1 drivers
v0x600003759290_0 .net "do_clear", 0 0, L_0x600002e7f560;  1 drivers
v0x600003759320_0 .net "load_weight", 0 0, L_0x600002e7f3a0;  1 drivers
v0x6000037593b0_0 .net "weight_in", 7 0, L_0x6000034695e0;  1 drivers
L_0x600003469720 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140099408;
L_0x6000034697c0 .cmp/eq 3, L_0x600003469720, L_0x140099450;
L_0x600003469680 .cmp/eq 3, v0x600003754990_0, L_0x140099498;
L_0x6000034694a0 .cmp/eq 3, v0x600003754990_0, L_0x1400994e0;
L_0x600003469540 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099528;
L_0x600003469360 .cmp/eq 32, L_0x600003469540, L_0x140099570;
S_0x13b68a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b68a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b720c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003747e70_0 .net *"_ivl_11", 0 0, L_0x6000034690e0;  1 drivers
v0x600003747f00_0 .net *"_ivl_12", 15 0, L_0x600003469180;  1 drivers
v0x600003758000_0 .net/s *"_ivl_4", 15 0, L_0x600003469400;  1 drivers
v0x600003758090_0 .net/s *"_ivl_6", 15 0, L_0x600003469220;  1 drivers
v0x600003758120_0 .net/s "a_signed", 7 0, v0x6000037582d0_0;  1 drivers
v0x6000037581b0_0 .net "act_in", 7 0, L_0x600002e7d0a0;  alias, 1 drivers
v0x600003758240_0 .var "act_out", 7 0;
v0x6000037582d0_0 .var "act_reg", 7 0;
v0x600003758360_0 .net "clear_acc", 0 0, L_0x600002e7f560;  alias, 1 drivers
v0x6000037583f0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003758480_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003758510_0 .net "load_weight", 0 0, L_0x600002e7f3a0;  alias, 1 drivers
v0x6000037585a0_0 .net/s "product", 15 0, L_0x6000034692c0;  1 drivers
v0x600003758630_0 .net/s "product_ext", 31 0, L_0x600003468fa0;  1 drivers
v0x6000037586c0_0 .net "psum_in", 31 0, v0x6000037430f0_0;  alias, 1 drivers
v0x600003758750_0 .var "psum_out", 31 0;
v0x6000037587e0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003758870_0 .net/s "w_signed", 7 0, v0x600003758990_0;  1 drivers
v0x600003758900_0 .net "weight_in", 7 0, L_0x6000034695e0;  alias, 1 drivers
v0x600003758990_0 .var "weight_reg", 7 0;
L_0x600003469400 .extend/s 16, v0x6000037582d0_0;
L_0x600003469220 .extend/s 16, v0x600003758990_0;
L_0x6000034692c0 .arith/mult 16, L_0x600003469400, L_0x600003469220;
L_0x6000034690e0 .part L_0x6000034692c0, 15, 1;
LS_0x600003469180_0_0 .concat [ 1 1 1 1], L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0;
LS_0x600003469180_0_4 .concat [ 1 1 1 1], L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0;
LS_0x600003469180_0_8 .concat [ 1 1 1 1], L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0;
LS_0x600003469180_0_12 .concat [ 1 1 1 1], L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0, L_0x6000034690e0;
L_0x600003469180 .concat [ 4 4 4 4], LS_0x600003469180_0_0, LS_0x600003469180_0_4, LS_0x600003469180_0_8, LS_0x600003469180_0_12;
L_0x600003468fa0 .concat [ 16 16 0 0], L_0x6000034692c0, L_0x600003469180;
S_0x13b687ef0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13b68cd00;
 .timescale 0 0;
P_0x600001033080 .param/l "col" 1 7 214, +C4<01>;
L_0x600002e7f6b0 .functor AND 1, v0x60000372ebe0_0, L_0x600003468e60, C4<1>, C4<1>;
L_0x600002e7f720 .functor AND 1, L_0x600003468dc0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7f790 .functor OR 1, L_0x600003468d20, L_0x600002e7f720, C4<0>, C4<0>;
L_0x600002e7f800 .functor AND 1, L_0x14009a4a0, L_0x600002e7f790, C4<1>, C4<1>;
L_0x600002e7f870 .functor AND 1, L_0x600002e7f800, L_0x600003468c80, C4<1>, C4<1>;
v0x600003759f80_0 .net *"_ivl_0", 2 0, L_0x600003469040;  1 drivers
L_0x140099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000375a010_0 .net/2u *"_ivl_11", 2 0, L_0x140099648;  1 drivers
v0x60000375a0a0_0 .net *"_ivl_13", 0 0, L_0x600003468d20;  1 drivers
L_0x140099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375a130_0 .net/2u *"_ivl_15", 2 0, L_0x140099690;  1 drivers
v0x60000375a1c0_0 .net *"_ivl_17", 0 0, L_0x600003468dc0;  1 drivers
v0x60000375a250_0 .net *"_ivl_20", 0 0, L_0x600002e7f720;  1 drivers
v0x60000375a2e0_0 .net *"_ivl_22", 0 0, L_0x600002e7f790;  1 drivers
v0x60000375a370_0 .net *"_ivl_24", 0 0, L_0x600002e7f800;  1 drivers
v0x60000375a400_0 .net *"_ivl_25", 31 0, L_0x600003468be0;  1 drivers
L_0x1400996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375a490_0 .net *"_ivl_28", 15 0, L_0x1400996d8;  1 drivers
L_0x140099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375a520_0 .net/2u *"_ivl_29", 31 0, L_0x140099720;  1 drivers
L_0x1400995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000375a5b0_0 .net *"_ivl_3", 0 0, L_0x1400995b8;  1 drivers
v0x60000375a640_0 .net *"_ivl_31", 0 0, L_0x600003468c80;  1 drivers
L_0x140099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000375a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x140099600;  1 drivers
v0x60000375a760_0 .net *"_ivl_6", 0 0, L_0x600003468e60;  1 drivers
v0x60000375a7f0_0 .net "do_clear", 0 0, L_0x600002e7f870;  1 drivers
v0x60000375a880_0 .net "load_weight", 0 0, L_0x600002e7f6b0;  1 drivers
v0x60000375a910_0 .net "weight_in", 7 0, L_0x600003468f00;  1 drivers
L_0x600003469040 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x1400995b8;
L_0x600003468e60 .cmp/eq 3, L_0x600003469040, L_0x140099600;
L_0x600003468d20 .cmp/eq 3, v0x600003754990_0, L_0x140099648;
L_0x600003468dc0 .cmp/eq 3, v0x600003754990_0, L_0x140099690;
L_0x600003468be0 .concat [ 16 16 0 0], v0x600003754090_0, L_0x1400996d8;
L_0x600003468c80 .cmp/eq 32, L_0x600003468be0, L_0x140099720;
S_0x13b688060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b687ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003759440_0 .net *"_ivl_11", 0 0, L_0x600003468a00;  1 drivers
v0x6000037594d0_0 .net *"_ivl_12", 15 0, L_0x60000346a4e0;  1 drivers
v0x600003759560_0 .net/s *"_ivl_4", 15 0, L_0x600003468aa0;  1 drivers
v0x6000037595f0_0 .net/s *"_ivl_6", 15 0, L_0x600003468b40;  1 drivers
v0x600003759680_0 .net/s "a_signed", 7 0, v0x600003759830_0;  1 drivers
v0x600003759710_0 .net "act_in", 7 0, v0x600003758240_0;  alias, 1 drivers
v0x6000037597a0_0 .var "act_out", 7 0;
v0x600003759830_0 .var "act_reg", 7 0;
v0x6000037598c0_0 .net "clear_acc", 0 0, L_0x600002e7f870;  alias, 1 drivers
v0x600003759950_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x6000037599e0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003759a70_0 .net "load_weight", 0 0, L_0x600002e7f6b0;  alias, 1 drivers
v0x600003759b00_0 .net/s "product", 15 0, L_0x600003468960;  1 drivers
v0x600003759b90_0 .net/s "product_ext", 31 0, L_0x60000346a580;  1 drivers
v0x600003759c20_0 .net "psum_in", 31 0, v0x6000037446c0_0;  alias, 1 drivers
v0x600003759cb0_0 .var "psum_out", 31 0;
v0x600003759d40_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003759dd0_0 .net/s "w_signed", 7 0, v0x600003759ef0_0;  1 drivers
v0x600003759e60_0 .net "weight_in", 7 0, L_0x600003468f00;  alias, 1 drivers
v0x600003759ef0_0 .var "weight_reg", 7 0;
L_0x600003468aa0 .extend/s 16, v0x600003759830_0;
L_0x600003468b40 .extend/s 16, v0x600003759ef0_0;
L_0x600003468960 .arith/mult 16, L_0x600003468aa0, L_0x600003468b40;
L_0x600003468a00 .part L_0x600003468960, 15, 1;
LS_0x60000346a4e0_0_0 .concat [ 1 1 1 1], L_0x600003468a00, L_0x600003468a00, L_0x600003468a00, L_0x600003468a00;
LS_0x60000346a4e0_0_4 .concat [ 1 1 1 1], L_0x600003468a00, L_0x600003468a00, L_0x600003468a00, L_0x600003468a00;
LS_0x60000346a4e0_0_8 .concat [ 1 1 1 1], L_0x600003468a00, L_0x600003468a00, L_0x600003468a00, L_0x600003468a00;
LS_0x60000346a4e0_0_12 .concat [ 1 1 1 1], L_0x600003468a00, L_0x600003468a00, L_0x600003468a00, L_0x600003468a00;
L_0x60000346a4e0 .concat [ 4 4 4 4], LS_0x60000346a4e0_0_0, LS_0x60000346a4e0_0_4, LS_0x60000346a4e0_0_8, LS_0x60000346a4e0_0_12;
L_0x60000346a580 .concat [ 16 16 0 0], L_0x600003468960, L_0x60000346a4e0;
S_0x13b6858a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13b68cd00;
 .timescale 0 0;
P_0x600001033180 .param/l "col" 1 7 214, +C4<010>;
L_0x600002e7f9c0 .functor AND 1, v0x60000372ebe0_0, L_0x60000346a440, C4<1>, C4<1>;
L_0x600002e7fa30 .functor AND 1, L_0x6000034686e0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7faa0 .functor OR 1, L_0x600003468640, L_0x600002e7fa30, C4<0>, C4<0>;
L_0x600002e7fb10 .functor AND 1, L_0x14009a4a0, L_0x600002e7faa0, C4<1>, C4<1>;
L_0x600002e7fb80 .functor AND 1, L_0x600002e7fb10, L_0x6000034688c0, C4<1>, C4<1>;
v0x60000375b4e0_0 .net *"_ivl_0", 3 0, L_0x60000346a3a0;  1 drivers
L_0x1400997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000375b570_0 .net/2u *"_ivl_11", 2 0, L_0x1400997f8;  1 drivers
v0x60000375b600_0 .net *"_ivl_13", 0 0, L_0x600003468640;  1 drivers
L_0x140099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375b690_0 .net/2u *"_ivl_15", 2 0, L_0x140099840;  1 drivers
v0x60000375b720_0 .net *"_ivl_17", 0 0, L_0x6000034686e0;  1 drivers
v0x60000375b7b0_0 .net *"_ivl_20", 0 0, L_0x600002e7fa30;  1 drivers
v0x60000375b840_0 .net *"_ivl_22", 0 0, L_0x600002e7faa0;  1 drivers
v0x60000375b8d0_0 .net *"_ivl_24", 0 0, L_0x600002e7fb10;  1 drivers
v0x60000375b960_0 .net *"_ivl_25", 31 0, L_0x600003468820;  1 drivers
L_0x140099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375b9f0_0 .net *"_ivl_28", 15 0, L_0x140099888;  1 drivers
L_0x1400998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1400998d0;  1 drivers
L_0x140099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000375bb10_0 .net *"_ivl_3", 1 0, L_0x140099768;  1 drivers
v0x60000375bba0_0 .net *"_ivl_31", 0 0, L_0x6000034688c0;  1 drivers
L_0x1400997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000375bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1400997b0;  1 drivers
v0x60000375bcc0_0 .net *"_ivl_6", 0 0, L_0x60000346a440;  1 drivers
v0x60000375bd50_0 .net "do_clear", 0 0, L_0x600002e7fb80;  1 drivers
v0x60000375bde0_0 .net "load_weight", 0 0, L_0x600002e7f9c0;  1 drivers
v0x60000375be70_0 .net "weight_in", 7 0, L_0x60000346a260;  1 drivers
L_0x60000346a3a0 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140099768;
L_0x60000346a440 .cmp/eq 4, L_0x60000346a3a0, L_0x1400997b0;
L_0x600003468640 .cmp/eq 3, v0x600003754990_0, L_0x1400997f8;
L_0x6000034686e0 .cmp/eq 3, v0x600003754990_0, L_0x140099840;
L_0x600003468820 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099888;
L_0x6000034688c0 .cmp/eq 32, L_0x600003468820, L_0x1400998d0;
S_0x13b685a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b6858a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b71f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b71fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000375a9a0_0 .net *"_ivl_11", 0 0, L_0x600003460140;  1 drivers
v0x60000375aa30_0 .net *"_ivl_12", 15 0, L_0x6000034601e0;  1 drivers
v0x60000375aac0_0 .net/s *"_ivl_4", 15 0, L_0x60000346b8e0;  1 drivers
v0x60000375ab50_0 .net/s *"_ivl_6", 15 0, L_0x600003460000;  1 drivers
v0x60000375abe0_0 .net/s "a_signed", 7 0, v0x60000375ad90_0;  1 drivers
v0x60000375ac70_0 .net "act_in", 7 0, v0x6000037597a0_0;  alias, 1 drivers
v0x60000375ad00_0 .var "act_out", 7 0;
v0x60000375ad90_0 .var "act_reg", 7 0;
v0x60000375ae20_0 .net "clear_acc", 0 0, L_0x600002e7fb80;  alias, 1 drivers
v0x60000375aeb0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000375af40_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000375afd0_0 .net "load_weight", 0 0, L_0x600002e7f9c0;  alias, 1 drivers
v0x60000375b060_0 .net/s "product", 15 0, L_0x6000034600a0;  1 drivers
v0x60000375b0f0_0 .net/s "product_ext", 31 0, L_0x600003460280;  1 drivers
v0x60000375b180_0 .net "psum_in", 31 0, v0x600003745c20_0;  alias, 1 drivers
v0x60000375b210_0 .var "psum_out", 31 0;
v0x60000375b2a0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000375b330_0 .net/s "w_signed", 7 0, v0x60000375b450_0;  1 drivers
v0x60000375b3c0_0 .net "weight_in", 7 0, L_0x60000346a260;  alias, 1 drivers
v0x60000375b450_0 .var "weight_reg", 7 0;
L_0x60000346b8e0 .extend/s 16, v0x60000375ad90_0;
L_0x600003460000 .extend/s 16, v0x60000375b450_0;
L_0x6000034600a0 .arith/mult 16, L_0x60000346b8e0, L_0x600003460000;
L_0x600003460140 .part L_0x6000034600a0, 15, 1;
LS_0x6000034601e0_0_0 .concat [ 1 1 1 1], L_0x600003460140, L_0x600003460140, L_0x600003460140, L_0x600003460140;
LS_0x6000034601e0_0_4 .concat [ 1 1 1 1], L_0x600003460140, L_0x600003460140, L_0x600003460140, L_0x600003460140;
LS_0x6000034601e0_0_8 .concat [ 1 1 1 1], L_0x600003460140, L_0x600003460140, L_0x600003460140, L_0x600003460140;
LS_0x6000034601e0_0_12 .concat [ 1 1 1 1], L_0x600003460140, L_0x600003460140, L_0x600003460140, L_0x600003460140;
L_0x6000034601e0 .concat [ 4 4 4 4], LS_0x6000034601e0_0_0, LS_0x6000034601e0_0_4, LS_0x6000034601e0_0_8, LS_0x6000034601e0_0_12;
L_0x600003460280 .concat [ 16 16 0 0], L_0x6000034600a0, L_0x6000034601e0;
S_0x13b683250 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13b68cd00;
 .timescale 0 0;
P_0x600001033280 .param/l "col" 1 7 214, +C4<011>;
L_0x600002e7fcd0 .functor AND 1, v0x60000372ebe0_0, L_0x6000034603c0, C4<1>, C4<1>;
L_0x600002e7fd40 .functor AND 1, L_0x6000034605a0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7fdb0 .functor OR 1, L_0x600003460500, L_0x600002e7fd40, C4<0>, C4<0>;
L_0x600002e7fe20 .functor AND 1, L_0x14009a4a0, L_0x600002e7fdb0, C4<1>, C4<1>;
L_0x600002e7fe90 .functor AND 1, L_0x600002e7fe20, L_0x6000034606e0, C4<1>, C4<1>;
v0x60000375cab0_0 .net *"_ivl_0", 3 0, L_0x600003460320;  1 drivers
L_0x1400999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000375cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1400999a8;  1 drivers
v0x60000375cbd0_0 .net *"_ivl_13", 0 0, L_0x600003460500;  1 drivers
L_0x1400999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1400999f0;  1 drivers
v0x60000375ccf0_0 .net *"_ivl_17", 0 0, L_0x6000034605a0;  1 drivers
v0x60000375cd80_0 .net *"_ivl_20", 0 0, L_0x600002e7fd40;  1 drivers
v0x60000375ce10_0 .net *"_ivl_22", 0 0, L_0x600002e7fdb0;  1 drivers
v0x60000375cea0_0 .net *"_ivl_24", 0 0, L_0x600002e7fe20;  1 drivers
v0x60000375cf30_0 .net *"_ivl_25", 31 0, L_0x600003460640;  1 drivers
L_0x140099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375cfc0_0 .net *"_ivl_28", 15 0, L_0x140099a38;  1 drivers
L_0x140099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375d050_0 .net/2u *"_ivl_29", 31 0, L_0x140099a80;  1 drivers
L_0x140099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000375d0e0_0 .net *"_ivl_3", 1 0, L_0x140099918;  1 drivers
v0x60000375d170_0 .net *"_ivl_31", 0 0, L_0x6000034606e0;  1 drivers
L_0x140099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000375d200_0 .net/2u *"_ivl_4", 3 0, L_0x140099960;  1 drivers
v0x60000375d290_0 .net *"_ivl_6", 0 0, L_0x6000034603c0;  1 drivers
v0x60000375d320_0 .net "do_clear", 0 0, L_0x600002e7fe90;  1 drivers
v0x60000375d3b0_0 .net "load_weight", 0 0, L_0x600002e7fcd0;  1 drivers
v0x60000375d440_0 .net "weight_in", 7 0, L_0x600003460460;  1 drivers
L_0x600003460320 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140099918;
L_0x6000034603c0 .cmp/eq 4, L_0x600003460320, L_0x140099960;
L_0x600003460500 .cmp/eq 3, v0x600003754990_0, L_0x1400999a8;
L_0x6000034605a0 .cmp/eq 3, v0x600003754990_0, L_0x1400999f0;
L_0x600003460640 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099a38;
L_0x6000034606e0 .cmp/eq 32, L_0x600003460640, L_0x140099a80;
S_0x13b6833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b683250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b72140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000375bf00_0 .net *"_ivl_11", 0 0, L_0x600003460960;  1 drivers
v0x60000375c000_0 .net *"_ivl_12", 15 0, L_0x600003460a00;  1 drivers
v0x60000375c090_0 .net/s *"_ivl_4", 15 0, L_0x600003460780;  1 drivers
v0x60000375c120_0 .net/s *"_ivl_6", 15 0, L_0x600003460820;  1 drivers
v0x60000375c1b0_0 .net/s "a_signed", 7 0, v0x60000375c360_0;  1 drivers
v0x60000375c240_0 .net "act_in", 7 0, v0x60000375ad00_0;  alias, 1 drivers
v0x60000375c2d0_0 .var "act_out", 7 0;
v0x60000375c360_0 .var "act_reg", 7 0;
v0x60000375c3f0_0 .net "clear_acc", 0 0, L_0x600002e7fe90;  alias, 1 drivers
v0x60000375c480_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000375c510_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000375c5a0_0 .net "load_weight", 0 0, L_0x600002e7fcd0;  alias, 1 drivers
v0x60000375c630_0 .net/s "product", 15 0, L_0x6000034608c0;  1 drivers
v0x60000375c6c0_0 .net/s "product_ext", 31 0, L_0x600003460aa0;  1 drivers
v0x60000375c750_0 .net "psum_in", 31 0, v0x600003747180_0;  alias, 1 drivers
v0x60000375c7e0_0 .var "psum_out", 31 0;
v0x60000375c870_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000375c900_0 .net/s "w_signed", 7 0, v0x60000375ca20_0;  1 drivers
v0x60000375c990_0 .net "weight_in", 7 0, L_0x600003460460;  alias, 1 drivers
v0x60000375ca20_0 .var "weight_reg", 7 0;
L_0x600003460780 .extend/s 16, v0x60000375c360_0;
L_0x600003460820 .extend/s 16, v0x60000375ca20_0;
L_0x6000034608c0 .arith/mult 16, L_0x600003460780, L_0x600003460820;
L_0x600003460960 .part L_0x6000034608c0, 15, 1;
LS_0x600003460a00_0_0 .concat [ 1 1 1 1], L_0x600003460960, L_0x600003460960, L_0x600003460960, L_0x600003460960;
LS_0x600003460a00_0_4 .concat [ 1 1 1 1], L_0x600003460960, L_0x600003460960, L_0x600003460960, L_0x600003460960;
LS_0x600003460a00_0_8 .concat [ 1 1 1 1], L_0x600003460960, L_0x600003460960, L_0x600003460960, L_0x600003460960;
LS_0x600003460a00_0_12 .concat [ 1 1 1 1], L_0x600003460960, L_0x600003460960, L_0x600003460960, L_0x600003460960;
L_0x600003460a00 .concat [ 4 4 4 4], LS_0x600003460a00_0_0, LS_0x600003460a00_0_4, LS_0x600003460a00_0_8, LS_0x600003460a00_0_12;
L_0x600003460aa0 .concat [ 16 16 0 0], L_0x6000034608c0, L_0x600003460a00;
S_0x13b680c00 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033380 .param/l "row" 1 7 213, +C4<011>;
S_0x13b680d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13b680c00;
 .timescale 0 0;
P_0x600001033400 .param/l "col" 1 7 214, +C4<00>;
L_0x600002e7bbf0 .functor AND 1, v0x60000372ebe0_0, L_0x600003460be0, C4<1>, C4<1>;
L_0x600002e7b790 .functor AND 1, L_0x600003460dc0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e7b330 .functor OR 1, L_0x600003460d20, L_0x600002e7b790, C4<0>, C4<0>;
L_0x600002e7aed0 .functor AND 1, L_0x14009a4a0, L_0x600002e7b330, C4<1>, C4<1>;
L_0x600002e7aa70 .functor AND 1, L_0x600002e7aed0, L_0x600003460f00, C4<1>, C4<1>;
v0x60000375e010_0 .net *"_ivl_0", 2 0, L_0x600003460b40;  1 drivers
L_0x140099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000375e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x140099b58;  1 drivers
v0x60000375e130_0 .net *"_ivl_13", 0 0, L_0x600003460d20;  1 drivers
L_0x140099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x140099ba0;  1 drivers
v0x60000375e250_0 .net *"_ivl_17", 0 0, L_0x600003460dc0;  1 drivers
v0x60000375e2e0_0 .net *"_ivl_20", 0 0, L_0x600002e7b790;  1 drivers
v0x60000375e370_0 .net *"_ivl_22", 0 0, L_0x600002e7b330;  1 drivers
v0x60000375e400_0 .net *"_ivl_24", 0 0, L_0x600002e7aed0;  1 drivers
v0x60000375e490_0 .net *"_ivl_25", 31 0, L_0x600003460e60;  1 drivers
L_0x140099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375e520_0 .net *"_ivl_28", 15 0, L_0x140099be8;  1 drivers
L_0x140099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x140099c30;  1 drivers
L_0x140099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000375e640_0 .net *"_ivl_3", 0 0, L_0x140099ac8;  1 drivers
v0x60000375e6d0_0 .net *"_ivl_31", 0 0, L_0x600003460f00;  1 drivers
L_0x140099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375e760_0 .net/2u *"_ivl_4", 2 0, L_0x140099b10;  1 drivers
v0x60000375e7f0_0 .net *"_ivl_6", 0 0, L_0x600003460be0;  1 drivers
v0x60000375e880_0 .net "do_clear", 0 0, L_0x600002e7aa70;  1 drivers
v0x60000375e910_0 .net "load_weight", 0 0, L_0x600002e7bbf0;  1 drivers
v0x60000375e9a0_0 .net "weight_in", 7 0, L_0x600003460c80;  1 drivers
L_0x600003460b40 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140099ac8;
L_0x600003460be0 .cmp/eq 3, L_0x600003460b40, L_0x140099b10;
L_0x600003460d20 .cmp/eq 3, v0x600003754990_0, L_0x140099b58;
L_0x600003460dc0 .cmp/eq 3, v0x600003754990_0, L_0x140099ba0;
L_0x600003460e60 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099be8;
L_0x600003460f00 .cmp/eq 32, L_0x600003460e60, L_0x140099c30;
S_0x13b67e5b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b680d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b721c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000375d4d0_0 .net *"_ivl_11", 0 0, L_0x600003461180;  1 drivers
v0x60000375d560_0 .net *"_ivl_12", 15 0, L_0x600003461220;  1 drivers
v0x60000375d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600003460fa0;  1 drivers
v0x60000375d680_0 .net/s *"_ivl_6", 15 0, L_0x600003461040;  1 drivers
v0x60000375d710_0 .net/s "a_signed", 7 0, v0x60000375d8c0_0;  1 drivers
v0x60000375d7a0_0 .net "act_in", 7 0, L_0x600002e7cf50;  alias, 1 drivers
v0x60000375d830_0 .var "act_out", 7 0;
v0x60000375d8c0_0 .var "act_reg", 7 0;
v0x60000375d950_0 .net "clear_acc", 0 0, L_0x600002e7aa70;  alias, 1 drivers
v0x60000375d9e0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000375da70_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000375db00_0 .net "load_weight", 0 0, L_0x600002e7bbf0;  alias, 1 drivers
v0x60000375db90_0 .net/s "product", 15 0, L_0x6000034610e0;  1 drivers
v0x60000375dc20_0 .net/s "product_ext", 31 0, L_0x6000034612c0;  1 drivers
v0x60000375dcb0_0 .net "psum_in", 31 0, v0x600003758750_0;  alias, 1 drivers
v0x60000375dd40_0 .var "psum_out", 31 0;
v0x60000375ddd0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000375de60_0 .net/s "w_signed", 7 0, v0x60000375df80_0;  1 drivers
v0x60000375def0_0 .net "weight_in", 7 0, L_0x600003460c80;  alias, 1 drivers
v0x60000375df80_0 .var "weight_reg", 7 0;
L_0x600003460fa0 .extend/s 16, v0x60000375d8c0_0;
L_0x600003461040 .extend/s 16, v0x60000375df80_0;
L_0x6000034610e0 .arith/mult 16, L_0x600003460fa0, L_0x600003461040;
L_0x600003461180 .part L_0x6000034610e0, 15, 1;
LS_0x600003461220_0_0 .concat [ 1 1 1 1], L_0x600003461180, L_0x600003461180, L_0x600003461180, L_0x600003461180;
LS_0x600003461220_0_4 .concat [ 1 1 1 1], L_0x600003461180, L_0x600003461180, L_0x600003461180, L_0x600003461180;
LS_0x600003461220_0_8 .concat [ 1 1 1 1], L_0x600003461180, L_0x600003461180, L_0x600003461180, L_0x600003461180;
LS_0x600003461220_0_12 .concat [ 1 1 1 1], L_0x600003461180, L_0x600003461180, L_0x600003461180, L_0x600003461180;
L_0x600003461220 .concat [ 4 4 4 4], LS_0x600003461220_0_0, LS_0x600003461220_0_4, LS_0x600003461220_0_8, LS_0x600003461220_0_12;
L_0x6000034612c0 .concat [ 16 16 0 0], L_0x6000034610e0, L_0x600003461220;
S_0x13b67e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13b680c00;
 .timescale 0 0;
P_0x600001033500 .param/l "col" 1 7 214, +C4<01>;
L_0x600002e79d50 .functor AND 1, v0x60000372ebe0_0, L_0x600003461400, C4<1>, C4<1>;
L_0x600002e798f0 .functor AND 1, L_0x6000034615e0, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e79490 .functor OR 1, L_0x600003461540, L_0x600002e798f0, C4<0>, C4<0>;
L_0x600002e79030 .functor AND 1, L_0x14009a4a0, L_0x600002e79490, C4<1>, C4<1>;
L_0x600002e78bd0 .functor AND 1, L_0x600002e79030, L_0x600003461720, C4<1>, C4<1>;
v0x60000375f570_0 .net *"_ivl_0", 2 0, L_0x600003461360;  1 drivers
L_0x140099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000375f600_0 .net/2u *"_ivl_11", 2 0, L_0x140099d08;  1 drivers
v0x60000375f690_0 .net *"_ivl_13", 0 0, L_0x600003461540;  1 drivers
L_0x140099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000375f720_0 .net/2u *"_ivl_15", 2 0, L_0x140099d50;  1 drivers
v0x60000375f7b0_0 .net *"_ivl_17", 0 0, L_0x6000034615e0;  1 drivers
v0x60000375f840_0 .net *"_ivl_20", 0 0, L_0x600002e798f0;  1 drivers
v0x60000375f8d0_0 .net *"_ivl_22", 0 0, L_0x600002e79490;  1 drivers
v0x60000375f960_0 .net *"_ivl_24", 0 0, L_0x600002e79030;  1 drivers
v0x60000375f9f0_0 .net *"_ivl_25", 31 0, L_0x600003461680;  1 drivers
L_0x140099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375fa80_0 .net *"_ivl_28", 15 0, L_0x140099d98;  1 drivers
L_0x140099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000375fb10_0 .net/2u *"_ivl_29", 31 0, L_0x140099de0;  1 drivers
L_0x140099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000375fba0_0 .net *"_ivl_3", 0 0, L_0x140099c78;  1 drivers
v0x60000375fc30_0 .net *"_ivl_31", 0 0, L_0x600003461720;  1 drivers
L_0x140099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000375fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x140099cc0;  1 drivers
v0x60000375fd50_0 .net *"_ivl_6", 0 0, L_0x600003461400;  1 drivers
v0x60000375fde0_0 .net "do_clear", 0 0, L_0x600002e78bd0;  1 drivers
v0x60000375fe70_0 .net "load_weight", 0 0, L_0x600002e79d50;  1 drivers
v0x60000375ff00_0 .net "weight_in", 7 0, L_0x6000034614a0;  1 drivers
L_0x600003461360 .concat [ 2 1 0 0], v0x60000372eb50_0, L_0x140099c78;
L_0x600003461400 .cmp/eq 3, L_0x600003461360, L_0x140099cc0;
L_0x600003461540 .cmp/eq 3, v0x600003754990_0, L_0x140099d08;
L_0x6000034615e0 .cmp/eq 3, v0x600003754990_0, L_0x140099d50;
L_0x600003461680 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099d98;
L_0x600003461720 .cmp/eq 32, L_0x600003461680, L_0x140099de0;
S_0x13b67bf60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b67e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b72240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000375ea30_0 .net *"_ivl_11", 0 0, L_0x6000034619a0;  1 drivers
v0x60000375eac0_0 .net *"_ivl_12", 15 0, L_0x600003461a40;  1 drivers
v0x60000375eb50_0 .net/s *"_ivl_4", 15 0, L_0x6000034617c0;  1 drivers
v0x60000375ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600003461860;  1 drivers
v0x60000375ec70_0 .net/s "a_signed", 7 0, v0x60000375ee20_0;  1 drivers
v0x60000375ed00_0 .net "act_in", 7 0, v0x60000375d830_0;  alias, 1 drivers
v0x60000375ed90_0 .var "act_out", 7 0;
v0x60000375ee20_0 .var "act_reg", 7 0;
v0x60000375eeb0_0 .net "clear_acc", 0 0, L_0x600002e78bd0;  alias, 1 drivers
v0x60000375ef40_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x60000375efd0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x60000375f060_0 .net "load_weight", 0 0, L_0x600002e79d50;  alias, 1 drivers
v0x60000375f0f0_0 .net/s "product", 15 0, L_0x600003461900;  1 drivers
v0x60000375f180_0 .net/s "product_ext", 31 0, L_0x600003461ae0;  1 drivers
v0x60000375f210_0 .net "psum_in", 31 0, v0x600003759cb0_0;  alias, 1 drivers
v0x60000375f2a0_0 .var "psum_out", 31 0;
v0x60000375f330_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x60000375f3c0_0 .net/s "w_signed", 7 0, v0x60000375f4e0_0;  1 drivers
v0x60000375f450_0 .net "weight_in", 7 0, L_0x6000034614a0;  alias, 1 drivers
v0x60000375f4e0_0 .var "weight_reg", 7 0;
L_0x6000034617c0 .extend/s 16, v0x60000375ee20_0;
L_0x600003461860 .extend/s 16, v0x60000375f4e0_0;
L_0x600003461900 .arith/mult 16, L_0x6000034617c0, L_0x600003461860;
L_0x6000034619a0 .part L_0x600003461900, 15, 1;
LS_0x600003461a40_0_0 .concat [ 1 1 1 1], L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0;
LS_0x600003461a40_0_4 .concat [ 1 1 1 1], L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0;
LS_0x600003461a40_0_8 .concat [ 1 1 1 1], L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0;
LS_0x600003461a40_0_12 .concat [ 1 1 1 1], L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0, L_0x6000034619a0;
L_0x600003461a40 .concat [ 4 4 4 4], LS_0x600003461a40_0_0, LS_0x600003461a40_0_4, LS_0x600003461a40_0_8, LS_0x600003461a40_0_12;
L_0x600003461ae0 .concat [ 16 16 0 0], L_0x600003461900, L_0x600003461a40;
S_0x13b67c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13b680c00;
 .timescale 0 0;
P_0x600001033600 .param/l "col" 1 7 214, +C4<010>;
L_0x600002e67e90 .functor AND 1, v0x60000372ebe0_0, L_0x600003461c20, C4<1>, C4<1>;
L_0x600002e67a30 .functor AND 1, L_0x600003461e00, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e679c0 .functor OR 1, L_0x600003461d60, L_0x600002e67a30, C4<0>, C4<0>;
L_0x600002e67950 .functor AND 1, L_0x14009a4a0, L_0x600002e679c0, C4<1>, C4<1>;
L_0x600002e678e0 .functor AND 1, L_0x600002e67950, L_0x600003461f40, C4<1>, C4<1>;
v0x600003750b40_0 .net *"_ivl_0", 3 0, L_0x600003461b80;  1 drivers
L_0x140099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003750bd0_0 .net/2u *"_ivl_11", 2 0, L_0x140099eb8;  1 drivers
v0x600003750c60_0 .net *"_ivl_13", 0 0, L_0x600003461d60;  1 drivers
L_0x140099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003750cf0_0 .net/2u *"_ivl_15", 2 0, L_0x140099f00;  1 drivers
v0x600003750d80_0 .net *"_ivl_17", 0 0, L_0x600003461e00;  1 drivers
v0x600003750e10_0 .net *"_ivl_20", 0 0, L_0x600002e67a30;  1 drivers
v0x600003750ea0_0 .net *"_ivl_22", 0 0, L_0x600002e679c0;  1 drivers
v0x600003750f30_0 .net *"_ivl_24", 0 0, L_0x600002e67950;  1 drivers
v0x600003750fc0_0 .net *"_ivl_25", 31 0, L_0x600003461ea0;  1 drivers
L_0x140099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003751050_0 .net *"_ivl_28", 15 0, L_0x140099f48;  1 drivers
L_0x140099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037510e0_0 .net/2u *"_ivl_29", 31 0, L_0x140099f90;  1 drivers
L_0x140099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003751170_0 .net *"_ivl_3", 1 0, L_0x140099e28;  1 drivers
v0x600003751200_0 .net *"_ivl_31", 0 0, L_0x600003461f40;  1 drivers
L_0x140099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003751290_0 .net/2u *"_ivl_4", 3 0, L_0x140099e70;  1 drivers
v0x600003751320_0 .net *"_ivl_6", 0 0, L_0x600003461c20;  1 drivers
v0x6000037513b0_0 .net "do_clear", 0 0, L_0x600002e678e0;  1 drivers
v0x600003751440_0 .net "load_weight", 0 0, L_0x600002e67e90;  1 drivers
v0x6000037514d0_0 .net "weight_in", 7 0, L_0x600003461cc0;  1 drivers
L_0x600003461b80 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140099e28;
L_0x600003461c20 .cmp/eq 4, L_0x600003461b80, L_0x140099e70;
L_0x600003461d60 .cmp/eq 3, v0x600003754990_0, L_0x140099eb8;
L_0x600003461e00 .cmp/eq 3, v0x600003754990_0, L_0x140099f00;
L_0x600003461ea0 .concat [ 16 16 0 0], v0x600003754090_0, L_0x140099f48;
L_0x600003461f40 .cmp/eq 32, L_0x600003461ea0, L_0x140099f90;
S_0x13b679910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b67c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b722c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003750000_0 .net *"_ivl_11", 0 0, L_0x6000034621c0;  1 drivers
v0x600003750090_0 .net *"_ivl_12", 15 0, L_0x600003462260;  1 drivers
v0x600003750120_0 .net/s *"_ivl_4", 15 0, L_0x600003461fe0;  1 drivers
v0x6000037501b0_0 .net/s *"_ivl_6", 15 0, L_0x600003462080;  1 drivers
v0x600003750240_0 .net/s "a_signed", 7 0, v0x6000037503f0_0;  1 drivers
v0x6000037502d0_0 .net "act_in", 7 0, v0x60000375ed90_0;  alias, 1 drivers
v0x600003750360_0 .var "act_out", 7 0;
v0x6000037503f0_0 .var "act_reg", 7 0;
v0x600003750480_0 .net "clear_acc", 0 0, L_0x600002e678e0;  alias, 1 drivers
v0x600003750510_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x6000037505a0_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003750630_0 .net "load_weight", 0 0, L_0x600002e67e90;  alias, 1 drivers
v0x6000037506c0_0 .net/s "product", 15 0, L_0x600003462120;  1 drivers
v0x600003750750_0 .net/s "product_ext", 31 0, L_0x600003462300;  1 drivers
v0x6000037507e0_0 .net "psum_in", 31 0, v0x60000375b210_0;  alias, 1 drivers
v0x600003750870_0 .var "psum_out", 31 0;
v0x600003750900_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003750990_0 .net/s "w_signed", 7 0, v0x600003750ab0_0;  1 drivers
v0x600003750a20_0 .net "weight_in", 7 0, L_0x600003461cc0;  alias, 1 drivers
v0x600003750ab0_0 .var "weight_reg", 7 0;
L_0x600003461fe0 .extend/s 16, v0x6000037503f0_0;
L_0x600003462080 .extend/s 16, v0x600003750ab0_0;
L_0x600003462120 .arith/mult 16, L_0x600003461fe0, L_0x600003462080;
L_0x6000034621c0 .part L_0x600003462120, 15, 1;
LS_0x600003462260_0_0 .concat [ 1 1 1 1], L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0;
LS_0x600003462260_0_4 .concat [ 1 1 1 1], L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0;
LS_0x600003462260_0_8 .concat [ 1 1 1 1], L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0;
LS_0x600003462260_0_12 .concat [ 1 1 1 1], L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0, L_0x6000034621c0;
L_0x600003462260 .concat [ 4 4 4 4], LS_0x600003462260_0_0, LS_0x600003462260_0_4, LS_0x600003462260_0_8, LS_0x600003462260_0_12;
L_0x600003462300 .concat [ 16 16 0 0], L_0x600003462120, L_0x600003462260;
S_0x13b679a80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13b680c00;
 .timescale 0 0;
P_0x600001033700 .param/l "col" 1 7 214, +C4<011>;
L_0x600002e70000 .functor AND 1, v0x60000372ebe0_0, L_0x600003462440, C4<1>, C4<1>;
L_0x600002e70070 .functor AND 1, L_0x600003462620, v0x60000372d680_0, C4<1>, C4<1>;
L_0x600002e700e0 .functor OR 1, L_0x600003462580, L_0x600002e70070, C4<0>, C4<0>;
L_0x600002e70150 .functor AND 1, L_0x14009a4a0, L_0x600002e700e0, C4<1>, C4<1>;
L_0x600002e701c0 .functor AND 1, L_0x600002e70150, L_0x600003462760, C4<1>, C4<1>;
v0x6000037520a0_0 .net *"_ivl_0", 3 0, L_0x6000034623a0;  1 drivers
L_0x14009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003752130_0 .net/2u *"_ivl_11", 2 0, L_0x14009a068;  1 drivers
v0x6000037521c0_0 .net *"_ivl_13", 0 0, L_0x600003462580;  1 drivers
L_0x14009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003752250_0 .net/2u *"_ivl_15", 2 0, L_0x14009a0b0;  1 drivers
v0x6000037522e0_0 .net *"_ivl_17", 0 0, L_0x600003462620;  1 drivers
v0x600003752370_0 .net *"_ivl_20", 0 0, L_0x600002e70070;  1 drivers
v0x600003752400_0 .net *"_ivl_22", 0 0, L_0x600002e700e0;  1 drivers
v0x600003752490_0 .net *"_ivl_24", 0 0, L_0x600002e70150;  1 drivers
v0x600003752520_0 .net *"_ivl_25", 31 0, L_0x6000034626c0;  1 drivers
L_0x14009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000037525b0_0 .net *"_ivl_28", 15 0, L_0x14009a0f8;  1 drivers
L_0x14009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003752640_0 .net/2u *"_ivl_29", 31 0, L_0x14009a140;  1 drivers
L_0x140099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000037526d0_0 .net *"_ivl_3", 1 0, L_0x140099fd8;  1 drivers
v0x600003752760_0 .net *"_ivl_31", 0 0, L_0x600003462760;  1 drivers
L_0x14009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000037527f0_0 .net/2u *"_ivl_4", 3 0, L_0x14009a020;  1 drivers
v0x600003752880_0 .net *"_ivl_6", 0 0, L_0x600003462440;  1 drivers
v0x600003752910_0 .net "do_clear", 0 0, L_0x600002e701c0;  1 drivers
v0x6000037529a0_0 .net "load_weight", 0 0, L_0x600002e70000;  1 drivers
v0x600003752a30_0 .net "weight_in", 7 0, L_0x6000034624e0;  1 drivers
L_0x6000034623a0 .concat [ 2 2 0 0], v0x60000372eb50_0, L_0x140099fd8;
L_0x600003462440 .cmp/eq 4, L_0x6000034623a0, L_0x14009a020;
L_0x600003462580 .cmp/eq 3, v0x600003754990_0, L_0x14009a068;
L_0x600003462620 .cmp/eq 3, v0x600003754990_0, L_0x14009a0b0;
L_0x6000034626c0 .concat [ 16 16 0 0], v0x600003754090_0, L_0x14009a0f8;
L_0x600003462760 .cmp/eq 32, L_0x6000034626c0, L_0x14009a140;
S_0x13b672620 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13b679a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002b72300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002b72340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003751560_0 .net *"_ivl_11", 0 0, L_0x6000034629e0;  1 drivers
v0x6000037515f0_0 .net *"_ivl_12", 15 0, L_0x600003462a80;  1 drivers
v0x600003751680_0 .net/s *"_ivl_4", 15 0, L_0x600003462800;  1 drivers
v0x600003751710_0 .net/s *"_ivl_6", 15 0, L_0x6000034628a0;  1 drivers
v0x6000037517a0_0 .net/s "a_signed", 7 0, v0x600003751950_0;  1 drivers
v0x600003751830_0 .net "act_in", 7 0, v0x600003750360_0;  alias, 1 drivers
v0x6000037518c0_0 .var "act_out", 7 0;
v0x600003751950_0 .var "act_reg", 7 0;
v0x6000037519e0_0 .net "clear_acc", 0 0, L_0x600002e701c0;  alias, 1 drivers
v0x600003751a70_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003751b00_0 .net "enable", 0 0, L_0x600002e709a0;  alias, 1 drivers
v0x600003751b90_0 .net "load_weight", 0 0, L_0x600002e70000;  alias, 1 drivers
v0x600003751c20_0 .net/s "product", 15 0, L_0x600003462940;  1 drivers
v0x600003751cb0_0 .net/s "product_ext", 31 0, L_0x600003462b20;  1 drivers
v0x600003751d40_0 .net "psum_in", 31 0, v0x60000375c7e0_0;  alias, 1 drivers
v0x600003751dd0_0 .var "psum_out", 31 0;
v0x600003751e60_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003751ef0_0 .net/s "w_signed", 7 0, v0x600003752010_0;  1 drivers
v0x600003751f80_0 .net "weight_in", 7 0, L_0x6000034624e0;  alias, 1 drivers
v0x600003752010_0 .var "weight_reg", 7 0;
L_0x600003462800 .extend/s 16, v0x600003751950_0;
L_0x6000034628a0 .extend/s 16, v0x600003752010_0;
L_0x600003462940 .arith/mult 16, L_0x600003462800, L_0x6000034628a0;
L_0x6000034629e0 .part L_0x600003462940, 15, 1;
LS_0x600003462a80_0_0 .concat [ 1 1 1 1], L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0;
LS_0x600003462a80_0_4 .concat [ 1 1 1 1], L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0;
LS_0x600003462a80_0_8 .concat [ 1 1 1 1], L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0;
LS_0x600003462a80_0_12 .concat [ 1 1 1 1], L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0, L_0x6000034629e0;
L_0x600003462a80 .concat [ 4 4 4 4], LS_0x600003462a80_0_0, LS_0x600003462a80_0_4, LS_0x600003462a80_0_8, LS_0x600003462a80_0_12;
L_0x600003462b20 .concat [ 16 16 0 0], L_0x600003462940, L_0x600003462a80;
S_0x13b672790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033800 .param/l "row" 1 7 198, +C4<00>;
L_0x600002e7d180 .functor BUFZ 8, v0x60000374c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13b66ffd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033880 .param/l "row" 1 7 198, +C4<01>;
L_0x600002e7d030 .functor BUFZ 8, v0x60000374cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13b670140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033900 .param/l "row" 1 7 198, +C4<010>;
L_0x600002e7d0a0 .functor BUFZ 8, v0x60000374ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13b66d980 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033980 .param/l "row" 1 7 198, +C4<011>;
L_0x600002e7cf50 .functor BUFZ 8, v0x60000374d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13b66daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033a00 .param/l "col" 1 7 279, +C4<00>;
L_0x600002e70690 .functor BUFZ 32, v0x60000374c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003752ac0_0 .net *"_ivl_2", 31 0, L_0x600002e70690;  1 drivers
S_0x13b6a6420 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033a80 .param/l "col" 1 7 279, +C4<01>;
L_0x600002e70700 .functor BUFZ 32, v0x60000374c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003752b50_0 .net *"_ivl_2", 31 0, L_0x600002e70700;  1 drivers
S_0x13b6a6590 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033b00 .param/l "col" 1 7 279, +C4<010>;
L_0x600002e70770 .functor BUFZ 32, v0x60000374c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003752be0_0 .net *"_ivl_2", 31 0, L_0x600002e70770;  1 drivers
S_0x13b699900 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033b80 .param/l "col" 1 7 279, +C4<011>;
L_0x600002e707e0 .functor BUFZ 32, L_0x600002e70620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003752c70_0 .net *"_ivl_2", 31 0, L_0x600002e707e0;  1 drivers
S_0x13b699a70 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033c00 .param/l "col" 1 7 206, +C4<00>;
S_0x13b699be0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033c80 .param/l "col" 1 7 206, +C4<01>;
S_0x13b699d50 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033d00 .param/l "col" 1 7 206, +C4<010>;
S_0x13b668e60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13b690730;
 .timescale 0 0;
P_0x600001033d80 .param/l "col" 1 7 206, +C4<011>;
S_0x13b669f10 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x13b66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13b66a080 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x13b66a0c0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x13b66a100 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x13b66a140 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x13b66a180 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x13b66a1c0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002e717a0 .functor BUFZ 256, v0x6000037573c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e71810 .functor BUFZ 256, v0x600003757f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e71880 .functor BUFZ 256, v0x600003756d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000037562e0_0 .var/i "b", 31 0;
v0x600003756370 .array "bank_addr", 3 0, 7 0;
v0x600003756400_0 .net "bank_dma", 1 0, L_0x6000034666c0;  1 drivers
v0x600003756490_0 .var "bank_dma_d", 1 0;
v0x600003756520_0 .net "bank_mxu_a", 1 0, L_0x6000034664e0;  1 drivers
v0x6000037565b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003756640_0 .net "bank_mxu_o", 1 0, L_0x600003466580;  1 drivers
v0x6000037566d0_0 .net "bank_mxu_w", 1 0, L_0x600003466440;  1 drivers
v0x600003756760_0 .var "bank_mxu_w_d", 1 0;
v0x6000037567f0 .array "bank_rdata", 3 0;
v0x6000037567f0_0 .net v0x6000037567f0 0, 255 0, v0x600003754f30_0; 1 drivers
v0x6000037567f0_1 .net v0x6000037567f0 1, 255 0, v0x600003755440_0; 1 drivers
v0x6000037567f0_2 .net v0x6000037567f0 2, 255 0, v0x600003755950_0; 1 drivers
v0x6000037567f0_3 .net v0x6000037567f0 3, 255 0, v0x600003755e60_0; 1 drivers
v0x600003756880_0 .var "bank_re", 3 0;
v0x600003756910_0 .net "bank_vpu", 1 0, L_0x600003466620;  1 drivers
v0x6000037569a0_0 .var "bank_vpu_d", 1 0;
v0x600003756a30 .array "bank_wdata", 3 0, 255 0;
v0x600003756ac0_0 .var "bank_we", 3 0;
v0x600003756b50_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003756be0_0 .net "dma_addr", 19 0, v0x600003748e10_0;  alias, 1 drivers
v0x600003756c70_0 .net "dma_rdata", 255 0, L_0x600002e71880;  alias, 1 drivers
v0x600003756d00_0 .var "dma_rdata_reg", 255 0;
v0x600003756d90_0 .net "dma_re", 0 0, L_0x600002e71260;  alias, 1 drivers
v0x600003756e20_0 .net "dma_ready", 0 0, L_0x600003466d00;  alias, 1 drivers
v0x600003756eb0_0 .net "dma_wdata", 255 0, L_0x600002e71180;  alias, 1 drivers
v0x600003756f40_0 .net "dma_we", 0 0, L_0x600002e711f0;  alias, 1 drivers
v0x600003756fd0_0 .var "grant_dma", 3 0;
v0x600003757060_0 .var "grant_mxu_a", 3 0;
v0x6000037570f0_0 .var "grant_mxu_o", 3 0;
v0x600003757180_0 .var "grant_mxu_w", 3 0;
v0x600003757210_0 .var "grant_vpu", 3 0;
v0x6000037572a0_0 .net "mxu_a_addr", 19 0, L_0x6000034638e0;  alias, 1 drivers
v0x600003757330_0 .net "mxu_a_rdata", 255 0, L_0x600002e717a0;  alias, 1 drivers
v0x6000037573c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003757450_0 .net "mxu_a_re", 0 0, L_0x600003463980;  alias, 1 drivers
v0x6000037574e0_0 .net "mxu_a_ready", 0 0, L_0x600003466bc0;  alias, 1 drivers
v0x600003757570_0 .net "mxu_o_addr", 19 0, L_0x600003463b60;  alias, 1 drivers
v0x600003757600_0 .net "mxu_o_ready", 0 0, L_0x600003466c60;  alias, 1 drivers
v0x600003757690_0 .net "mxu_o_wdata", 255 0, L_0x600003463d40;  alias, 1 drivers
v0x600003757720_0 .net "mxu_o_we", 0 0, L_0x600002e70c40;  alias, 1 drivers
v0x6000037577b0_0 .net "mxu_w_addr", 19 0, L_0x600003463660;  alias, 1 drivers
v0x600003757840_0 .net "mxu_w_rdata", 255 0, v0x6000037578d0_0;  alias, 1 drivers
v0x6000037578d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003757960_0 .net "mxu_w_re", 0 0, L_0x600003463700;  alias, 1 drivers
v0x6000037579f0_0 .net "mxu_w_ready", 0 0, L_0x600003466a80;  alias, 1 drivers
v0x600003757a80_0 .var "req_dma", 3 0;
v0x600003757b10_0 .var "req_mxu_a", 3 0;
v0x600003757ba0_0 .var "req_mxu_o", 3 0;
v0x600003757c30_0 .var "req_mxu_w", 3 0;
v0x600003757cc0_0 .var "req_vpu", 3 0;
v0x600003757d50_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003757de0_0 .net "vpu_addr", 19 0, v0x600003729710_0;  alias, 1 drivers
v0x600003757e70_0 .net "vpu_rdata", 255 0, L_0x600002e71810;  alias, 1 drivers
v0x600003757f00_0 .var "vpu_rdata_reg", 255 0;
v0x600003728000_0 .net "vpu_re", 0 0, L_0x600002e71030;  alias, 1 drivers
v0x600003728090_0 .net "vpu_ready", 0 0, L_0x600003466b20;  alias, 1 drivers
v0x600003728120_0 .net "vpu_wdata", 255 0, L_0x600002e70f50;  alias, 1 drivers
v0x6000037281b0_0 .net "vpu_we", 0 0, L_0x600002e70fc0;  alias, 1 drivers
v0x600003728240_0 .net "word_dma", 7 0, L_0x6000034669e0;  1 drivers
v0x6000037282d0_0 .net "word_mxu_a", 7 0, L_0x600003466800;  1 drivers
v0x600003728360_0 .net "word_mxu_o", 7 0, L_0x6000034668a0;  1 drivers
v0x6000037283f0_0 .net "word_mxu_w", 7 0, L_0x600003466760;  1 drivers
v0x600003728480_0 .net "word_vpu", 7 0, L_0x600003466940;  1 drivers
E_0x600001034540/0 .event anyedge, v0x600003756760_0, v0x600003754f30_0, v0x600003755440_0, v0x600003755950_0;
E_0x600001034540/1 .event anyedge, v0x600003755e60_0, v0x6000037565b0_0, v0x6000037569a0_0, v0x600003756490_0;
E_0x600001034540 .event/or E_0x600001034540/0, E_0x600001034540/1;
E_0x6000010345c0/0 .event anyedge, v0x600003757c30_0, v0x600003757b10_0, v0x600003757ba0_0, v0x600003757cc0_0;
E_0x6000010345c0/1 .event anyedge, v0x600003757a80_0, v0x600003757180_0, v0x6000037283f0_0, v0x600003757060_0;
E_0x6000010345c0/2 .event anyedge, v0x6000037282d0_0, v0x6000037570f0_0, v0x600003728360_0, v0x600003757690_0;
E_0x6000010345c0/3 .event anyedge, v0x600003757210_0, v0x600003728480_0, v0x600003728120_0, v0x6000037281b0_0;
E_0x6000010345c0/4 .event anyedge, v0x600003728000_0, v0x600003756fd0_0, v0x600003728240_0, v0x6000037490e0_0;
E_0x6000010345c0/5 .event anyedge, v0x600003749200_0, v0x600003748f30_0;
E_0x6000010345c0 .event/or E_0x6000010345c0/0, E_0x6000010345c0/1, E_0x6000010345c0/2, E_0x6000010345c0/3, E_0x6000010345c0/4, E_0x6000010345c0/5;
E_0x600001034600/0 .event anyedge, v0x600003757960_0, v0x6000037566d0_0, v0x600003757450_0, v0x600003756520_0;
E_0x600001034600/1 .event anyedge, v0x600003757720_0, v0x600003756640_0, v0x6000037281b0_0, v0x600003728000_0;
E_0x600001034600/2 .event anyedge, v0x600003756910_0, v0x600003749200_0, v0x600003748f30_0, v0x600003756400_0;
E_0x600001034600 .event/or E_0x600001034600/0, E_0x600001034600/1, E_0x600001034600/2;
L_0x600003465f40 .part v0x600003756ac0_0, 0, 1;
L_0x600003465fe0 .part v0x600003756880_0, 0, 1;
L_0x600003466080 .part v0x600003756ac0_0, 1, 1;
L_0x600003466120 .part v0x600003756880_0, 1, 1;
L_0x6000034661c0 .part v0x600003756ac0_0, 2, 1;
L_0x600003466260 .part v0x600003756880_0, 2, 1;
L_0x600003466300 .part v0x600003756ac0_0, 3, 1;
L_0x6000034663a0 .part v0x600003756880_0, 3, 1;
L_0x600003466440 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x600003463660 (v0x6000037560a0_0) S_0x13b69aca0;
L_0x6000034664e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000034638e0 (v0x6000037560a0_0) S_0x13b69aca0;
L_0x600003466580 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x600003463b60 (v0x6000037560a0_0) S_0x13b69aca0;
L_0x600003466620 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600003729710_0 (v0x6000037560a0_0) S_0x13b69aca0;
L_0x6000034666c0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600003748e10_0 (v0x6000037560a0_0) S_0x13b69aca0;
L_0x600003466760 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x600003463660 (v0x6000037561c0_0) S_0x13b69ae10;
L_0x600003466800 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000034638e0 (v0x6000037561c0_0) S_0x13b69ae10;
L_0x6000034668a0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x600003463b60 (v0x6000037561c0_0) S_0x13b69ae10;
L_0x600003466940 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600003729710_0 (v0x6000037561c0_0) S_0x13b69ae10;
L_0x6000034669e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600003748e10_0 (v0x6000037561c0_0) S_0x13b69ae10;
L_0x600003466a80 .part/v v0x600003757180_0, L_0x600003466440, 1;
L_0x600003466bc0 .part/v v0x600003757060_0, L_0x6000034664e0, 1;
L_0x600003466c60 .part/v v0x6000037570f0_0, L_0x600003466580, 1;
L_0x600003466b20 .part/v v0x600003757210_0, L_0x600003466620, 1;
L_0x600003466d00 .part/v v0x600003756fd0_0, L_0x6000034666c0, 1;
S_0x13b6a0370 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x13b669f10;
 .timescale 0 0;
P_0x600001034640 .param/l "i" 1 9 184, +C4<00>;
S_0x13b6a04e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13b6a0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002b71880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002b718c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003756370_0 .array/port v0x600003756370, 0;
v0x600003754cf0_0 .net "addr", 7 0, v0x600003756370_0;  1 drivers
v0x600003754d80_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003754e10_0 .var/i "i", 31 0;
v0x600003754ea0 .array "mem", 255 0, 255 0;
v0x600003754f30_0 .var "rdata", 255 0;
v0x600003754fc0_0 .net "re", 0 0, L_0x600003465fe0;  1 drivers
v0x600003756a30_0 .array/port v0x600003756a30, 0;
v0x600003755050_0 .net "wdata", 255 0, v0x600003756a30_0;  1 drivers
v0x6000037550e0_0 .net "we", 0 0, L_0x600003465f40;  1 drivers
E_0x600001034740 .event posedge, v0x600003748090_0;
S_0x13b6a0650 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x13b669f10;
 .timescale 0 0;
P_0x6000010347c0 .param/l "i" 1 9 184, +C4<01>;
S_0x13b69a570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13b6a0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002b72380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002b723c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003756370_1 .array/port v0x600003756370, 1;
v0x600003755200_0 .net "addr", 7 0, v0x600003756370_1;  1 drivers
v0x600003755290_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003755320_0 .var/i "i", 31 0;
v0x6000037553b0 .array "mem", 255 0, 255 0;
v0x600003755440_0 .var "rdata", 255 0;
v0x6000037554d0_0 .net "re", 0 0, L_0x600003466120;  1 drivers
v0x600003756a30_1 .array/port v0x600003756a30, 1;
v0x600003755560_0 .net "wdata", 255 0, v0x600003756a30_1;  1 drivers
v0x6000037555f0_0 .net "we", 0 0, L_0x600003466080;  1 drivers
S_0x13b69a6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x13b669f10;
 .timescale 0 0;
P_0x600001034900 .param/l "i" 1 9 184, +C4<010>;
S_0x13b69a850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13b69a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002b72400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002b72440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003756370_2 .array/port v0x600003756370, 2;
v0x600003755710_0 .net "addr", 7 0, v0x600003756370_2;  1 drivers
v0x6000037557a0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003755830_0 .var/i "i", 31 0;
v0x6000037558c0 .array "mem", 255 0, 255 0;
v0x600003755950_0 .var "rdata", 255 0;
v0x6000037559e0_0 .net "re", 0 0, L_0x600003466260;  1 drivers
v0x600003756a30_2 .array/port v0x600003756a30, 2;
v0x600003755a70_0 .net "wdata", 255 0, v0x600003756a30_2;  1 drivers
v0x600003755b00_0 .net "we", 0 0, L_0x6000034661c0;  1 drivers
S_0x13b69a9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x13b669f10;
 .timescale 0 0;
P_0x600001034a40 .param/l "i" 1 9 184, +C4<011>;
S_0x13b69ab30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13b69a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002b72480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002b724c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003756370_3 .array/port v0x600003756370, 3;
v0x600003755c20_0 .net "addr", 7 0, v0x600003756370_3;  1 drivers
v0x600003755cb0_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003755d40_0 .var/i "i", 31 0;
v0x600003755dd0 .array "mem", 255 0, 255 0;
v0x600003755e60_0 .var "rdata", 255 0;
v0x600003755ef0_0 .net "re", 0 0, L_0x6000034663a0;  1 drivers
v0x600003756a30_3 .array/port v0x600003756a30, 3;
v0x600003755f80_0 .net "wdata", 255 0, v0x600003756a30_3;  1 drivers
v0x600003756010_0 .net "we", 0 0, L_0x600003466300;  1 drivers
S_0x13b69aca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x13b669f10;
 .timescale 0 0;
v0x6000037560a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13b69aca0
TD_tb_random_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000037560a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000037560a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13b69ae10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x13b669f10;
 .timescale 0 0;
v0x6000037561c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13b69ae10
TD_tb_random_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x6000037561c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13b69b180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x13b66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13b810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13b810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13b810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x13b8100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13b810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x13b810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x13b810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x13b8101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x13b810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x13b810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x13b810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x13b8102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x13b810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x13b810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x13b810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x13b8103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x13b810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x13b810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x13b810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x13b8104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x13b810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x13b810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x13b810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x13b8105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x13b810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x13b810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x13b810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x13b8106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x13b810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002e70d90 .functor BUFZ 256, L_0x600003465720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e70e00 .functor BUFZ 256, L_0x600003465860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e70e70 .functor BUFZ 1, v0x600003728ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002e70f50 .functor BUFZ 256, v0x600003729a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002e70fc0 .functor BUFZ 1, v0x600003729b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002e71030 .functor BUFZ 1, v0x6000037298c0_0, C4<0>, C4<0>, C4<0>;
v0x600003728510_0 .net *"_ivl_48", 255 0, L_0x600003465720;  1 drivers
v0x6000037285a0_0 .net *"_ivl_50", 6 0, L_0x6000034657c0;  1 drivers
L_0x14009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003728630_0 .net *"_ivl_53", 1 0, L_0x14009a848;  1 drivers
v0x6000037286c0_0 .net *"_ivl_56", 255 0, L_0x600003465860;  1 drivers
v0x600003728750_0 .net *"_ivl_58", 6 0, L_0x600003465900;  1 drivers
L_0x14009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000037287e0_0 .net *"_ivl_61", 1 0, L_0x14009a890;  1 drivers
L_0x14009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003728870_0 .net/2u *"_ivl_64", 2 0, L_0x14009a8d8;  1 drivers
v0x600003728900_0 .var "addr_reg", 19 0;
v0x600003728990_0 .var "alu_result", 255 0;
v0x600003728a20_0 .net "clk", 0 0, v0x60000372f720_0;  alias, 1 drivers
v0x600003728ab0_0 .net "cmd", 127 0, v0x60000374c240_0;  alias, 1 drivers
v0x600003728b40_0 .net "cmd_done", 0 0, L_0x600002e70e70;  alias, 1 drivers
v0x600003728bd0_0 .net "cmd_ready", 0 0, L_0x6000034659a0;  alias, 1 drivers
v0x600003728c60_0 .var "cmd_reg", 127 0;
v0x600003728cf0_0 .net "cmd_valid", 0 0, L_0x600002e7d6c0;  alias, 1 drivers
v0x600003728d80_0 .net "count", 15 0, L_0x600003465680;  1 drivers
v0x600003728e10_0 .var "count_reg", 15 0;
v0x600003728ea0_0 .var "done_reg", 0 0;
v0x600003728f30_0 .var "elem_count", 15 0;
v0x600003728fc0_0 .net "imm", 15 0, L_0x600003465540;  1 drivers
v0x600003729050_0 .var "imm_reg", 15 0;
v0x6000037290e0_0 .var/i "lane", 31 0;
v0x600003729170 .array "lane_a", 15 0;
v0x600003729170_0 .net v0x600003729170 0, 15 0, L_0x600003463e80; 1 drivers
v0x600003729170_1 .net v0x600003729170 1, 15 0, L_0x60000346a300; 1 drivers
v0x600003729170_2 .net v0x600003729170 2, 15 0, L_0x6000034640a0; 1 drivers
v0x600003729170_3 .net v0x600003729170 3, 15 0, L_0x6000034641e0; 1 drivers
v0x600003729170_4 .net v0x600003729170 4, 15 0, L_0x600003464320; 1 drivers
v0x600003729170_5 .net v0x600003729170 5, 15 0, L_0x600003464460; 1 drivers
v0x600003729170_6 .net v0x600003729170 6, 15 0, L_0x6000034645a0; 1 drivers
v0x600003729170_7 .net v0x600003729170 7, 15 0, L_0x6000034646e0; 1 drivers
v0x600003729170_8 .net v0x600003729170 8, 15 0, L_0x600003464820; 1 drivers
v0x600003729170_9 .net v0x600003729170 9, 15 0, L_0x600003464960; 1 drivers
v0x600003729170_10 .net v0x600003729170 10, 15 0, L_0x600003464b40; 1 drivers
v0x600003729170_11 .net v0x600003729170 11, 15 0, L_0x600003464be0; 1 drivers
v0x600003729170_12 .net v0x600003729170 12, 15 0, L_0x600003464d20; 1 drivers
v0x600003729170_13 .net v0x600003729170 13, 15 0, L_0x600003464e60; 1 drivers
v0x600003729170_14 .net v0x600003729170 14, 15 0, L_0x600003464fa0; 1 drivers
v0x600003729170_15 .net v0x600003729170 15, 15 0, L_0x6000034650e0; 1 drivers
v0x600003729200 .array "lane_b", 15 0;
v0x600003729200_0 .net v0x600003729200 0, 15 0, L_0x600003463f20; 1 drivers
v0x600003729200_1 .net v0x600003729200 1, 15 0, L_0x600003464000; 1 drivers
v0x600003729200_2 .net v0x600003729200 2, 15 0, L_0x600003464140; 1 drivers
v0x600003729200_3 .net v0x600003729200 3, 15 0, L_0x600003464280; 1 drivers
v0x600003729200_4 .net v0x600003729200 4, 15 0, L_0x6000034643c0; 1 drivers
v0x600003729200_5 .net v0x600003729200 5, 15 0, L_0x600003464500; 1 drivers
v0x600003729200_6 .net v0x600003729200 6, 15 0, L_0x600003464640; 1 drivers
v0x600003729200_7 .net v0x600003729200 7, 15 0, L_0x600003464780; 1 drivers
v0x600003729200_8 .net v0x600003729200 8, 15 0, L_0x6000034648c0; 1 drivers
v0x600003729200_9 .net v0x600003729200 9, 15 0, L_0x600003464aa0; 1 drivers
v0x600003729200_10 .net v0x600003729200 10, 15 0, L_0x600003464a00; 1 drivers
v0x600003729200_11 .net v0x600003729200 11, 15 0, L_0x600003464c80; 1 drivers
v0x600003729200_12 .net v0x600003729200 12, 15 0, L_0x600003464dc0; 1 drivers
v0x600003729200_13 .net v0x600003729200 13, 15 0, L_0x600003464f00; 1 drivers
v0x600003729200_14 .net v0x600003729200 14, 15 0, L_0x600003465040; 1 drivers
v0x600003729200_15 .net v0x600003729200 15, 15 0, L_0x600003465180; 1 drivers
v0x600003729290 .array "lane_result", 15 0, 15 0;
v0x600003729320_0 .net "mem_addr", 19 0, L_0x6000034655e0;  1 drivers
v0x6000037293b0_0 .var "mem_addr_reg", 19 0;
v0x600003729440_0 .net "opcode", 7 0, L_0x600003465220;  1 drivers
v0x6000037294d0_0 .var "reduce_result", 15 0;
v0x600003729560 .array "reduce_tree", 79 0, 15 0;
v0x6000037295f0_0 .net "rst_n", 0 0, v0x600003720090_0;  alias, 1 drivers
v0x600003729680_0 .net "sram_addr", 19 0, v0x600003729710_0;  alias, 1 drivers
v0x600003729710_0 .var "sram_addr_reg", 19 0;
v0x6000037297a0_0 .net "sram_rdata", 255 0, L_0x600002e71810;  alias, 1 drivers
v0x600003729830_0 .net "sram_re", 0 0, L_0x600002e71030;  alias, 1 drivers
v0x6000037298c0_0 .var "sram_re_reg", 0 0;
v0x600003729950_0 .net "sram_ready", 0 0, L_0x600003466b20;  alias, 1 drivers
v0x6000037299e0_0 .net "sram_wdata", 255 0, L_0x600002e70f50;  alias, 1 drivers
v0x600003729a70_0 .var "sram_wdata_reg", 255 0;
v0x600003729b00_0 .net "sram_we", 0 0, L_0x600002e70fc0;  alias, 1 drivers
v0x600003729b90_0 .var "sram_we_reg", 0 0;
v0x600003729c20_0 .var/i "stage", 31 0;
v0x600003729cb0_0 .var "state", 2 0;
v0x600003729d40_0 .net "subop", 7 0, L_0x6000034652c0;  1 drivers
v0x600003729dd0_0 .var "subop_reg", 7 0;
v0x600003729e60_0 .net "vd", 4 0, L_0x600003465360;  1 drivers
v0x600003729ef0_0 .var "vd_reg", 4 0;
v0x600003729f80 .array "vrf", 31 0, 255 0;
v0x60000372a010_0 .net "vs1", 4 0, L_0x600003465400;  1 drivers
v0x60000372a0a0_0 .net "vs1_data", 255 0, L_0x600002e70d90;  1 drivers
v0x60000372a130_0 .var "vs1_reg", 4 0;
v0x60000372a1c0_0 .net "vs2", 4 0, L_0x6000034654a0;  1 drivers
v0x60000372a250_0 .net "vs2_data", 255 0, L_0x600002e70e00;  1 drivers
v0x60000372a2e0_0 .var "vs2_reg", 4 0;
E_0x600001035340/0 .event anyedge, v0x600003729170_0, v0x600003729170_1, v0x600003729170_2, v0x600003729170_3;
E_0x600001035340/1 .event anyedge, v0x600003729170_4, v0x600003729170_5, v0x600003729170_6, v0x600003729170_7;
E_0x600001035340/2 .event anyedge, v0x600003729170_8, v0x600003729170_9, v0x600003729170_10, v0x600003729170_11;
E_0x600001035340/3 .event anyedge, v0x600003729170_12, v0x600003729170_13, v0x600003729170_14, v0x600003729170_15;
v0x600003729560_0 .array/port v0x600003729560, 0;
v0x600003729560_1 .array/port v0x600003729560, 1;
v0x600003729560_2 .array/port v0x600003729560, 2;
E_0x600001035340/4 .event anyedge, v0x600003729dd0_0, v0x600003729560_0, v0x600003729560_1, v0x600003729560_2;
v0x600003729560_3 .array/port v0x600003729560, 3;
v0x600003729560_4 .array/port v0x600003729560, 4;
v0x600003729560_5 .array/port v0x600003729560, 5;
v0x600003729560_6 .array/port v0x600003729560, 6;
E_0x600001035340/5 .event anyedge, v0x600003729560_3, v0x600003729560_4, v0x600003729560_5, v0x600003729560_6;
v0x600003729560_7 .array/port v0x600003729560, 7;
v0x600003729560_8 .array/port v0x600003729560, 8;
v0x600003729560_9 .array/port v0x600003729560, 9;
v0x600003729560_10 .array/port v0x600003729560, 10;
E_0x600001035340/6 .event anyedge, v0x600003729560_7, v0x600003729560_8, v0x600003729560_9, v0x600003729560_10;
v0x600003729560_11 .array/port v0x600003729560, 11;
v0x600003729560_12 .array/port v0x600003729560, 12;
v0x600003729560_13 .array/port v0x600003729560, 13;
v0x600003729560_14 .array/port v0x600003729560, 14;
E_0x600001035340/7 .event anyedge, v0x600003729560_11, v0x600003729560_12, v0x600003729560_13, v0x600003729560_14;
v0x600003729560_15 .array/port v0x600003729560, 15;
v0x600003729560_16 .array/port v0x600003729560, 16;
v0x600003729560_17 .array/port v0x600003729560, 17;
v0x600003729560_18 .array/port v0x600003729560, 18;
E_0x600001035340/8 .event anyedge, v0x600003729560_15, v0x600003729560_16, v0x600003729560_17, v0x600003729560_18;
v0x600003729560_19 .array/port v0x600003729560, 19;
v0x600003729560_20 .array/port v0x600003729560, 20;
v0x600003729560_21 .array/port v0x600003729560, 21;
v0x600003729560_22 .array/port v0x600003729560, 22;
E_0x600001035340/9 .event anyedge, v0x600003729560_19, v0x600003729560_20, v0x600003729560_21, v0x600003729560_22;
v0x600003729560_23 .array/port v0x600003729560, 23;
v0x600003729560_24 .array/port v0x600003729560, 24;
v0x600003729560_25 .array/port v0x600003729560, 25;
v0x600003729560_26 .array/port v0x600003729560, 26;
E_0x600001035340/10 .event anyedge, v0x600003729560_23, v0x600003729560_24, v0x600003729560_25, v0x600003729560_26;
v0x600003729560_27 .array/port v0x600003729560, 27;
v0x600003729560_28 .array/port v0x600003729560, 28;
v0x600003729560_29 .array/port v0x600003729560, 29;
v0x600003729560_30 .array/port v0x600003729560, 30;
E_0x600001035340/11 .event anyedge, v0x600003729560_27, v0x600003729560_28, v0x600003729560_29, v0x600003729560_30;
v0x600003729560_31 .array/port v0x600003729560, 31;
v0x600003729560_32 .array/port v0x600003729560, 32;
v0x600003729560_33 .array/port v0x600003729560, 33;
v0x600003729560_34 .array/port v0x600003729560, 34;
E_0x600001035340/12 .event anyedge, v0x600003729560_31, v0x600003729560_32, v0x600003729560_33, v0x600003729560_34;
v0x600003729560_35 .array/port v0x600003729560, 35;
v0x600003729560_36 .array/port v0x600003729560, 36;
v0x600003729560_37 .array/port v0x600003729560, 37;
v0x600003729560_38 .array/port v0x600003729560, 38;
E_0x600001035340/13 .event anyedge, v0x600003729560_35, v0x600003729560_36, v0x600003729560_37, v0x600003729560_38;
v0x600003729560_39 .array/port v0x600003729560, 39;
v0x600003729560_40 .array/port v0x600003729560, 40;
v0x600003729560_41 .array/port v0x600003729560, 41;
v0x600003729560_42 .array/port v0x600003729560, 42;
E_0x600001035340/14 .event anyedge, v0x600003729560_39, v0x600003729560_40, v0x600003729560_41, v0x600003729560_42;
v0x600003729560_43 .array/port v0x600003729560, 43;
v0x600003729560_44 .array/port v0x600003729560, 44;
v0x600003729560_45 .array/port v0x600003729560, 45;
v0x600003729560_46 .array/port v0x600003729560, 46;
E_0x600001035340/15 .event anyedge, v0x600003729560_43, v0x600003729560_44, v0x600003729560_45, v0x600003729560_46;
v0x600003729560_47 .array/port v0x600003729560, 47;
v0x600003729560_48 .array/port v0x600003729560, 48;
v0x600003729560_49 .array/port v0x600003729560, 49;
v0x600003729560_50 .array/port v0x600003729560, 50;
E_0x600001035340/16 .event anyedge, v0x600003729560_47, v0x600003729560_48, v0x600003729560_49, v0x600003729560_50;
v0x600003729560_51 .array/port v0x600003729560, 51;
v0x600003729560_52 .array/port v0x600003729560, 52;
v0x600003729560_53 .array/port v0x600003729560, 53;
v0x600003729560_54 .array/port v0x600003729560, 54;
E_0x600001035340/17 .event anyedge, v0x600003729560_51, v0x600003729560_52, v0x600003729560_53, v0x600003729560_54;
v0x600003729560_55 .array/port v0x600003729560, 55;
v0x600003729560_56 .array/port v0x600003729560, 56;
v0x600003729560_57 .array/port v0x600003729560, 57;
v0x600003729560_58 .array/port v0x600003729560, 58;
E_0x600001035340/18 .event anyedge, v0x600003729560_55, v0x600003729560_56, v0x600003729560_57, v0x600003729560_58;
v0x600003729560_59 .array/port v0x600003729560, 59;
v0x600003729560_60 .array/port v0x600003729560, 60;
v0x600003729560_61 .array/port v0x600003729560, 61;
v0x600003729560_62 .array/port v0x600003729560, 62;
E_0x600001035340/19 .event anyedge, v0x600003729560_59, v0x600003729560_60, v0x600003729560_61, v0x600003729560_62;
v0x600003729560_63 .array/port v0x600003729560, 63;
v0x600003729560_64 .array/port v0x600003729560, 64;
v0x600003729560_65 .array/port v0x600003729560, 65;
v0x600003729560_66 .array/port v0x600003729560, 66;
E_0x600001035340/20 .event anyedge, v0x600003729560_63, v0x600003729560_64, v0x600003729560_65, v0x600003729560_66;
v0x600003729560_67 .array/port v0x600003729560, 67;
v0x600003729560_68 .array/port v0x600003729560, 68;
v0x600003729560_69 .array/port v0x600003729560, 69;
v0x600003729560_70 .array/port v0x600003729560, 70;
E_0x600001035340/21 .event anyedge, v0x600003729560_67, v0x600003729560_68, v0x600003729560_69, v0x600003729560_70;
v0x600003729560_71 .array/port v0x600003729560, 71;
v0x600003729560_72 .array/port v0x600003729560, 72;
v0x600003729560_73 .array/port v0x600003729560, 73;
v0x600003729560_74 .array/port v0x600003729560, 74;
E_0x600001035340/22 .event anyedge, v0x600003729560_71, v0x600003729560_72, v0x600003729560_73, v0x600003729560_74;
v0x600003729560_75 .array/port v0x600003729560, 75;
v0x600003729560_76 .array/port v0x600003729560, 76;
v0x600003729560_77 .array/port v0x600003729560, 77;
v0x600003729560_78 .array/port v0x600003729560, 78;
E_0x600001035340/23 .event anyedge, v0x600003729560_75, v0x600003729560_76, v0x600003729560_77, v0x600003729560_78;
v0x600003729560_79 .array/port v0x600003729560, 79;
E_0x600001035340/24 .event anyedge, v0x600003729560_79;
E_0x600001035340 .event/or E_0x600001035340/0, E_0x600001035340/1, E_0x600001035340/2, E_0x600001035340/3, E_0x600001035340/4, E_0x600001035340/5, E_0x600001035340/6, E_0x600001035340/7, E_0x600001035340/8, E_0x600001035340/9, E_0x600001035340/10, E_0x600001035340/11, E_0x600001035340/12, E_0x600001035340/13, E_0x600001035340/14, E_0x600001035340/15, E_0x600001035340/16, E_0x600001035340/17, E_0x600001035340/18, E_0x600001035340/19, E_0x600001035340/20, E_0x600001035340/21, E_0x600001035340/22, E_0x600001035340/23, E_0x600001035340/24;
L_0x600003463e80 .part L_0x600002e70d90, 0, 16;
L_0x600003463f20 .part L_0x600002e70e00, 0, 16;
L_0x60000346a300 .part L_0x600002e70d90, 16, 16;
L_0x600003464000 .part L_0x600002e70e00, 16, 16;
L_0x6000034640a0 .part L_0x600002e70d90, 32, 16;
L_0x600003464140 .part L_0x600002e70e00, 32, 16;
L_0x6000034641e0 .part L_0x600002e70d90, 48, 16;
L_0x600003464280 .part L_0x600002e70e00, 48, 16;
L_0x600003464320 .part L_0x600002e70d90, 64, 16;
L_0x6000034643c0 .part L_0x600002e70e00, 64, 16;
L_0x600003464460 .part L_0x600002e70d90, 80, 16;
L_0x600003464500 .part L_0x600002e70e00, 80, 16;
L_0x6000034645a0 .part L_0x600002e70d90, 96, 16;
L_0x600003464640 .part L_0x600002e70e00, 96, 16;
L_0x6000034646e0 .part L_0x600002e70d90, 112, 16;
L_0x600003464780 .part L_0x600002e70e00, 112, 16;
L_0x600003464820 .part L_0x600002e70d90, 128, 16;
L_0x6000034648c0 .part L_0x600002e70e00, 128, 16;
L_0x600003464960 .part L_0x600002e70d90, 144, 16;
L_0x600003464aa0 .part L_0x600002e70e00, 144, 16;
L_0x600003464b40 .part L_0x600002e70d90, 160, 16;
L_0x600003464a00 .part L_0x600002e70e00, 160, 16;
L_0x600003464be0 .part L_0x600002e70d90, 176, 16;
L_0x600003464c80 .part L_0x600002e70e00, 176, 16;
L_0x600003464d20 .part L_0x600002e70d90, 192, 16;
L_0x600003464dc0 .part L_0x600002e70e00, 192, 16;
L_0x600003464e60 .part L_0x600002e70d90, 208, 16;
L_0x600003464f00 .part L_0x600002e70e00, 208, 16;
L_0x600003464fa0 .part L_0x600002e70d90, 224, 16;
L_0x600003465040 .part L_0x600002e70e00, 224, 16;
L_0x6000034650e0 .part L_0x600002e70d90, 240, 16;
L_0x600003465180 .part L_0x600002e70e00, 240, 16;
L_0x600003465220 .part v0x60000374c240_0, 120, 8;
L_0x6000034652c0 .part v0x60000374c240_0, 112, 8;
L_0x600003465360 .part v0x60000374c240_0, 107, 5;
L_0x600003465400 .part v0x60000374c240_0, 102, 5;
L_0x6000034654a0 .part v0x60000374c240_0, 97, 5;
L_0x600003465540 .part v0x60000374c240_0, 32, 16;
L_0x6000034655e0 .part v0x60000374c240_0, 76, 20;
L_0x600003465680 .part v0x60000374c240_0, 48, 16;
L_0x600003465720 .array/port v0x600003729f80, L_0x6000034657c0;
L_0x6000034657c0 .concat [ 5 2 0 0], v0x60000372a130_0, L_0x14009a848;
L_0x600003465860 .array/port v0x600003729f80, L_0x600003465900;
L_0x600003465900 .concat [ 5 2 0 0], v0x60000372a2e0_0, L_0x14009a890;
L_0x6000034659a0 .cmp/eq 3, v0x600003729cb0_0, L_0x14009a8d8;
S_0x13b69b600 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035380 .param/l "i" 1 10 137, +C4<00>;
v0x600003729290_0 .array/port v0x600003729290, 0;
v0x600003729290_1 .array/port v0x600003729290, 1;
v0x600003729290_2 .array/port v0x600003729290, 2;
v0x600003729290_3 .array/port v0x600003729290, 3;
E_0x600001035400/0 .event anyedge, v0x600003729290_0, v0x600003729290_1, v0x600003729290_2, v0x600003729290_3;
v0x600003729290_4 .array/port v0x600003729290, 4;
v0x600003729290_5 .array/port v0x600003729290, 5;
v0x600003729290_6 .array/port v0x600003729290, 6;
v0x600003729290_7 .array/port v0x600003729290, 7;
E_0x600001035400/1 .event anyedge, v0x600003729290_4, v0x600003729290_5, v0x600003729290_6, v0x600003729290_7;
v0x600003729290_8 .array/port v0x600003729290, 8;
v0x600003729290_9 .array/port v0x600003729290, 9;
v0x600003729290_10 .array/port v0x600003729290, 10;
v0x600003729290_11 .array/port v0x600003729290, 11;
E_0x600001035400/2 .event anyedge, v0x600003729290_8, v0x600003729290_9, v0x600003729290_10, v0x600003729290_11;
v0x600003729290_12 .array/port v0x600003729290, 12;
v0x600003729290_13 .array/port v0x600003729290, 13;
v0x600003729290_14 .array/port v0x600003729290, 14;
v0x600003729290_15 .array/port v0x600003729290, 15;
E_0x600001035400/3 .event anyedge, v0x600003729290_12, v0x600003729290_13, v0x600003729290_14, v0x600003729290_15;
E_0x600001035400 .event/or E_0x600001035400/0, E_0x600001035400/1, E_0x600001035400/2, E_0x600001035400/3;
E_0x600001035440/0 .event anyedge, v0x600003729dd0_0, v0x600003729170_0, v0x600003729170_1, v0x600003729170_2;
E_0x600001035440/1 .event anyedge, v0x600003729170_3, v0x600003729170_4, v0x600003729170_5, v0x600003729170_6;
E_0x600001035440/2 .event anyedge, v0x600003729170_7, v0x600003729170_8, v0x600003729170_9, v0x600003729170_10;
E_0x600001035440/3 .event anyedge, v0x600003729170_11, v0x600003729170_12, v0x600003729170_13, v0x600003729170_14;
E_0x600001035440/4 .event anyedge, v0x600003729170_15, v0x600003729200_0, v0x600003729200_1, v0x600003729200_2;
E_0x600001035440/5 .event anyedge, v0x600003729200_3, v0x600003729200_4, v0x600003729200_5, v0x600003729200_6;
E_0x600001035440/6 .event anyedge, v0x600003729200_7, v0x600003729200_8, v0x600003729200_9, v0x600003729200_10;
E_0x600001035440/7 .event anyedge, v0x600003729200_11, v0x600003729200_12, v0x600003729200_13, v0x600003729200_14;
E_0x600001035440/8 .event anyedge, v0x600003729200_15, v0x600003729050_0;
E_0x600001035440 .event/or E_0x600001035440/0, E_0x600001035440/1, E_0x600001035440/2, E_0x600001035440/3, E_0x600001035440/4, E_0x600001035440/5, E_0x600001035440/6, E_0x600001035440/7, E_0x600001035440/8;
S_0x13b69b770 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035480 .param/l "i" 1 10 137, +C4<01>;
S_0x13b69b8e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035500 .param/l "i" 1 10 137, +C4<010>;
S_0x13b69ba50 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035580 .param/l "i" 1 10 137, +C4<011>;
S_0x13b69bbc0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035640 .param/l "i" 1 10 137, +C4<0100>;
S_0x13b69bd30 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x6000010356c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x13b69bea0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035740 .param/l "i" 1 10 137, +C4<0110>;
S_0x13b69c010 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x6000010357c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x13b69c180 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035600 .param/l "i" 1 10 137, +C4<01000>;
S_0x13b69c2f0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035880 .param/l "i" 1 10 137, +C4<01001>;
S_0x13b69c460 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035900 .param/l "i" 1 10 137, +C4<01010>;
S_0x13b69c5d0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035980 .param/l "i" 1 10 137, +C4<01011>;
S_0x13b69c740 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035a00 .param/l "i" 1 10 137, +C4<01100>;
S_0x13b69c8b0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035a80 .param/l "i" 1 10 137, +C4<01101>;
S_0x13b69ca20 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035b00 .param/l "i" 1 10 137, +C4<01110>;
S_0x13b69cb90 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x13b69b180;
 .timescale 0 0;
P_0x600001035b80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x13b66ace0;
T_2 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000374bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000374b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000374ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000374ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000374ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x60000374c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000374bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000374bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000374bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000374a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000374b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000374b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000374b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000374b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000374b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000374ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000374ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x60000374c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000374c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000374bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000374bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000374ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000374aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000374b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000374b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13b66ace0;
T_3 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000374bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000374b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000374af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000374b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000374c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000374a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374a760_0, 0;
    %fork t_1, S_0x13b66a8a0;
    %jmp t_0;
    .scope S_0x13b66a8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003749440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600003749440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003749440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003749440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374b330, 0, 4;
    %load/vec4 v0x600003749440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003749440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13b66ace0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000374b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000374b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374b840_0, 0;
T_3.4 ;
    %load/vec4 v0x60000374c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000374c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374c480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000374ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000374aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374b0f0_0, 0;
    %load/vec4 v0x60000374bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000374bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000374bcc0_0;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000374b960_0;
    %assign/vec4 v0x60000374af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000374b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000374afd0_0;
    %assign/vec4 v0x60000374b210_0, 0;
    %load/vec4 v0x60000374afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000374a6d0_0, 0;
    %load/vec4 v0x60000374afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000374a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000374a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374b450, 0, 4;
    %load/vec4 v0x60000374b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374b330, 0, 4;
    %load/vec4 v0x60000374b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000374b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000374b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374b330, 0, 4;
    %load/vec4 v0x60000374b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000374b450, 4;
    %assign/vec4 v0x60000374b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000374b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000374a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000374a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000374a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000374b210_0;
    %assign/vec4 v0x60000374b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374b840_0, 0;
    %load/vec4 v0x60000374b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000374b210_0;
    %assign/vec4 v0x60000374c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374c480_0, 0;
    %load/vec4 v0x60000374c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000374b210_0;
    %assign/vec4 v0x60000374a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000374ab50_0, 0;
    %load/vec4 v0x60000374aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000374a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000374b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000374c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000374a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000374a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000374be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374c090_0, 0;
    %load/vec4 v0x60000374b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000374bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000374bcc0_0;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000374bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000374ad90_0, 0;
    %load/vec4 v0x60000374bcc0_0;
    %assign/vec4 v0x60000374b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000374b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000374bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13b673b70;
T_4 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003754750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037547e0, 4;
    %assign/vec4 v0x60000374c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13b66eed0;
T_5 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000374cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000374cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ca20, 0, 4;
    %load/vec4 v0x60000374cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003754750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037547e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000374cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000374cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374ca20, 4;
    %ix/getv/s 3, v0x60000374cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ca20, 0, 4;
    %load/vec4 v0x60000374cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000374ca20, 4;
    %assign/vec4 v0x60000374cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13b620760;
T_6 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000374cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000374cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ccf0, 0, 4;
    %load/vec4 v0x60000374cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003754750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037547e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000374cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000374cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374ccf0, 4;
    %ix/getv/s 3, v0x60000374cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374ccf0, 0, 4;
    %load/vec4 v0x60000374cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000374ccf0, 4;
    %assign/vec4 v0x60000374ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13b60baa0;
T_7 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000374d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000374d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374cfc0, 0, 4;
    %load/vec4 v0x60000374d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003754750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037547e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000374d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000374d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374cfc0, 4;
    %ix/getv/s 3, v0x60000374d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374cfc0, 0, 4;
    %load/vec4 v0x60000374d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000374cfc0, 4;
    %assign/vec4 v0x60000374d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13b619db0;
T_8 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000374db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000374db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000374d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000374dcb0_0;
    %assign/vec4 v0x60000374dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x60000374d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000374d560_0;
    %assign/vec4 v0x60000374d680_0, 0;
    %load/vec4 v0x60000374d680_0;
    %assign/vec4 v0x60000374d5f0_0, 0;
    %load/vec4 v0x60000374d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000374d9e0_0;
    %assign/vec4 v0x60000374db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000374da70_0;
    %load/vec4 v0x60000374d9e0_0;
    %add;
    %assign/vec4 v0x60000374db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13b61c210;
T_9 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000374f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000374eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000374f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000374ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000374f210_0;
    %assign/vec4 v0x60000374f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000374ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000374eac0_0;
    %assign/vec4 v0x60000374ebe0_0, 0;
    %load/vec4 v0x60000374ebe0_0;
    %assign/vec4 v0x60000374eb50_0, 0;
    %load/vec4 v0x60000374ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000374ef40_0;
    %assign/vec4 v0x60000374f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000374efd0_0;
    %load/vec4 v0x60000374ef40_0;
    %add;
    %assign/vec4 v0x60000374f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13b6100b0;
T_10 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003740870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037401b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003740120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003740630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000037403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000037407e0_0;
    %assign/vec4 v0x600003740870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003740360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003740090_0;
    %assign/vec4 v0x6000037401b0_0, 0;
    %load/vec4 v0x6000037401b0_0;
    %assign/vec4 v0x600003740120_0, 0;
    %load/vec4 v0x600003740240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003740510_0;
    %assign/vec4 v0x600003740630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000037405a0_0;
    %load/vec4 v0x600003740510_0;
    %add;
    %assign/vec4 v0x600003740630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13b604c80;
T_11 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003741c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003741dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003741710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003741680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003741b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003741950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003741d40_0;
    %assign/vec4 v0x600003741dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000037418c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000037415f0_0;
    %assign/vec4 v0x600003741710_0, 0;
    %load/vec4 v0x600003741710_0;
    %assign/vec4 v0x600003741680_0, 0;
    %load/vec4 v0x6000037417a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003741a70_0;
    %assign/vec4 v0x600003741b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003741b00_0;
    %load/vec4 v0x600003741a70_0;
    %add;
    %assign/vec4 v0x600003741b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13b6971f0;
T_12 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003743180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003743330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003742c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003742be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037430f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003742eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000037432a0_0;
    %assign/vec4 v0x600003743330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003742e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003742b50_0;
    %assign/vec4 v0x600003742c70_0, 0;
    %load/vec4 v0x600003742c70_0;
    %assign/vec4 v0x600003742be0_0, 0;
    %load/vec4 v0x600003742d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003742fd0_0;
    %assign/vec4 v0x6000037430f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003743060_0;
    %load/vec4 v0x600003742fd0_0;
    %add;
    %assign/vec4 v0x6000037430f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13b691830;
T_13 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003744750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003744900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003744240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037441b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000037446c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003744480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003744870_0;
    %assign/vec4 v0x600003744900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000037443f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003744120_0;
    %assign/vec4 v0x600003744240_0, 0;
    %load/vec4 v0x600003744240_0;
    %assign/vec4 v0x6000037441b0_0, 0;
    %load/vec4 v0x6000037442d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000037445a0_0;
    %assign/vec4 v0x6000037446c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003744630_0;
    %load/vec4 v0x6000037445a0_0;
    %add;
    %assign/vec4 v0x6000037446c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13b68f1e0;
T_14 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003745cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003745e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037457a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003745710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003745c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000037459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003745dd0_0;
    %assign/vec4 v0x600003745e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003745950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003745680_0;
    %assign/vec4 v0x6000037457a0_0, 0;
    %load/vec4 v0x6000037457a0_0;
    %assign/vec4 v0x600003745710_0, 0;
    %load/vec4 v0x600003745830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003745b00_0;
    %assign/vec4 v0x600003745c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003745b90_0;
    %load/vec4 v0x600003745b00_0;
    %add;
    %assign/vec4 v0x600003745c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13b68cb90;
T_15 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003747210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037473c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003746d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003746c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003747180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003746f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003747330_0;
    %assign/vec4 v0x6000037473c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003746eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003746be0_0;
    %assign/vec4 v0x600003746d00_0, 0;
    %load/vec4 v0x600003746d00_0;
    %assign/vec4 v0x600003746c70_0, 0;
    %load/vec4 v0x600003746d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003747060_0;
    %assign/vec4 v0x600003747180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000037470f0_0;
    %load/vec4 v0x600003747060_0;
    %add;
    %assign/vec4 v0x600003747180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13b68a6b0;
T_16 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037587e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003758990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037582d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003758240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003758750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003758510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003758900_0;
    %assign/vec4 v0x600003758990_0, 0;
T_16.2 ;
    %load/vec4 v0x600003758480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000037581b0_0;
    %assign/vec4 v0x6000037582d0_0, 0;
    %load/vec4 v0x6000037582d0_0;
    %assign/vec4 v0x600003758240_0, 0;
    %load/vec4 v0x600003758360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003758630_0;
    %assign/vec4 v0x600003758750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000037586c0_0;
    %load/vec4 v0x600003758630_0;
    %add;
    %assign/vec4 v0x600003758750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13b688060;
T_17 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003759d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003759ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003759830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037597a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003759cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003759a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003759e60_0;
    %assign/vec4 v0x600003759ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000037599e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003759710_0;
    %assign/vec4 v0x600003759830_0, 0;
    %load/vec4 v0x600003759830_0;
    %assign/vec4 v0x6000037597a0_0, 0;
    %load/vec4 v0x6000037598c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003759b90_0;
    %assign/vec4 v0x600003759cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003759c20_0;
    %load/vec4 v0x600003759b90_0;
    %add;
    %assign/vec4 v0x600003759cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13b685a10;
T_18 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000375b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000375b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000375afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000375b3c0_0;
    %assign/vec4 v0x60000375b450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000375af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000375ac70_0;
    %assign/vec4 v0x60000375ad90_0, 0;
    %load/vec4 v0x60000375ad90_0;
    %assign/vec4 v0x60000375ad00_0, 0;
    %load/vec4 v0x60000375ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000375b0f0_0;
    %assign/vec4 v0x60000375b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000375b180_0;
    %load/vec4 v0x60000375b0f0_0;
    %add;
    %assign/vec4 v0x60000375b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13b6833c0;
T_19 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000375c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000375c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000375c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000375c990_0;
    %assign/vec4 v0x60000375ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x60000375c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000375c240_0;
    %assign/vec4 v0x60000375c360_0, 0;
    %load/vec4 v0x60000375c360_0;
    %assign/vec4 v0x60000375c2d0_0, 0;
    %load/vec4 v0x60000375c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000375c6c0_0;
    %assign/vec4 v0x60000375c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000375c750_0;
    %load/vec4 v0x60000375c6c0_0;
    %add;
    %assign/vec4 v0x60000375c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13b67e5b0;
T_20 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000375ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000375dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000375db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000375def0_0;
    %assign/vec4 v0x60000375df80_0, 0;
T_20.2 ;
    %load/vec4 v0x60000375da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000375d7a0_0;
    %assign/vec4 v0x60000375d8c0_0, 0;
    %load/vec4 v0x60000375d8c0_0;
    %assign/vec4 v0x60000375d830_0, 0;
    %load/vec4 v0x60000375d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000375dc20_0;
    %assign/vec4 v0x60000375dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000375dcb0_0;
    %load/vec4 v0x60000375dc20_0;
    %add;
    %assign/vec4 v0x60000375dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13b67bf60;
T_21 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000375f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000375ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000375f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000375f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000375f450_0;
    %assign/vec4 v0x60000375f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000375efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000375ed00_0;
    %assign/vec4 v0x60000375ee20_0, 0;
    %load/vec4 v0x60000375ee20_0;
    %assign/vec4 v0x60000375ed90_0, 0;
    %load/vec4 v0x60000375eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000375f180_0;
    %assign/vec4 v0x60000375f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000375f210_0;
    %load/vec4 v0x60000375f180_0;
    %add;
    %assign/vec4 v0x60000375f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13b679910;
T_22 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003750900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003750ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037503f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003750360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003750870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003750630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003750a20_0;
    %assign/vec4 v0x600003750ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000037505a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000037502d0_0;
    %assign/vec4 v0x6000037503f0_0, 0;
    %load/vec4 v0x6000037503f0_0;
    %assign/vec4 v0x600003750360_0, 0;
    %load/vec4 v0x600003750480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003750750_0;
    %assign/vec4 v0x600003750870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000037507e0_0;
    %load/vec4 v0x600003750750_0;
    %add;
    %assign/vec4 v0x600003750870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13b672620;
T_23 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003751e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003752010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003751950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000037518c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003751dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003751b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003751f80_0;
    %assign/vec4 v0x600003752010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003751b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003751830_0;
    %assign/vec4 v0x600003751950_0, 0;
    %load/vec4 v0x600003751950_0;
    %assign/vec4 v0x6000037518c0_0, 0;
    %load/vec4 v0x6000037519e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003751cb0_0;
    %assign/vec4 v0x600003751dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003751d40_0;
    %load/vec4 v0x600003751cb0_0;
    %add;
    %assign/vec4 v0x600003751dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13b686df0;
T_24 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000374c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000374c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c510, 0, 4;
    %load/vec4 v0x60000374c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003754360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037543f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000374c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000374c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374c510, 4;
    %ix/getv/s 3, v0x60000374c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c510, 0, 4;
    %load/vec4 v0x60000374c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13b682150;
T_25 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000374c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000374c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c630, 0, 4;
    %load/vec4 v0x60000374c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003754360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037543f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000374c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000374c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374c630, 4;
    %ix/getv/s 3, v0x60000374c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c630, 0, 4;
    %load/vec4 v0x60000374c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13b67d4b0;
T_26 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000374c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000374c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000374c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c750, 0, 4;
    %load/vec4 v0x60000374c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003754360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037543f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000374c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000374c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000374c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000374c750, 4;
    %ix/getv/s 3, v0x60000374c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000374c750, 0, 4;
    %load/vec4 v0x60000374c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000374c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13b690730;
T_27 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003754990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003754090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003754a20_0;
    %assign/vec4 v0x600003754990_0, 0;
    %load/vec4 v0x600003754120_0;
    %assign/vec4 v0x600003754090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13b690730;
T_28 ;
    %wait E_0x6000010321c0;
    %load/vec4 v0x600003754990_0;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %load/vec4 v0x600003754090_0;
    %store/vec4 v0x600003754120_0, 0, 16;
    %load/vec4 v0x600003754990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003754900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003754bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003754bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003754090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
    %load/vec4 v0x600003753e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003754090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003754090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
    %load/vec4 v0x6000037542d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003754090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003754120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003754a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13b69b600;
T_29 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13b69b600;
T_30 ;
    %wait E_0x600001035400;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13b69b770;
T_31 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13b69b770;
T_32 ;
    %wait E_0x600001035400;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13b69b8e0;
T_33 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13b69b8e0;
T_34 ;
    %wait E_0x600001035400;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13b69ba50;
T_35 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13b69ba50;
T_36 ;
    %wait E_0x600001035400;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13b69bbc0;
T_37 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13b69bbc0;
T_38 ;
    %wait E_0x600001035400;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13b69bd30;
T_39 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13b69bd30;
T_40 ;
    %wait E_0x600001035400;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13b69bea0;
T_41 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13b69bea0;
T_42 ;
    %wait E_0x600001035400;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13b69c010;
T_43 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13b69c010;
T_44 ;
    %wait E_0x600001035400;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13b69c180;
T_45 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13b69c180;
T_46 ;
    %wait E_0x600001035400;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13b69c2f0;
T_47 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13b69c2f0;
T_48 ;
    %wait E_0x600001035400;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13b69c460;
T_49 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13b69c460;
T_50 ;
    %wait E_0x600001035400;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13b69c5d0;
T_51 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13b69c5d0;
T_52 ;
    %wait E_0x600001035400;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13b69c740;
T_53 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13b69c740;
T_54 ;
    %wait E_0x600001035400;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13b69c8b0;
T_55 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13b69c8b0;
T_56 ;
    %wait E_0x600001035400;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13b69ca20;
T_57 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13b69ca20;
T_58 ;
    %wait E_0x600001035400;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13b69cb90;
T_59 ;
    %wait E_0x600001035440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003729050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003729290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13b69cb90;
T_60 ;
    %wait E_0x600001035400;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003728990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13b69b180;
T_61 ;
    %wait E_0x600001035340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037290e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000037290e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000037290e0_0;
    %load/vec4a v0x600003729170, 4;
    %ix/getv/s 4, v0x6000037290e0_0;
    %store/vec4a v0x600003729560, 4, 0;
    %load/vec4 v0x6000037290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037290e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003729c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003729c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037290e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000037290e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003729c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %load/vec4 v0x600003729c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003729560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %add;
    %load/vec4 v0x600003729c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003729560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003729c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003729560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003729c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003729560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003729c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000037290e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003729560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000037290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037290e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003729c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003729c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003729560, 4;
    %store/vec4 v0x6000037294d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13b69b180;
T_62 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x6000037295f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003728c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003728f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003728900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003729b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037298c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003728ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003729dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003729ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000372a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000372a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003729050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000037293b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003728e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003729b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037298c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003728ea0_0, 0;
    %load/vec4 v0x600003729cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003728cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003728ab0_0;
    %assign/vec4 v0x600003728c60_0, 0;
    %load/vec4 v0x600003729d40_0;
    %assign/vec4 v0x600003729dd0_0, 0;
    %load/vec4 v0x600003729e60_0;
    %assign/vec4 v0x600003729ef0_0, 0;
    %load/vec4 v0x60000372a010_0;
    %assign/vec4 v0x60000372a130_0, 0;
    %load/vec4 v0x60000372a1c0_0;
    %assign/vec4 v0x60000372a2e0_0, 0;
    %load/vec4 v0x600003728fc0_0;
    %assign/vec4 v0x600003729050_0, 0;
    %load/vec4 v0x600003729320_0;
    %assign/vec4 v0x6000037293b0_0, 0;
    %load/vec4 v0x600003728d80_0;
    %assign/vec4 v0x600003728e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003728e10_0;
    %assign/vec4 v0x600003728f30_0, 0;
    %load/vec4 v0x6000037293b0_0;
    %assign/vec4 v0x600003728900_0, 0;
    %load/vec4 v0x600003729dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037298c0_0, 0;
    %load/vec4 v0x6000037293b0_0;
    %assign/vec4 v0x600003729710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003729b90_0, 0;
    %load/vec4 v0x6000037293b0_0;
    %assign/vec4 v0x600003729710_0, 0;
    %load/vec4 v0x60000372a0a0_0;
    %assign/vec4 v0x600003729a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003728990_0;
    %load/vec4 v0x600003729ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003729f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003729950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003729dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000037297a0_0;
    %load/vec4 v0x600003729ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003729f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000037294d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003729ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003729f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003728ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003729cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13b694f80;
T_63 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x600003748cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003748b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000037483f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000037487e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003748630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000037486c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003748900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003748990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003748480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003748e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003749170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003749290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003748fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003777450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003777060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003777570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003777180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003777cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037706c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003748510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003749290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003748fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003748510_0, 0;
    %load/vec4 v0x600003749320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000037482d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000037493b0_0;
    %assign/vec4 v0x600003748b40_0, 0;
    %load/vec4 v0x6000037485a0_0;
    %assign/vec4 v0x600003748630_0, 0;
    %load/vec4 v0x600003748870_0;
    %assign/vec4 v0x600003748900_0, 0;
    %load/vec4 v0x600003748000_0;
    %assign/vec4 v0x600003748c60_0, 0;
    %load/vec4 v0x600003770630_0;
    %assign/vec4 v0x6000037483f0_0, 0;
    %load/vec4 v0x600003748750_0;
    %assign/vec4 v0x6000037487e0_0, 0;
    %load/vec4 v0x600003748a20_0;
    %assign/vec4 v0x600003748ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600003748630_0;
    %assign/vec4 v0x6000037486c0_0, 0;
    %load/vec4 v0x600003748900_0;
    %assign/vec4 v0x600003748990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748360_0, 0;
    %load/vec4 v0x600003748b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000037486c0_0;
    %assign/vec4 v0x600003777060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003777180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003777330_0, 0;
    %load/vec4 v0x600003777210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003777330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003777b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003777ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003777b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003777960_0;
    %assign/vec4 v0x600003748480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600003748990_0;
    %assign/vec4 v0x600003748e10_0, 0;
    %load/vec4 v0x600003748480_0;
    %assign/vec4 v0x600003749170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003749290_0, 0;
    %load/vec4 v0x600003749050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600003748990_0;
    %assign/vec4 v0x600003748e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003748fc0_0, 0;
    %load/vec4 v0x600003749050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600003748ea0_0;
    %assign/vec4 v0x600003748480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000037486c0_0;
    %assign/vec4 v0x600003777450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003777570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003777720_0, 0;
    %load/vec4 v0x600003777600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003777720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600003748480_0;
    %assign/vec4 v0x600003777cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003777de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000037706c0_0, 0;
    %load/vec4 v0x600003777e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000037706c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000037706c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003777de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000037778d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600003748360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003748360_0, 0;
    %load/vec4 v0x6000037486c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000037486c0_0, 0;
    %load/vec4 v0x600003748990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003748990_0, 0;
    %load/vec4 v0x6000037483f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003748360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600003748b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600003748bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003748bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003748360_0, 0;
    %load/vec4 v0x600003748c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003748bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600003748630_0;
    %load/vec4 v0x600003748bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000037487e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000037486c0_0, 0;
    %load/vec4 v0x600003748900_0;
    %load/vec4 v0x600003748bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003748ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003748990_0, 0;
    %load/vec4 v0x600003748b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003748510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003749320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13b6a04e0;
T_64 ;
    %wait E_0x600001034740;
    %load/vec4 v0x6000037550e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003755050_0;
    %load/vec4 v0x600003754cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003754ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003754fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003754cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003754ea0, 4;
    %assign/vec4 v0x600003754f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13b6a04e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003754e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003754e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003754e10_0;
    %store/vec4a v0x600003754ea0, 4, 0;
    %load/vec4 v0x600003754e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003754e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13b69a570;
T_66 ;
    %wait E_0x600001034740;
    %load/vec4 v0x6000037555f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003755560_0;
    %load/vec4 v0x600003755200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037553b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000037554d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003755200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000037553b0, 4;
    %assign/vec4 v0x600003755440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13b69a570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003755320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003755320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003755320_0;
    %store/vec4a v0x6000037553b0, 4, 0;
    %load/vec4 v0x600003755320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003755320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x13b69a850;
T_68 ;
    %wait E_0x600001034740;
    %load/vec4 v0x600003755b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003755a70_0;
    %load/vec4 v0x600003755710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000037558c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000037559e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003755710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000037558c0, 4;
    %assign/vec4 v0x600003755950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x13b69a850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003755830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003755830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003755830_0;
    %store/vec4a v0x6000037558c0, 4, 0;
    %load/vec4 v0x600003755830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003755830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13b69ab30;
T_70 ;
    %wait E_0x600001034740;
    %load/vec4 v0x600003756010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003755f80_0;
    %load/vec4 v0x600003755c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003755dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003755ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003755c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003755dd0, 4;
    %assign/vec4 v0x600003755e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13b69ab30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003755d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003755d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003755d40_0;
    %store/vec4a v0x600003755dd0, 4, 0;
    %load/vec4 v0x600003755d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003755d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x13b669f10;
T_72 ;
    %wait E_0x600001034600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037562e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000037562e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003757960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000037566d0_0;
    %pad/u 32;
    %load/vec4 v0x6000037562e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757c30_0, 4, 1;
    %load/vec4 v0x600003757450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003756520_0;
    %pad/u 32;
    %load/vec4 v0x6000037562e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757b10_0, 4, 1;
    %load/vec4 v0x600003757720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003756640_0;
    %pad/u 32;
    %load/vec4 v0x6000037562e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757ba0_0, 4, 1;
    %load/vec4 v0x6000037281b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003728000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003756910_0;
    %pad/u 32;
    %load/vec4 v0x6000037562e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757cc0_0, 4, 1;
    %load/vec4 v0x600003756f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003756d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003756400_0;
    %pad/u 32;
    %load/vec4 v0x6000037562e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757a80_0, 4, 1;
    %load/vec4 v0x6000037562e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037562e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13b669f10;
T_73 ;
    %wait E_0x6000010345c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037562e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000037562e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003757c30_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757180_0, 4, 1;
    %load/vec4 v0x600003757b10_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003757c30_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757060_0, 4, 1;
    %load/vec4 v0x600003757ba0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003757c30_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003757b10_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x6000037570f0_0, 4, 1;
    %load/vec4 v0x600003757cc0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003757c30_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003757b10_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003757ba0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003757210_0, 4, 1;
    %load/vec4 v0x600003757a80_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003757c30_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003757b10_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003757ba0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003757cc0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756fd0_0, 4, 1;
    %load/vec4 v0x600003757180_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000037283f0_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003757060_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000037282d0_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000037570f0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003728360_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %load/vec4 v0x600003757690_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003757210_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003728480_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %load/vec4 v0x600003728120_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %load/vec4 v0x6000037281b0_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %load/vec4 v0x600003728000_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003756fd0_0;
    %load/vec4 v0x6000037562e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003728240_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %load/vec4 v0x600003756eb0_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %load/vec4 v0x600003756f40_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %load/vec4 v0x600003756d90_0;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4a v0x600003756a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000037562e0_0;
    %store/vec4 v0x600003756880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000037562e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037562e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x13b669f10;
T_74 ;
    %wait E_0x600001034740;
    %load/vec4 v0x6000037566d0_0;
    %assign/vec4 v0x600003756760_0, 0;
    %load/vec4 v0x600003756520_0;
    %assign/vec4 v0x6000037565b0_0, 0;
    %load/vec4 v0x600003756910_0;
    %assign/vec4 v0x6000037569a0_0, 0;
    %load/vec4 v0x600003756400_0;
    %assign/vec4 v0x600003756490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x13b669f10;
T_75 ;
    %wait E_0x600001034540;
    %load/vec4 v0x600003756760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000037567f0, 4;
    %store/vec4 v0x6000037578d0_0, 0, 256;
    %load/vec4 v0x6000037565b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000037567f0, 4;
    %store/vec4 v0x6000037573c0_0, 0, 256;
    %load/vec4 v0x6000037569a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000037567f0, 4;
    %store/vec4 v0x600003757f00_0, 0, 256;
    %load/vec4 v0x600003756490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000037567f0, 4;
    %store/vec4 v0x600003756d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13b66b120;
T_76 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000372e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000372c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000372c6c0_0;
    %assign/vec4 v0x60000372c3f0_0, 0;
    %load/vec4 v0x60000372c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000372c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000372c2d0, 4;
    %assign/vec4 v0x60000372c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x13b66b120;
T_77 ;
    %wait E_0x600001034740;
    %load/vec4 v0x60000372dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000372dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000372dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000372db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000372db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000372c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13b66b120;
T_78 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000372e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000372eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000372b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000372d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000372ebe0_0, 0;
    %load/vec4 v0x60000372ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000372eb50_0, 0;
    %load/vec4 v0x60000372d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000372b0f0_0, 0;
    %load/vec4 v0x60000372b0f0_0;
    %assign/vec4 v0x60000372b180_0, 0;
    %load/vec4 v0x60000372d5f0_0;
    %assign/vec4 v0x60000372d680_0, 0;
    %load/vec4 v0x60000372cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000372b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x13b66b120;
T_79 ;
    %wait E_0x6000010318c0;
    %load/vec4 v0x60000372e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000372cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000372d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000372ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000372d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372cf30_0, 0;
    %load/vec4 v0x60000372e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000372d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000372d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000372d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000372d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000372d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x60000372d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000372d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000372d3b0_0, 0;
    %load/vec4 v0x60000372c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000372d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000372ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000372d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000372ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000372ce10_0, 0;
    %load/vec4 v0x60000372ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000372d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000372cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000372cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000372cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000372cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000372e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000372d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000372cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000372d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13b69a170;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003720090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037203f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003720480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003720120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000372f960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000372f8d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372fcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000372f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000372f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000372f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000372f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x13b69a170;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000372f720_0;
    %inv;
    %store/vec4 v0x60000372f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13b69a170;
T_82 ;
    %vpi_call/w 3 61 "$display", "Random Matrix Test (numpy-verified)" {0 0 0};
    %pushi/vec4 297688809, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003754ea0, 4, 0;
    %pushi/vec4 2704335171, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000037553b0, 4, 0;
    %pushi/vec4 560334793, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000037558c0, 4, 0;
    %pushi/vec4 1034409042, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003755dd0, 4, 0;
    %pushi/vec4 2634477875, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003754ea0, 4, 0;
    %pushi/vec4 768301503, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000037553b0, 4, 0;
    %pushi/vec4 2131996191, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000037558c0, 4, 0;
    %pushi/vec4 4100240346, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003755dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000372c2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000372c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003720090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003720090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037203f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037203f0_0, 0, 1;
    %delay 5000000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003754ea0, 4;
    %store/vec4 v0x60000372fde0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037553b0, 4;
    %store/vec4 v0x60000372fe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000037558c0, 4;
    %store/vec4 v0x60000372ff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003755dd0, 4;
    %store/vec4 v0x600003720000_0, 0, 256;
    %vpi_call/w 3 94 "$display", "Results:" {0 0 0};
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 95 "$display", "  C[0]: [%0d, %0d, %0d, %0d] expect [-4662, 13575, -5565, -1731]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 97 "$display", "  C[1]: [%0d, %0d, %0d, %0d] expect [14124, -13933, 277, -1784]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000372ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000372ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000372ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000372ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 99 "$display", "  C[2]: [%0d, %0d, %0d, %0d] expect [-7516, -6534, 3850, 12206]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003720000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003720000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003720000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003720000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 101 "$display", "  C[3]: [%0d, %0d, %0d, %0d] expect [-13168, 5781, 11355, -9360]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4294962634, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13575, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4294961731, 0, 32;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000372fde0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294965565, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 14124, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x60000372fe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4294953363, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600003720000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294957936, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %load/vec4 v0x60000372f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000372f7b0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x60000372f7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 113 "$display", ">>> RANDOM MATRIX TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 114 "$display", ">>> RANDOM MATRIX TEST FAILED (%0d errors) <<<", v0x60000372f7b0_0 {0 0 0};
T_82.15 ;
    %vpi_call/w 3 115 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x13b69a170;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_random_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
