// Seed: 2789002927
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11
);
  generate
    wire id_13;
  endgenerate
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    output tri id_3,
    output wand id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    output wor id_16,
    input uwire id_17,
    output tri1 id_18
);
  assign id_15 = id_6;
  assign id_4  = !1;
  supply0  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  =  id_12  ,  id_29  ,  id_30  =  id_27  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  module_0(
      id_34, id_28, id_20, id_33, id_18, id_10, id_17, id_17, id_33, id_34, id_27, id_14
  );
  assign id_32 = (id_26);
  wire id_36;
  assign id_1 = id_2;
endmodule
