{
  "name": "ostd::arch::kernel::apic::ApicTimer::set_lvt_timer",
  "span": "ostd/src/arch/x86/kernel/apic/mod.rs:135:5: 135:41",
  "doc": " Sets the timer register in the APIC.\n Bit 0-7:   The interrupt vector of timer interrupt.\n Bit 12:    Delivery Status, 0 for Idle, 1 for Send Pending.\n Bit 16:    Mask bit.\n Bit 17-18: Timer Mode, 0 for One-shot, 1 for Periodic, 2 for TSC-Deadline.\n"
}