// Seed: 2386575415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11[1 : -1];
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
);
  logic id_3 = 1;
  always if (1) #1 id_1 = id_0 == -1;
  assign id_3 = id_0;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always_latch $unsigned(68);
  ;
endmodule
