Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/top_module.v" Line 21. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/clk_1Hz.v" Line 22. Module clk_1Hz doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/d_ff.v" Line 21. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/top_module.v" Line 21. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/clk_1Hz.v" Line 22. Module clk_1Hz doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Files/Basys_projects/d_ff/d_ff.srcs/sources_1/new/d_ff.v" Line 21. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_1Hz
Compiling module xil_defaultlib.d_ff
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
