
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.104802                       # Number of seconds simulated
sim_ticks                                1104802466000                       # Number of ticks simulated
final_tick                               1104802466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 598024                       # Simulator instruction rate (inst/s)
host_op_rate                                   968305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1305497946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665028                       # Number of bytes of host memory used
host_seconds                                   846.27                       # Real time elapsed on the host
sim_insts                                   506089131                       # Number of instructions simulated
sim_ops                                     819446819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18408768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18432384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16962816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16962816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           287637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              288006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        265044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             265044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16662497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16683873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15353709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15353709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15353709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16662497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32037582                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239246065                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374722                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5929                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           984                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2209604932                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   506089131                       # Number of instructions committed
system.cpu.committedOps                     819446819                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             814630687                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452844                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565943                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    814630687                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1830856994                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707741859                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297558157                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           281904786                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303620782                       # number of memory refs
system.cpu.num_load_insts                   239246061                       # Number of load instructions
system.cpu.num_store_insts                   64374721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2209604932                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772215                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 506014918     61.75%     61.92% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.92% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::MemRead                239245993     29.20%     92.14% # Class of executed instruction
system.cpu.op_class::MemWrite                64374294      7.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  819446819                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.830570                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303620787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.142165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.830570                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607923650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607923650                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238630343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238630343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096284                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302726627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302726627                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302726627                       # number of overall hits
system.cpu.dcache.overall_hits::total       302726627                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       278438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       894160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       894160                       # number of overall misses
system.cpu.dcache.overall_misses::total        894160                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 102847861500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 102847861500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21821471000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21821471000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 124669332500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124669332500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 124669332500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124669332500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004325                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002945                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002945                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002945                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 167036.197342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 167036.197342                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78371.023352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78371.023352                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 139426.201686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 139426.201686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 139426.201686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 139426.201686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657226                       # number of writebacks
system.cpu.dcache.writebacks::total            657226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       278438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       278438                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       894160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       894160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       894160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894160                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 102232139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102232139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21543033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21543033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 123775172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 123775172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 123775172500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 123775172500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 166036.197342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 166036.197342                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77371.023352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77371.023352                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 138426.201686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 138426.201686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 138426.201686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 138426.201686                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681564                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.474424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1830636.956757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.474424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354671718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354671718                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677335304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677335304                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677335304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677335304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677335304                       # number of overall hits
system.cpu.icache.overall_hits::total       677335304                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          370                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           370                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          370                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          370                       # number of overall misses
system.cpu.icache.overall_misses::total           370                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     71207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71207500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     71207500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71207500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     71207500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71207500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335674                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 192452.702703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 192452.702703                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 192452.702703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 192452.702703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 192452.702703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 192452.702703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70837500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70837500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70837500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70837500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 191452.702703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 191452.702703                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 191452.702703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 191452.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 191452.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 191452.702703                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.603195                       # Cycle average of tags in use
system.l2.tags.total_refs                     1576153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.037758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.011339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.942172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.649684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13128078                       # Number of tag accesses
system.l2.tags.data_accesses                 13128078                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657226                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            212084                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               212084                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               2925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2925                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         160776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160776                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                163701                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163702                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               163701                       # number of overall hits
system.l2.overall_hits::total                  163702                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63429                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518375                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518744                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                369                       # number of overall misses
system.l2.overall_misses::cpu.data             518375                       # number of overall misses
system.l2.overall_misses::total                518744                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  18867781500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18867781500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     70270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70270000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  99620407500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99620407500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      70270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  118488189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118558459000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     70270000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 118488189000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118558459000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        212084                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           212084                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               370                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682446                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              370                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682446                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997297                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760125                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997297                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760125                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 297463.013763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 297463.013763                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 190433.604336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190433.604336                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 218971.938428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218971.938428                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 190433.604336                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 228576.202556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 228549.070447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 190433.604336                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 228576.202556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 228549.070447                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508366                       # number of writebacks
system.l2.writebacks::total                    508366                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63429                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518744                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18233491500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18233491500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  95070947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95070947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 113304439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113371019000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 113304439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113371019000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760125                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 287463.013763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 287463.013763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 180433.604336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 180433.604336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 208971.938428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 208971.938428                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 180433.604336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 218576.202556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 218549.070447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 180433.604336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 218576.202556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 218549.070447                       # average overall mshr miss latency
system.l2.replacements                         516806                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.225391                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035175                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    288020                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.594108                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.891543                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.384020                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16142.949827                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000054                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000573                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985287                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985915                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16307                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               16960595220                       # Number of tag accesses
system.l3.tags.data_accesses              16960595220                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508366                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508366                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                690                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   690                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         230048                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            230048                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                230738                       # number of demand (read+write) hits
system.l3.demand_hits::total                   230738                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               230738                       # number of overall hits
system.l3.overall_hits::total                  230738                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62739                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62739                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          369                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       224898                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          225267                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              287637                       # number of demand (read+write) misses
system.l3.demand_misses::total                 288006                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                369                       # number of overall misses
system.l3.overall_misses::cpu.data             287637                       # number of overall misses
system.l3.overall_misses::total                288006                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  17528527500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   17528527500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     62521000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  87651037500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  87713558500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      62521000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  105179565000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     105242086000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     62521000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 105179565000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    105242086000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508366                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508366                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          369                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454946                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455315                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               369                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518375                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518744                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              369                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518375                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518744                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989122                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989122                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.494340                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.494750                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.554882                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.555199                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.554882                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.555199                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 279388.060058                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 279388.060058                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 169433.604336                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 389736.847371                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 389375.978284                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 169433.604336                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 365667.716601                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 365416.296883                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 169433.604336                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 365667.716601                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 365416.296883                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               265044                       # number of writebacks
system.l3.writebacks::total                    265044                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62739                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62739                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          369                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       224898                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       225267                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         287637                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            288006                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        287637                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           288006                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  16901137500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  16901137500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     58831000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  85402057500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  85460888500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     58831000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 102303195000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 102362026000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     58831000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 102303195000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 102362026000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989122                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989122                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.494340                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.494750                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.554882                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.555199                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.554882                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.555199                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 269388.060058                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 269388.060058                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 159433.604336                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 379736.847371                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 379375.978284                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 159433.604336                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 355667.716601                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 355416.296883                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 159433.604336                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 355667.716601                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 355416.296883                       # average overall mshr miss latency
system.l3.replacements                         271636                       # number of replacements
system.membus.snoop_filter.tot_requests        559360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       271354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             225267                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       265044                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6296                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62739                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62739                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225267                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       847352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       847352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35395200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            288006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  288006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              288006                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1619540000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1440034000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1576153                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            671                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1165592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33074                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          212084                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         212084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2469884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2470683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85715328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85742784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          517102                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32535424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1411632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000475                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1410961     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    671      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1411632                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445361500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129156000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035175                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            296                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          296                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1104802466000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455315                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       773410                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14657                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455315                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553919                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65735040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          271636                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16962816                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           790380                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000375                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.019348                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 790084     99.96%     99.96% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    296      0.04%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             790380                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025953500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778116000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
