{
  "sha": "2d5e2889ca17dfb23e8fe83d944edd3800745f27",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MmQ1ZTI4ODljYTE3ZGZiMjNlOGZlODNkOTQ0ZWRkMzgwMDc0NWYyNw==",
  "commit": {
    "author": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:33Z"
    },
    "committer": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:33Z"
    },
    "message": "MIPS/GAS/testsuite: Run coprocessor tests across all ISAs\n\nVerify that individual coprocessor instructions are not only accepted\nwhere supported, but rejected where they are not as well.\n\n\tgas/\n\t* testsuite/gas/mips/mips.exp: Run coprocessor tests across all\n\tISAs.\n\t* testsuite/gas/mips/cp0b.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp0bl.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp0c.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp0m.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp3.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp3b.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp3bl.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp3m.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/cp3d.d: Update for ISA exclusions.\n\t* testsuite/gas/mips/mips1@cp0b.d: New test.\n\t* testsuite/gas/mips/mips2@cp0b.d: New test.\n\t* testsuite/gas/mips/mips3@cp0b.d: New test.\n\t* testsuite/gas/mips/r3000@cp0b.d: New test.\n\t* testsuite/gas/mips/r3900@cp0b.d: New test.\n\t* testsuite/gas/mips/r4000@cp0b.d: New test.\n\t* testsuite/gas/mips/r5900@cp0b.d: New test.\n\t* testsuite/gas/mips/mips2@cp0bl.d: New test.\n\t* testsuite/gas/mips/mips3@cp0bl.d: New test.\n\t* testsuite/gas/mips/r3900@cp0bl.d: New test.\n\t* testsuite/gas/mips/r4000@cp0bl.d: New test.\n\t* testsuite/gas/mips/r5900@cp0bl.d: New test.\n\t* testsuite/gas/mips/mips1@cp0c.d: New test.\n\t* testsuite/gas/mips/mips2@cp0c.d: New test.\n\t* testsuite/gas/mips/mips3@cp0c.d: New test.\n\t* testsuite/gas/mips/mips4@cp0c.d: New test.\n\t* testsuite/gas/mips/mips5@cp0c.d: New test.\n\t* testsuite/gas/mips/r3000@cp0c.d: New test.\n\t* testsuite/gas/mips/r3900@cp0c.d: New test.\n\t* testsuite/gas/mips/r4000@cp0c.d: New test.\n\t* testsuite/gas/mips/vr5400@cp0c.d: New test.\n\t* testsuite/gas/mips/r5900@cp0c.d: New test.\n\t* testsuite/gas/mips/mips1@cp0m.d: New test.\n\t* testsuite/gas/mips/r3000@cp0m.d: New test.\n\t* testsuite/gas/mips/octeon@cp2.d: New test.\n\t* testsuite/gas/mips/mipsr6@cp2b.d: New test.\n\t* testsuite/gas/mips/vr5400@cp2b.d: New test.\n\t* testsuite/gas/mips/octeon@cp2b.d: New test.\n\t* testsuite/gas/mips/mips1@cp2bl.d: New test.\n\t* testsuite/gas/mips/mipsr6@cp2bl.d: New test.\n\t* testsuite/gas/mips/r3000@cp2bl.d: New test.\n\t* testsuite/gas/mips/vr5400@cp2bl.d: New test.\n\t* testsuite/gas/mips/octeon@cp2bl.d: New test.\n\t* testsuite/gas/mips/vr5400@cp2m.d: New test.\n\t* testsuite/gas/mips/r5900@cp2m.d: New test.\n\t* testsuite/gas/mips/octeon@cp2m.d: New test.\n\t* testsuite/gas/mips/mips1@cp2d.d: New test.\n\t* testsuite/gas/mips/r3000@cp2d.d: New test.\n\t* testsuite/gas/mips/r3900@cp2d.d: New test.\n\t* testsuite/gas/mips/vr5400@cp2d.d: New test.\n\t* testsuite/gas/mips/r5900@cp2d.d: New test.\n\t* testsuite/gas/mips/octeon@cp2d.d: New test.\n\t* testsuite/gas/mips/mips1@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips2@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips32@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips32r2@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips32r3@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips32r5@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips32r6@cp2-64.d: New test.\n\t* testsuite/gas/mips/r3000@cp2-64.d: New test.\n\t* testsuite/gas/mips/r3900@cp2-64.d: New test.\n\t* testsuite/gas/mips/interaptiv-mr2@cp2-64.d: New test.\n\t* testsuite/gas/mips/mips1@cp3.d: New test.\n\t* testsuite/gas/mips/mips2@cp3.d: New test.\n\t* testsuite/gas/mips/mips32@cp3.d: New test.\n\t* testsuite/gas/mips/r3000@cp3.d: New test.\n\t* testsuite/gas/mips/r3900@cp3.d: New test.\n\t* testsuite/gas/mips/mips1@cp3b.d: New test.\n\t* testsuite/gas/mips/mips2@cp3b.d: New test.\n\t* testsuite/gas/mips/mips32@cp3b.d: New test.\n\t* testsuite/gas/mips/r3000@cp3b.d: New test.\n\t* testsuite/gas/mips/r3900@cp3b.d: New test.\n\t* testsuite/gas/mips/mips2@cp3bl.d: New test.\n\t* testsuite/gas/mips/mips32@cp3bl.d: New test.\n\t* testsuite/gas/mips/r3900@cp3bl.d: New test.\n\t* testsuite/gas/mips/mips1@cp3m.d: New test.\n\t* testsuite/gas/mips/mips2@cp3m.d: New test.\n\t* testsuite/gas/mips/r3000@cp3m.d: New test.\n\t* testsuite/gas/mips/r3900@cp3m.d: New test.\n \t* testsuite/gas/mips/mips2@cp3d.d: New test.\n\t* testsuite/gas/mips/cp0b.l: New test stderr output.\n\t* testsuite/gas/mips/cp0bl.l: New test stderr output.\n\t* testsuite/gas/mips/cp0c.l: New test stderr output.\n\t* testsuite/gas/mips/cp0m.l: New test stderr output.\n\t* testsuite/gas/mips/cp2.l: New test stderr output.\n\t* testsuite/gas/mips/cp2-64.l: New test stderr output.\n\t* testsuite/gas/mips/cp2b.l: New test stderr output.\n\t* testsuite/gas/mips/cp2bl.l: New test stderr output.\n\t* testsuite/gas/mips/cp2m.l: New test stderr output.\n\t* testsuite/gas/mips/cp2d.l: New test stderr output.\n\t* testsuite/gas/mips/cp3.l: New test stderr output.\n\t* testsuite/gas/mips/cp3b.l: New test stderr output.\n\t* testsuite/gas/mips/cp3bl.l: New test stderr output.\n\t* testsuite/gas/mips/cp3m.l: New test stderr output.\n\t* testsuite/gas/mips/cp3d.l: New test stderr output.",
    "tree": {
      "sha": "3f9e782e7bf42b6cc6615e3509d12a167ff08278",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/3f9e782e7bf42b6cc6615e3509d12a167ff08278"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/2d5e2889ca17dfb23e8fe83d944edd3800745f27",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/2d5e2889ca17dfb23e8fe83d944edd3800745f27",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/2d5e2889ca17dfb23e8fe83d944edd3800745f27",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/2d5e2889ca17dfb23e8fe83d944edd3800745f27/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/9573a461da18d73c5e34b68e40d31e4ab7abb000"
    }
  ],
  "stats": {
    "total": 2113,
    "additions": 1646,
    "deletions": 467
  },
  "files": [
    {
      "sha": "bc412979712aff7e88f5b8746c70c848d85ca3d9",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 99,
      "deletions": 0,
      "changes": 99,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,3 +1,102 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* testsuite/gas/mips/mips.exp: Run coprocessor tests across all\n+\tISAs.\n+\t* testsuite/gas/mips/cp0b.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp0bl.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp0c.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp0m.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp3.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp3b.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp3bl.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp3m.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/cp3d.d: Update for ISA exclusions.\n+\t* testsuite/gas/mips/mips1@cp0b.d: New test.\n+\t* testsuite/gas/mips/mips2@cp0b.d: New test.\n+\t* testsuite/gas/mips/mips3@cp0b.d: New test.\n+\t* testsuite/gas/mips/r3000@cp0b.d: New test.\n+\t* testsuite/gas/mips/r3900@cp0b.d: New test.\n+\t* testsuite/gas/mips/r4000@cp0b.d: New test.\n+\t* testsuite/gas/mips/r5900@cp0b.d: New test.\n+\t* testsuite/gas/mips/mips2@cp0bl.d: New test.\n+\t* testsuite/gas/mips/mips3@cp0bl.d: New test.\n+\t* testsuite/gas/mips/r3900@cp0bl.d: New test.\n+\t* testsuite/gas/mips/r4000@cp0bl.d: New test.\n+\t* testsuite/gas/mips/r5900@cp0bl.d: New test.\n+\t* testsuite/gas/mips/mips1@cp0c.d: New test.\n+\t* testsuite/gas/mips/mips2@cp0c.d: New test.\n+\t* testsuite/gas/mips/mips3@cp0c.d: New test.\n+\t* testsuite/gas/mips/mips4@cp0c.d: New test.\n+\t* testsuite/gas/mips/mips5@cp0c.d: New test.\n+\t* testsuite/gas/mips/r3000@cp0c.d: New test.\n+\t* testsuite/gas/mips/r3900@cp0c.d: New test.\n+\t* testsuite/gas/mips/r4000@cp0c.d: New test.\n+\t* testsuite/gas/mips/vr5400@cp0c.d: New test.\n+\t* testsuite/gas/mips/r5900@cp0c.d: New test.\n+\t* testsuite/gas/mips/mips1@cp0m.d: New test.\n+\t* testsuite/gas/mips/r3000@cp0m.d: New test.\n+\t* testsuite/gas/mips/octeon@cp2.d: New test.\n+\t* testsuite/gas/mips/mipsr6@cp2b.d: New test.\n+\t* testsuite/gas/mips/vr5400@cp2b.d: New test.\n+\t* testsuite/gas/mips/octeon@cp2b.d: New test.\n+\t* testsuite/gas/mips/mips1@cp2bl.d: New test.\n+\t* testsuite/gas/mips/mipsr6@cp2bl.d: New test.\n+\t* testsuite/gas/mips/r3000@cp2bl.d: New test.\n+\t* testsuite/gas/mips/vr5400@cp2bl.d: New test.\n+\t* testsuite/gas/mips/octeon@cp2bl.d: New test.\n+\t* testsuite/gas/mips/vr5400@cp2m.d: New test.\n+\t* testsuite/gas/mips/r5900@cp2m.d: New test.\n+\t* testsuite/gas/mips/octeon@cp2m.d: New test.\n+\t* testsuite/gas/mips/mips1@cp2d.d: New test.\n+\t* testsuite/gas/mips/r3000@cp2d.d: New test.\n+\t* testsuite/gas/mips/r3900@cp2d.d: New test.\n+\t* testsuite/gas/mips/vr5400@cp2d.d: New test.\n+\t* testsuite/gas/mips/r5900@cp2d.d: New test.\n+\t* testsuite/gas/mips/octeon@cp2d.d: New test.\n+\t* testsuite/gas/mips/mips1@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips2@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips32@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips32r2@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips32r3@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips32r5@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips32r6@cp2-64.d: New test.\n+\t* testsuite/gas/mips/r3000@cp2-64.d: New test.\n+\t* testsuite/gas/mips/r3900@cp2-64.d: New test.\n+\t* testsuite/gas/mips/interaptiv-mr2@cp2-64.d: New test.\n+\t* testsuite/gas/mips/mips1@cp3.d: New test.\n+\t* testsuite/gas/mips/mips2@cp3.d: New test.\n+\t* testsuite/gas/mips/mips32@cp3.d: New test.\n+\t* testsuite/gas/mips/r3000@cp3.d: New test.\n+\t* testsuite/gas/mips/r3900@cp3.d: New test.\n+\t* testsuite/gas/mips/mips1@cp3b.d: New test.\n+\t* testsuite/gas/mips/mips2@cp3b.d: New test.\n+\t* testsuite/gas/mips/mips32@cp3b.d: New test.\n+\t* testsuite/gas/mips/r3000@cp3b.d: New test.\n+\t* testsuite/gas/mips/r3900@cp3b.d: New test.\n+\t* testsuite/gas/mips/mips2@cp3bl.d: New test.\n+\t* testsuite/gas/mips/mips32@cp3bl.d: New test.\n+\t* testsuite/gas/mips/r3900@cp3bl.d: New test.\n+\t* testsuite/gas/mips/mips1@cp3m.d: New test.\n+\t* testsuite/gas/mips/mips2@cp3m.d: New test.\n+\t* testsuite/gas/mips/r3000@cp3m.d: New test.\n+\t* testsuite/gas/mips/r3900@cp3m.d: New test.\n+ \t* testsuite/gas/mips/mips2@cp3d.d: New test.\n+\t* testsuite/gas/mips/cp0b.l: New test stderr output.\n+\t* testsuite/gas/mips/cp0bl.l: New test stderr output.\n+\t* testsuite/gas/mips/cp0c.l: New test stderr output.\n+\t* testsuite/gas/mips/cp0m.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2-64.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2b.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2bl.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2m.l: New test stderr output.\n+\t* testsuite/gas/mips/cp2d.l: New test stderr output.\n+\t* testsuite/gas/mips/cp3.l: New test stderr output.\n+\t* testsuite/gas/mips/cp3b.l: New test stderr output.\n+\t* testsuite/gas/mips/cp3bl.l: New test stderr output.\n+\t* testsuite/gas/mips/cp3m.l: New test stderr output.\n+\t* testsuite/gas/mips/cp3d.l: New test stderr output.\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* testsuite/gas/mips/mips32@isa-override-1.d: Update for LDC3"
    },
    {
      "sha": "81b9c0c032d8ac7a78814368aa7aa4baa315661e",
      "filename": "gas/testsuite/gas/mips/cp0b.d",
      "status": "modified",
      "additions": 2,
      "deletions": 9,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,12 +1,5 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP0 branch instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 41000001 \tbc0f\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-[0-9a-f]+ <[^>]*> 41010001 \tbc0t\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-\t\\.\\.\\.\n+#error_output: cp0b.l\n+#source: cp0b.s"
    },
    {
      "sha": "b01ab307056dc0e01ecff429075764bfe19adb04",
      "filename": "gas/testsuite/gas/mips/cp0b.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0b.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0b.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0b.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc0f 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc0t 0f'"
    },
    {
      "sha": "25f7338fa981b9ecc69f8fec6207e15617c944b2",
      "filename": "gas/testsuite/gas/mips/cp0bl.d",
      "status": "modified",
      "additions": 1,
      "deletions": 9,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,12 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP0 branch likely instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 41020001 \tbc0fl\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-[0-9a-f]+ <[^>]*> 41030001 \tbc0tl\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-\t\\.\\.\\.\n+#error_output: cp0bl.l"
    },
    {
      "sha": "03e54d838496aea533d32acdcd743a84f493e9fd",
      "filename": "gas/testsuite/gas/mips/cp0bl.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0bl.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0bl.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0bl.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc0fl 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc0tl 0f'"
    },
    {
      "sha": "e5da96e8c647fc4bcf3327dae294be7ab4cc1098",
      "filename": "gas/testsuite/gas/mips/cp0c.d",
      "status": "modified",
      "additions": 1,
      "deletions": 69,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,72 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP0 control register move instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 40c00000 \tctc0\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 40c00800 \tctc0\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 40c01000 \tctc0\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 40c01800 \tctc0\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 40c02000 \tctc0\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 40c02800 \tctc0\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 40c03000 \tctc0\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 40c03800 \tctc0\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 40c04000 \tctc0\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 40c04800 \tctc0\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 40c05000 \tctc0\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 40c05800 \tctc0\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 40c06000 \tctc0\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 40c06800 \tctc0\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 40c07000 \tctc0\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 40c07800 \tctc0\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 40c08000 \tctc0\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 40c08800 \tctc0\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 40c09000 \tctc0\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 40c09800 \tctc0\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 40c0a000 \tctc0\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 40c0a800 \tctc0\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 40c0b000 \tctc0\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 40c0b800 \tctc0\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 40c0c000 \tctc0\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 40c0c800 \tctc0\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 40c0d000 \tctc0\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 40c0d800 \tctc0\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 40c0e000 \tctc0\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 40c0e800 \tctc0\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 40c0f000 \tctc0\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 40c0f800 \tctc0\tzero,\\$31\n-[0-9a-f]+ <[^>]*> 40400000 \tcfc0\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 40400800 \tcfc0\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 40401000 \tcfc0\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 40401800 \tcfc0\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 40402000 \tcfc0\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 40402800 \tcfc0\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 40403000 \tcfc0\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 40403800 \tcfc0\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 40404000 \tcfc0\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 40404800 \tcfc0\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 40405000 \tcfc0\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 40405800 \tcfc0\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 40406000 \tcfc0\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 40406800 \tcfc0\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 40407000 \tcfc0\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 40407800 \tcfc0\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 40408000 \tcfc0\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 40408800 \tcfc0\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 40409000 \tcfc0\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 40409800 \tcfc0\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 4040a000 \tcfc0\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 4040a800 \tcfc0\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 4040b000 \tcfc0\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 4040b800 \tcfc0\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 4040c000 \tcfc0\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 4040c800 \tcfc0\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 4040d000 \tcfc0\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 4040d800 \tcfc0\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 4040e000 \tcfc0\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 4040e800 \tcfc0\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 4040f000 \tcfc0\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 4040f800 \tcfc0\tzero,\\$31\n-\t\\.\\.\\.\n+#error_output: cp0c.l"
    },
    {
      "sha": "ef3829a14a4f4b6634b5a96eac3faa0460fa2451",
      "filename": "gas/testsuite/gas/mips/cp0c.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0c.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0c.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0c.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$0'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$1'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$2'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$3'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$4'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$5'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$6'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$7'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$8'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$9'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$10'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$11'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$12'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$13'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$14'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$15'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$16'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$17'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$18'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$19'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$20'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$21'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$22'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$23'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$24'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$25'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$26'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$27'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$28'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$29'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$30'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `ctc0 \\$0,\\$31'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$0'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$1'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$2'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$3'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$4'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$5'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$6'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$7'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$8'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$9'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$10'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$11'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$12'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$13'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$14'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$15'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$16'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$17'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$18'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$19'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$20'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$21'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$22'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$23'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$24'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$25'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$26'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$27'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$28'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$29'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$30'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `cfc0 \\$0,\\$31'"
    },
    {
      "sha": "12378ff03a82bdba640761bfdcb200f4a0d848b2",
      "filename": "gas/testsuite/gas/mips/cp0m.d",
      "status": "modified",
      "additions": 1,
      "deletions": 69,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,72 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP0 memory access instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> c0000000 \tlwc0\tc0_index,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0010000 \tlwc0\tc0_random,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0020000 \tlwc0\tc0_entrylo,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0030000 \tlwc0\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0040000 \tlwc0\tc0_context,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0050000 \tlwc0\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0060000 \tlwc0\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0070000 \tlwc0\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0080000 \tlwc0\tc0_badvaddr,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0090000 \tlwc0\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00a0000 \tlwc0\tc0_entryhi,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00b0000 \tlwc0\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00c0000 \tlwc0\tc0_sr,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00d0000 \tlwc0\tc0_cause,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00e0000 \tlwc0\tc0_epc,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c00f0000 \tlwc0\tc0_prid,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0100000 \tlwc0\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0110000 \tlwc0\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0120000 \tlwc0\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0130000 \tlwc0\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0140000 \tlwc0\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0150000 \tlwc0\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0160000 \tlwc0\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0170000 \tlwc0\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0180000 \tlwc0\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c0190000 \tlwc0\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01a0000 \tlwc0\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01b0000 \tlwc0\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01c0000 \tlwc0\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01d0000 \tlwc0\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01e0000 \tlwc0\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> c01f0000 \tlwc0\t\\$31,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0000000 \tswc0\tc0_index,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0010000 \tswc0\tc0_random,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0020000 \tswc0\tc0_entrylo,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0030000 \tswc0\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0040000 \tswc0\tc0_context,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0050000 \tswc0\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0060000 \tswc0\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0070000 \tswc0\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0080000 \tswc0\tc0_badvaddr,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0090000 \tswc0\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00a0000 \tswc0\tc0_entryhi,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00b0000 \tswc0\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00c0000 \tswc0\tc0_sr,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00d0000 \tswc0\tc0_cause,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00e0000 \tswc0\tc0_epc,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e00f0000 \tswc0\tc0_prid,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0100000 \tswc0\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0110000 \tswc0\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0120000 \tswc0\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0130000 \tswc0\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0140000 \tswc0\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0150000 \tswc0\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0160000 \tswc0\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0170000 \tswc0\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0180000 \tswc0\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e0190000 \tswc0\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01a0000 \tswc0\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01b0000 \tswc0\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01c0000 \tswc0\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01d0000 \tswc0\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01e0000 \tswc0\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> e01f0000 \tswc0\t\\$31,0\\(zero\\)\n-\t\\.\\.\\.\n+#error_output: cp0m.l"
    },
    {
      "sha": "a87bead585f87dd271c79142f01fbd08cbbb01c9",
      "filename": "gas/testsuite/gas/mips/cp0m.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0m.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp0m.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp0m.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$0,0\\(\\$0\\)'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$1,0\\(\\$0\\)'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$2,0\\(\\$0\\)'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$3,0\\(\\$0\\)'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$4,0\\(\\$0\\)'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$5,0\\(\\$0\\)'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$6,0\\(\\$0\\)'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$7,0\\(\\$0\\)'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$8,0\\(\\$0\\)'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$9,0\\(\\$0\\)'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$10,0\\(\\$0\\)'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$11,0\\(\\$0\\)'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$12,0\\(\\$0\\)'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$13,0\\(\\$0\\)'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$14,0\\(\\$0\\)'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$15,0\\(\\$0\\)'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$16,0\\(\\$0\\)'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$17,0\\(\\$0\\)'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$18,0\\(\\$0\\)'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$19,0\\(\\$0\\)'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$20,0\\(\\$0\\)'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$21,0\\(\\$0\\)'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$22,0\\(\\$0\\)'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$23,0\\(\\$0\\)'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$24,0\\(\\$0\\)'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$25,0\\(\\$0\\)'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$26,0\\(\\$0\\)'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$27,0\\(\\$0\\)'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$28,0\\(\\$0\\)'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$29,0\\(\\$0\\)'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$30,0\\(\\$0\\)'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `lwc0 \\$31,0\\(\\$0\\)'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$0,0\\(\\$0\\)'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$1,0\\(\\$0\\)'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$2,0\\(\\$0\\)'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$3,0\\(\\$0\\)'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$4,0\\(\\$0\\)'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$5,0\\(\\$0\\)'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$6,0\\(\\$0\\)'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$7,0\\(\\$0\\)'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$8,0\\(\\$0\\)'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$9,0\\(\\$0\\)'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$10,0\\(\\$0\\)'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$11,0\\(\\$0\\)'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$12,0\\(\\$0\\)'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$13,0\\(\\$0\\)'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$14,0\\(\\$0\\)'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$15,0\\(\\$0\\)'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$16,0\\(\\$0\\)'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$17,0\\(\\$0\\)'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$18,0\\(\\$0\\)'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$19,0\\(\\$0\\)'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$20,0\\(\\$0\\)'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$21,0\\(\\$0\\)'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$22,0\\(\\$0\\)'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$23,0\\(\\$0\\)'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$24,0\\(\\$0\\)'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$25,0\\(\\$0\\)'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$26,0\\(\\$0\\)'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$27,0\\(\\$0\\)'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$28,0\\(\\$0\\)'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$29,0\\(\\$0\\)'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$30,0\\(\\$0\\)'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `swc0 \\$31,0\\(\\$0\\)'"
    },
    {
      "sha": "3759fc4a46a6fdb7d8581299b1638951b1d1b09e",
      "filename": "gas/testsuite/gas/mips/cp2-64.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2-64.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2-64.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2-64.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$0'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$1'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$2'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$3'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$4'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$5'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$6'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$7'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$8'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$9'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$10'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$11'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$12'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$13'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$14'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$15'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$16'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$17'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$18'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$19'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$20'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$21'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$22'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$23'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$24'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$25'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$26'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$27'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$28'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$29'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$30'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `dmtc2 \\$0,\\$31'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$0'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$1'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$2'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$3'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$4'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$5'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$6'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$7'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$8'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$9'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$10'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$11'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$12'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$13'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$14'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$15'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$16'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$17'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$18'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$19'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$20'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$21'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$22'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$23'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$24'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$25'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$26'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$27'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$28'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$29'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$30'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `dmfc2 \\$0,\\$31'"
    },
    {
      "sha": "92a62d7aa6ec5ae66e26575993d88462958d485c",
      "filename": "gas/testsuite/gas/mips/cp2.l",
      "status": "added",
      "additions": 129,
      "deletions": 0,
      "changes": 129,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,129 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$0'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$1'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$2'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$3'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$4'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$5'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$6'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$7'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$8'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$9'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$10'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$11'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$12'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$13'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$14'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$15'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$16'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$17'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$18'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$19'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$20'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$21'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$22'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$23'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$24'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$25'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$26'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$27'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$28'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$29'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$30'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `mtc2 \\$0,\\$31'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$0'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$1'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$2'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$3'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$4'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$5'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$6'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$7'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$8'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$9'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$10'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$11'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$12'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$13'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$14'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$15'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$16'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$17'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$18'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$19'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$20'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$21'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$22'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$23'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$24'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$25'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$26'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$27'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$28'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$29'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$30'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `mfc2 \\$0,\\$31'\n+.*:70: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$0'\n+.*:71: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$1'\n+.*:72: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$2'\n+.*:73: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$3'\n+.*:74: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$4'\n+.*:75: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$5'\n+.*:76: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$6'\n+.*:77: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$7'\n+.*:78: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$8'\n+.*:79: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$9'\n+.*:80: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$10'\n+.*:81: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$11'\n+.*:82: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$12'\n+.*:83: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$13'\n+.*:84: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$14'\n+.*:85: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$15'\n+.*:86: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$16'\n+.*:87: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$17'\n+.*:88: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$18'\n+.*:89: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$19'\n+.*:90: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$20'\n+.*:91: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$21'\n+.*:92: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$22'\n+.*:93: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$23'\n+.*:94: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$24'\n+.*:95: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$25'\n+.*:96: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$26'\n+.*:97: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$27'\n+.*:98: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$28'\n+.*:99: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$29'\n+.*:100: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$30'\n+.*:101: Error: opcode not supported on this processor: .* \\(.*\\) `ctc2 \\$0,\\$31'\n+.*:103: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$0'\n+.*:104: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$1'\n+.*:105: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$2'\n+.*:106: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$3'\n+.*:107: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$4'\n+.*:108: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$5'\n+.*:109: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$6'\n+.*:110: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$7'\n+.*:111: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$8'\n+.*:112: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$9'\n+.*:113: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$10'\n+.*:114: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$11'\n+.*:115: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$12'\n+.*:116: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$13'\n+.*:117: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$14'\n+.*:118: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$15'\n+.*:119: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$16'\n+.*:120: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$17'\n+.*:121: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$18'\n+.*:122: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$19'\n+.*:123: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$20'\n+.*:124: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$21'\n+.*:125: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$22'\n+.*:126: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$23'\n+.*:127: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$24'\n+.*:128: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$25'\n+.*:129: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$26'\n+.*:130: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$27'\n+.*:131: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$28'\n+.*:132: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$29'\n+.*:133: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$30'\n+.*:134: Error: opcode not supported on this processor: .* \\(.*\\) `cfc2 \\$0,\\$31'"
    },
    {
      "sha": "b534b64668c7c8371f1c7780967ad0d5c16bde96",
      "filename": "gas/testsuite/gas/mips/cp2b.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2b.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2b.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2b.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc2f 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc2t 0f'"
    },
    {
      "sha": "25f5250f36fc1b5462da2086ee946d07af6cd9e7",
      "filename": "gas/testsuite/gas/mips/cp2bl.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2bl.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2bl.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2bl.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc2fl 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc2tl 0f'"
    },
    {
      "sha": "3f2a2ef0cb987329ee978c379b2e82d87ec2ff3e",
      "filename": "gas/testsuite/gas/mips/cp2d.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2d.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2d.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2d.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:3: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$0,0\\(\\$0\\)'\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$1,0\\(\\$0\\)'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$2,0\\(\\$0\\)'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$3,0\\(\\$0\\)'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$4,0\\(\\$0\\)'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$5,0\\(\\$0\\)'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$6,0\\(\\$0\\)'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$7,0\\(\\$0\\)'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$8,0\\(\\$0\\)'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$9,0\\(\\$0\\)'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$10,0\\(\\$0\\)'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$11,0\\(\\$0\\)'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$12,0\\(\\$0\\)'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$13,0\\(\\$0\\)'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$14,0\\(\\$0\\)'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$15,0\\(\\$0\\)'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$16,0\\(\\$0\\)'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$17,0\\(\\$0\\)'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$18,0\\(\\$0\\)'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$19,0\\(\\$0\\)'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$20,0\\(\\$0\\)'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$21,0\\(\\$0\\)'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$22,0\\(\\$0\\)'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$23,0\\(\\$0\\)'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$24,0\\(\\$0\\)'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$25,0\\(\\$0\\)'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$26,0\\(\\$0\\)'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$27,0\\(\\$0\\)'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$28,0\\(\\$0\\)'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$29,0\\(\\$0\\)'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$30,0\\(\\$0\\)'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `ldc2 \\$31,0\\(\\$0\\)'\n+.*:36: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$0,0\\(\\$0\\)'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$1,0\\(\\$0\\)'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$2,0\\(\\$0\\)'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$3,0\\(\\$0\\)'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$4,0\\(\\$0\\)'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$5,0\\(\\$0\\)'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$6,0\\(\\$0\\)'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$7,0\\(\\$0\\)'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$8,0\\(\\$0\\)'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$9,0\\(\\$0\\)'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$10,0\\(\\$0\\)'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$11,0\\(\\$0\\)'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$12,0\\(\\$0\\)'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$13,0\\(\\$0\\)'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$14,0\\(\\$0\\)'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$15,0\\(\\$0\\)'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$16,0\\(\\$0\\)'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$17,0\\(\\$0\\)'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$18,0\\(\\$0\\)'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$19,0\\(\\$0\\)'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$20,0\\(\\$0\\)'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$21,0\\(\\$0\\)'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$22,0\\(\\$0\\)'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$23,0\\(\\$0\\)'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$24,0\\(\\$0\\)'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$25,0\\(\\$0\\)'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$26,0\\(\\$0\\)'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$27,0\\(\\$0\\)'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$28,0\\(\\$0\\)'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$29,0\\(\\$0\\)'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$30,0\\(\\$0\\)'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `sdc2 \\$31,0\\(\\$0\\)'"
    },
    {
      "sha": "70672da971eed3ef87df386cc241866f415b67b8",
      "filename": "gas/testsuite/gas/mips/cp2m.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2m.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp2m.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp2m.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$0,0\\(\\$0\\)'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$1,0\\(\\$0\\)'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$2,0\\(\\$0\\)'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$3,0\\(\\$0\\)'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$4,0\\(\\$0\\)'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$5,0\\(\\$0\\)'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$6,0\\(\\$0\\)'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$7,0\\(\\$0\\)'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$8,0\\(\\$0\\)'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$9,0\\(\\$0\\)'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$10,0\\(\\$0\\)'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$11,0\\(\\$0\\)'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$12,0\\(\\$0\\)'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$13,0\\(\\$0\\)'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$14,0\\(\\$0\\)'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$15,0\\(\\$0\\)'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$16,0\\(\\$0\\)'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$17,0\\(\\$0\\)'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$18,0\\(\\$0\\)'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$19,0\\(\\$0\\)'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$20,0\\(\\$0\\)'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$21,0\\(\\$0\\)'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$22,0\\(\\$0\\)'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$23,0\\(\\$0\\)'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$24,0\\(\\$0\\)'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$25,0\\(\\$0\\)'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$26,0\\(\\$0\\)'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$27,0\\(\\$0\\)'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$28,0\\(\\$0\\)'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$29,0\\(\\$0\\)'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$30,0\\(\\$0\\)'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `lwc2 \\$31,0\\(\\$0\\)'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$0,0\\(\\$0\\)'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$1,0\\(\\$0\\)'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$2,0\\(\\$0\\)'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$3,0\\(\\$0\\)'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$4,0\\(\\$0\\)'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$5,0\\(\\$0\\)'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$6,0\\(\\$0\\)'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$7,0\\(\\$0\\)'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$8,0\\(\\$0\\)'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$9,0\\(\\$0\\)'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$10,0\\(\\$0\\)'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$11,0\\(\\$0\\)'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$12,0\\(\\$0\\)'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$13,0\\(\\$0\\)'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$14,0\\(\\$0\\)'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$15,0\\(\\$0\\)'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$16,0\\(\\$0\\)'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$17,0\\(\\$0\\)'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$18,0\\(\\$0\\)'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$19,0\\(\\$0\\)'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$20,0\\(\\$0\\)'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$21,0\\(\\$0\\)'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$22,0\\(\\$0\\)'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$23,0\\(\\$0\\)'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$24,0\\(\\$0\\)'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$25,0\\(\\$0\\)'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$26,0\\(\\$0\\)'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$27,0\\(\\$0\\)'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$28,0\\(\\$0\\)'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$29,0\\(\\$0\\)'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$30,0\\(\\$0\\)'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `swc2 \\$31,0\\(\\$0\\)'"
    },
    {
      "sha": "522f52b9f45573984dfdb8d45cf52a85a1ad9a0e",
      "filename": "gas/testsuite/gas/mips/cp3.d",
      "status": "modified",
      "additions": 1,
      "deletions": 133,
      "changes": 134,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,136 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP3 register move instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 4c800000 \tmtc3\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 4c800800 \tmtc3\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 4c801000 \tmtc3\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 4c801800 \tmtc3\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 4c802000 \tmtc3\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 4c802800 \tmtc3\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 4c803000 \tmtc3\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 4c803800 \tmtc3\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 4c804000 \tmtc3\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 4c804800 \tmtc3\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 4c805000 \tmtc3\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 4c805800 \tmtc3\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 4c806000 \tmtc3\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 4c806800 \tmtc3\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 4c807000 \tmtc3\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 4c807800 \tmtc3\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 4c808000 \tmtc3\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 4c808800 \tmtc3\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 4c809000 \tmtc3\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 4c809800 \tmtc3\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 4c80a000 \tmtc3\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 4c80a800 \tmtc3\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 4c80b000 \tmtc3\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 4c80b800 \tmtc3\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 4c80c000 \tmtc3\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 4c80c800 \tmtc3\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 4c80d000 \tmtc3\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 4c80d800 \tmtc3\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 4c80e000 \tmtc3\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 4c80e800 \tmtc3\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 4c80f000 \tmtc3\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 4c80f800 \tmtc3\tzero,\\$31\n-[0-9a-f]+ <[^>]*> 4c000000 \tmfc3\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 4c000800 \tmfc3\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 4c001000 \tmfc3\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 4c001800 \tmfc3\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 4c002000 \tmfc3\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 4c002800 \tmfc3\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 4c003000 \tmfc3\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 4c003800 \tmfc3\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 4c004000 \tmfc3\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 4c004800 \tmfc3\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 4c005000 \tmfc3\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 4c005800 \tmfc3\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 4c006000 \tmfc3\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 4c006800 \tmfc3\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 4c007000 \tmfc3\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 4c007800 \tmfc3\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 4c008000 \tmfc3\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 4c008800 \tmfc3\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 4c009000 \tmfc3\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 4c009800 \tmfc3\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 4c00a000 \tmfc3\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 4c00a800 \tmfc3\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 4c00b000 \tmfc3\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 4c00b800 \tmfc3\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 4c00c000 \tmfc3\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 4c00c800 \tmfc3\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 4c00d000 \tmfc3\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 4c00d800 \tmfc3\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 4c00e000 \tmfc3\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 4c00e800 \tmfc3\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 4c00f000 \tmfc3\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 4c00f800 \tmfc3\tzero,\\$31\n-[0-9a-f]+ <[^>]*> 4cc00000 \tctc3\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 4cc00800 \tctc3\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 4cc01000 \tctc3\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 4cc01800 \tctc3\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 4cc02000 \tctc3\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 4cc02800 \tctc3\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 4cc03000 \tctc3\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 4cc03800 \tctc3\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 4cc04000 \tctc3\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 4cc04800 \tctc3\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 4cc05000 \tctc3\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 4cc05800 \tctc3\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 4cc06000 \tctc3\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 4cc06800 \tctc3\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 4cc07000 \tctc3\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 4cc07800 \tctc3\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 4cc08000 \tctc3\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 4cc08800 \tctc3\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 4cc09000 \tctc3\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 4cc09800 \tctc3\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 4cc0a000 \tctc3\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 4cc0a800 \tctc3\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 4cc0b000 \tctc3\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 4cc0b800 \tctc3\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 4cc0c000 \tctc3\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 4cc0c800 \tctc3\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 4cc0d000 \tctc3\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 4cc0d800 \tctc3\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 4cc0e000 \tctc3\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 4cc0e800 \tctc3\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 4cc0f000 \tctc3\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 4cc0f800 \tctc3\tzero,\\$31\n-[0-9a-f]+ <[^>]*> 4c400000 \tcfc3\tzero,\\$0\n-[0-9a-f]+ <[^>]*> 4c400800 \tcfc3\tzero,\\$1\n-[0-9a-f]+ <[^>]*> 4c401000 \tcfc3\tzero,\\$2\n-[0-9a-f]+ <[^>]*> 4c401800 \tcfc3\tzero,\\$3\n-[0-9a-f]+ <[^>]*> 4c402000 \tcfc3\tzero,\\$4\n-[0-9a-f]+ <[^>]*> 4c402800 \tcfc3\tzero,\\$5\n-[0-9a-f]+ <[^>]*> 4c403000 \tcfc3\tzero,\\$6\n-[0-9a-f]+ <[^>]*> 4c403800 \tcfc3\tzero,\\$7\n-[0-9a-f]+ <[^>]*> 4c404000 \tcfc3\tzero,\\$8\n-[0-9a-f]+ <[^>]*> 4c404800 \tcfc3\tzero,\\$9\n-[0-9a-f]+ <[^>]*> 4c405000 \tcfc3\tzero,\\$10\n-[0-9a-f]+ <[^>]*> 4c405800 \tcfc3\tzero,\\$11\n-[0-9a-f]+ <[^>]*> 4c406000 \tcfc3\tzero,\\$12\n-[0-9a-f]+ <[^>]*> 4c406800 \tcfc3\tzero,\\$13\n-[0-9a-f]+ <[^>]*> 4c407000 \tcfc3\tzero,\\$14\n-[0-9a-f]+ <[^>]*> 4c407800 \tcfc3\tzero,\\$15\n-[0-9a-f]+ <[^>]*> 4c408000 \tcfc3\tzero,\\$16\n-[0-9a-f]+ <[^>]*> 4c408800 \tcfc3\tzero,\\$17\n-[0-9a-f]+ <[^>]*> 4c409000 \tcfc3\tzero,\\$18\n-[0-9a-f]+ <[^>]*> 4c409800 \tcfc3\tzero,\\$19\n-[0-9a-f]+ <[^>]*> 4c40a000 \tcfc3\tzero,\\$20\n-[0-9a-f]+ <[^>]*> 4c40a800 \tcfc3\tzero,\\$21\n-[0-9a-f]+ <[^>]*> 4c40b000 \tcfc3\tzero,\\$22\n-[0-9a-f]+ <[^>]*> 4c40b800 \tcfc3\tzero,\\$23\n-[0-9a-f]+ <[^>]*> 4c40c000 \tcfc3\tzero,\\$24\n-[0-9a-f]+ <[^>]*> 4c40c800 \tcfc3\tzero,\\$25\n-[0-9a-f]+ <[^>]*> 4c40d000 \tcfc3\tzero,\\$26\n-[0-9a-f]+ <[^>]*> 4c40d800 \tcfc3\tzero,\\$27\n-[0-9a-f]+ <[^>]*> 4c40e000 \tcfc3\tzero,\\$28\n-[0-9a-f]+ <[^>]*> 4c40e800 \tcfc3\tzero,\\$29\n-[0-9a-f]+ <[^>]*> 4c40f000 \tcfc3\tzero,\\$30\n-[0-9a-f]+ <[^>]*> 4c40f800 \tcfc3\tzero,\\$31\n-\t\\.\\.\\.\n+#error_output: cp3.l"
    },
    {
      "sha": "b4bfc295025830df6942d3e0f984b77ccac7ea0b",
      "filename": "gas/testsuite/gas/mips/cp3.l",
      "status": "added",
      "additions": 129,
      "deletions": 0,
      "changes": 129,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,129 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$0'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$1'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$2'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$3'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$4'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$5'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$6'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$7'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$8'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$9'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$10'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$11'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$12'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$13'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$14'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$15'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$16'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$17'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$18'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$19'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$20'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$21'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$22'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$23'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$24'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$25'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$26'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$27'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$28'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$29'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$30'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `mtc3 \\$0,\\$31'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$0'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$1'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$2'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$3'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$4'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$5'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$6'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$7'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$8'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$9'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$10'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$11'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$12'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$13'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$14'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$15'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$16'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$17'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$18'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$19'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$20'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$21'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$22'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$23'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$24'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$25'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$26'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$27'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$28'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$29'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$30'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `mfc3 \\$0,\\$31'\n+.*:70: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$0'\n+.*:71: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$1'\n+.*:72: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$2'\n+.*:73: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$3'\n+.*:74: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$4'\n+.*:75: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$5'\n+.*:76: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$6'\n+.*:77: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$7'\n+.*:78: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$8'\n+.*:79: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$9'\n+.*:80: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$10'\n+.*:81: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$11'\n+.*:82: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$12'\n+.*:83: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$13'\n+.*:84: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$14'\n+.*:85: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$15'\n+.*:86: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$16'\n+.*:87: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$17'\n+.*:88: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$18'\n+.*:89: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$19'\n+.*:90: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$20'\n+.*:91: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$21'\n+.*:92: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$22'\n+.*:93: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$23'\n+.*:94: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$24'\n+.*:95: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$25'\n+.*:96: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$26'\n+.*:97: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$27'\n+.*:98: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$28'\n+.*:99: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$29'\n+.*:100: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$30'\n+.*:101: Error: opcode not supported on this processor: .* \\(.*\\) `ctc3 \\$0,\\$31'\n+.*:103: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$0'\n+.*:104: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$1'\n+.*:105: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$2'\n+.*:106: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$3'\n+.*:107: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$4'\n+.*:108: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$5'\n+.*:109: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$6'\n+.*:110: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$7'\n+.*:111: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$8'\n+.*:112: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$9'\n+.*:113: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$10'\n+.*:114: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$11'\n+.*:115: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$12'\n+.*:116: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$13'\n+.*:117: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$14'\n+.*:118: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$15'\n+.*:119: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$16'\n+.*:120: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$17'\n+.*:121: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$18'\n+.*:122: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$19'\n+.*:123: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$20'\n+.*:124: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$21'\n+.*:125: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$22'\n+.*:126: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$23'\n+.*:127: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$24'\n+.*:128: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$25'\n+.*:129: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$26'\n+.*:130: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$27'\n+.*:131: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$28'\n+.*:132: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$29'\n+.*:133: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$30'\n+.*:134: Error: opcode not supported on this processor: .* \\(.*\\) `cfc3 \\$0,\\$31'"
    },
    {
      "sha": "1fa1e1492fcbb4e7306a65f12c5fd596bcf43234",
      "filename": "gas/testsuite/gas/mips/cp3b.d",
      "status": "modified",
      "additions": 1,
      "deletions": 9,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,12 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP3 branch instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 4d000001 \tbc3f\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-[0-9a-f]+ <[^>]*> 4d010001 \tbc3t\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-\t\\.\\.\\.\n+#error_output: cp3b.l"
    },
    {
      "sha": "66b03a22e0debe0948f8698c963710841557f846",
      "filename": "gas/testsuite/gas/mips/cp3b.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3b.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3b.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3b.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc3f 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc3t 0f'"
    },
    {
      "sha": "2c22113713cba2d69602ec74547e44ddd89f08a9",
      "filename": "gas/testsuite/gas/mips/cp3bl.d",
      "status": "modified",
      "additions": 1,
      "deletions": 9,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,12 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP3 branch likely instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> 4d020001 \tbc3fl\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-[0-9a-f]+ <[^>]*> 4d030001 \tbc3tl\t[0-9a-f]+ <[^>]*>\n-[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n-\t\\.\\.\\.\n+#error_output: cp3bl.l"
    },
    {
      "sha": "aa7ac68c486892f5f50500b5ff719480b54b077c",
      "filename": "gas/testsuite/gas/mips/cp3bl.l",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3bl.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3bl.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3bl.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,3 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `bc3fl 0f'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `bc3tl 0f'"
    },
    {
      "sha": "5a8d039895908dc481acfeb4b74a1f285c1a2928",
      "filename": "gas/testsuite/gas/mips/cp3d.d",
      "status": "modified",
      "additions": 1,
      "deletions": 69,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,72 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP3 doubleword memory access instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> dc000000 \tldc3\t\\$0,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc010000 \tldc3\t\\$1,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc020000 \tldc3\t\\$2,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc030000 \tldc3\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc040000 \tldc3\t\\$4,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc050000 \tldc3\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc060000 \tldc3\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc070000 \tldc3\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc080000 \tldc3\t\\$8,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc090000 \tldc3\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0a0000 \tldc3\t\\$10,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0b0000 \tldc3\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0c0000 \tldc3\t\\$12,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0d0000 \tldc3\t\\$13,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0e0000 \tldc3\t\\$14,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc0f0000 \tldc3\t\\$15,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc100000 \tldc3\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc110000 \tldc3\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc120000 \tldc3\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc130000 \tldc3\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc140000 \tldc3\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc150000 \tldc3\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc160000 \tldc3\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc170000 \tldc3\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc180000 \tldc3\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc190000 \tldc3\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1a0000 \tldc3\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1b0000 \tldc3\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1c0000 \tldc3\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1d0000 \tldc3\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1e0000 \tldc3\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> dc1f0000 \tldc3\t\\$31,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc000000 \tsdc3\t\\$0,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc010000 \tsdc3\t\\$1,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc020000 \tsdc3\t\\$2,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc030000 \tsdc3\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc040000 \tsdc3\t\\$4,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc050000 \tsdc3\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc060000 \tsdc3\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc070000 \tsdc3\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc080000 \tsdc3\t\\$8,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc090000 \tsdc3\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0a0000 \tsdc3\t\\$10,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0b0000 \tsdc3\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0c0000 \tsdc3\t\\$12,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0d0000 \tsdc3\t\\$13,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0e0000 \tsdc3\t\\$14,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc0f0000 \tsdc3\t\\$15,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc100000 \tsdc3\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc110000 \tsdc3\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc120000 \tsdc3\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc130000 \tsdc3\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc140000 \tsdc3\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc150000 \tsdc3\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc160000 \tsdc3\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc170000 \tsdc3\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc180000 \tsdc3\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc190000 \tsdc3\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1a0000 \tsdc3\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1b0000 \tsdc3\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1c0000 \tsdc3\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1d0000 \tsdc3\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1e0000 \tsdc3\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> fc1f0000 \tsdc3\t\\$31,0\\(zero\\)\n-\t\\.\\.\\.\n+#error_output: cp3d.l"
    },
    {
      "sha": "f5bd9b6fa91c2de98324775ca4baa1c2998eeca5",
      "filename": "gas/testsuite/gas/mips/cp3d.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3d.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3d.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3d.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$0,0\\(\\$0\\)'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$1,0\\(\\$0\\)'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$2,0\\(\\$0\\)'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$3,0\\(\\$0\\)'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$4,0\\(\\$0\\)'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$5,0\\(\\$0\\)'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$6,0\\(\\$0\\)'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$7,0\\(\\$0\\)'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$8,0\\(\\$0\\)'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$9,0\\(\\$0\\)'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$10,0\\(\\$0\\)'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$11,0\\(\\$0\\)'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$12,0\\(\\$0\\)'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$13,0\\(\\$0\\)'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$14,0\\(\\$0\\)'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$15,0\\(\\$0\\)'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$16,0\\(\\$0\\)'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$17,0\\(\\$0\\)'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$18,0\\(\\$0\\)'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$19,0\\(\\$0\\)'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$20,0\\(\\$0\\)'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$21,0\\(\\$0\\)'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$22,0\\(\\$0\\)'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$23,0\\(\\$0\\)'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$24,0\\(\\$0\\)'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$25,0\\(\\$0\\)'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$26,0\\(\\$0\\)'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$27,0\\(\\$0\\)'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$28,0\\(\\$0\\)'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$29,0\\(\\$0\\)'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$30,0\\(\\$0\\)'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `ldc3 \\$31,0\\(\\$0\\)'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$0,0\\(\\$0\\)'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$1,0\\(\\$0\\)'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$2,0\\(\\$0\\)'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$3,0\\(\\$0\\)'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$4,0\\(\\$0\\)'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$5,0\\(\\$0\\)'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$6,0\\(\\$0\\)'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$7,0\\(\\$0\\)'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$8,0\\(\\$0\\)'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$9,0\\(\\$0\\)'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$10,0\\(\\$0\\)'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$11,0\\(\\$0\\)'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$12,0\\(\\$0\\)'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$13,0\\(\\$0\\)'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$14,0\\(\\$0\\)'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$15,0\\(\\$0\\)'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$16,0\\(\\$0\\)'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$17,0\\(\\$0\\)'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$18,0\\(\\$0\\)'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$19,0\\(\\$0\\)'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$20,0\\(\\$0\\)'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$21,0\\(\\$0\\)'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$22,0\\(\\$0\\)'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$23,0\\(\\$0\\)'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$24,0\\(\\$0\\)'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$25,0\\(\\$0\\)'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$26,0\\(\\$0\\)'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$27,0\\(\\$0\\)'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$28,0\\(\\$0\\)'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$29,0\\(\\$0\\)'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$30,0\\(\\$0\\)'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `sdc3 \\$31,0\\(\\$0\\)'"
    },
    {
      "sha": "6642ad49d3622147e80ebb2cbe0f13c0c8e6e9b6",
      "filename": "gas/testsuite/gas/mips/cp3m.d",
      "status": "modified",
      "additions": 1,
      "deletions": 69,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1,72 +1,4 @@\n #objdump: -d --prefix-addresses --show-raw-insn\n #name: MIPS CP3 memory access instructions\n #as: -32\n-\n-.*: +file format .*mips.*\n-\n-Disassembly of section \\.text:\n-[0-9a-f]+ <[^>]*> cc000000 \tlwc3\t\\$0,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc010000 \tlwc3\t\\$1,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc020000 \tlwc3\t\\$2,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc030000 \tlwc3\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc040000 \tlwc3\t\\$4,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc050000 \tlwc3\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc060000 \tlwc3\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc070000 \tlwc3\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc080000 \tlwc3\t\\$8,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc090000 \tlwc3\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0a0000 \tlwc3\t\\$10,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0b0000 \tlwc3\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0c0000 \tlwc3\t\\$12,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0d0000 \tlwc3\t\\$13,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0e0000 \tlwc3\t\\$14,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc0f0000 \tlwc3\t\\$15,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc100000 \tlwc3\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc110000 \tlwc3\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc120000 \tlwc3\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc130000 \tlwc3\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc140000 \tlwc3\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc150000 \tlwc3\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc160000 \tlwc3\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc170000 \tlwc3\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc180000 \tlwc3\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc190000 \tlwc3\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1a0000 \tlwc3\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1b0000 \tlwc3\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1c0000 \tlwc3\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1d0000 \tlwc3\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1e0000 \tlwc3\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> cc1f0000 \tlwc3\t\\$31,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec000000 \tswc3\t\\$0,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec010000 \tswc3\t\\$1,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec020000 \tswc3\t\\$2,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec030000 \tswc3\t\\$3,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec040000 \tswc3\t\\$4,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec050000 \tswc3\t\\$5,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec060000 \tswc3\t\\$6,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec070000 \tswc3\t\\$7,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec080000 \tswc3\t\\$8,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec090000 \tswc3\t\\$9,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0a0000 \tswc3\t\\$10,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0b0000 \tswc3\t\\$11,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0c0000 \tswc3\t\\$12,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0d0000 \tswc3\t\\$13,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0e0000 \tswc3\t\\$14,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec0f0000 \tswc3\t\\$15,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec100000 \tswc3\t\\$16,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec110000 \tswc3\t\\$17,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec120000 \tswc3\t\\$18,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec130000 \tswc3\t\\$19,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec140000 \tswc3\t\\$20,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec150000 \tswc3\t\\$21,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec160000 \tswc3\t\\$22,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec170000 \tswc3\t\\$23,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec180000 \tswc3\t\\$24,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec190000 \tswc3\t\\$25,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1a0000 \tswc3\t\\$26,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1b0000 \tswc3\t\\$27,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1c0000 \tswc3\t\\$28,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1d0000 \tswc3\t\\$29,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1e0000 \tswc3\t\\$30,0\\(zero\\)\n-[0-9a-f]+ <[^>]*> ec1f0000 \tswc3\t\\$31,0\\(zero\\)\n-\t\\.\\.\\.\n+#error_output: cp3m.l"
    },
    {
      "sha": "977b51fee31aea7bc5acab38a8f9a8299b657b1e",
      "filename": "gas/testsuite/gas/mips/cp3m.l",
      "status": "added",
      "additions": 65,
      "deletions": 0,
      "changes": 65,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3m.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/cp3m.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp3m.l?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,65 @@\n+.*: Assembler messages:\n+.*:4: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$0,0\\(\\$0\\)'\n+.*:5: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$1,0\\(\\$0\\)'\n+.*:6: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$2,0\\(\\$0\\)'\n+.*:7: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$3,0\\(\\$0\\)'\n+.*:8: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$4,0\\(\\$0\\)'\n+.*:9: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$5,0\\(\\$0\\)'\n+.*:10: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$6,0\\(\\$0\\)'\n+.*:11: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$7,0\\(\\$0\\)'\n+.*:12: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$8,0\\(\\$0\\)'\n+.*:13: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$9,0\\(\\$0\\)'\n+.*:14: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$10,0\\(\\$0\\)'\n+.*:15: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$11,0\\(\\$0\\)'\n+.*:16: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$12,0\\(\\$0\\)'\n+.*:17: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$13,0\\(\\$0\\)'\n+.*:18: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$14,0\\(\\$0\\)'\n+.*:19: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$15,0\\(\\$0\\)'\n+.*:20: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$16,0\\(\\$0\\)'\n+.*:21: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$17,0\\(\\$0\\)'\n+.*:22: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$18,0\\(\\$0\\)'\n+.*:23: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$19,0\\(\\$0\\)'\n+.*:24: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$20,0\\(\\$0\\)'\n+.*:25: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$21,0\\(\\$0\\)'\n+.*:26: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$22,0\\(\\$0\\)'\n+.*:27: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$23,0\\(\\$0\\)'\n+.*:28: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$24,0\\(\\$0\\)'\n+.*:29: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$25,0\\(\\$0\\)'\n+.*:30: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$26,0\\(\\$0\\)'\n+.*:31: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$27,0\\(\\$0\\)'\n+.*:32: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$28,0\\(\\$0\\)'\n+.*:33: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$29,0\\(\\$0\\)'\n+.*:34: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$30,0\\(\\$0\\)'\n+.*:35: Error: opcode not supported on this processor: .* \\(.*\\) `lwc3 \\$31,0\\(\\$0\\)'\n+.*:37: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$0,0\\(\\$0\\)'\n+.*:38: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$1,0\\(\\$0\\)'\n+.*:39: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$2,0\\(\\$0\\)'\n+.*:40: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$3,0\\(\\$0\\)'\n+.*:41: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$4,0\\(\\$0\\)'\n+.*:42: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$5,0\\(\\$0\\)'\n+.*:43: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$6,0\\(\\$0\\)'\n+.*:44: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$7,0\\(\\$0\\)'\n+.*:45: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$8,0\\(\\$0\\)'\n+.*:46: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$9,0\\(\\$0\\)'\n+.*:47: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$10,0\\(\\$0\\)'\n+.*:48: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$11,0\\(\\$0\\)'\n+.*:49: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$12,0\\(\\$0\\)'\n+.*:50: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$13,0\\(\\$0\\)'\n+.*:51: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$14,0\\(\\$0\\)'\n+.*:52: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$15,0\\(\\$0\\)'\n+.*:53: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$16,0\\(\\$0\\)'\n+.*:54: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$17,0\\(\\$0\\)'\n+.*:55: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$18,0\\(\\$0\\)'\n+.*:56: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$19,0\\(\\$0\\)'\n+.*:57: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$20,0\\(\\$0\\)'\n+.*:58: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$21,0\\(\\$0\\)'\n+.*:59: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$22,0\\(\\$0\\)'\n+.*:60: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$23,0\\(\\$0\\)'\n+.*:61: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$24,0\\(\\$0\\)'\n+.*:62: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$25,0\\(\\$0\\)'\n+.*:63: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$26,0\\(\\$0\\)'\n+.*:64: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$27,0\\(\\$0\\)'\n+.*:65: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$28,0\\(\\$0\\)'\n+.*:66: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$29,0\\(\\$0\\)'\n+.*:67: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$30,0\\(\\$0\\)'\n+.*:68: Error: opcode not supported on this processor: .* \\(.*\\) `swc3 \\$31,0\\(\\$0\\)'"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/interaptiv-mr2@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/interaptiv-mr2@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/interaptiv-mr2@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/interaptiv-mr2@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "dcf71ea099708c101f4d4cf234c2d92ac2f29f5e",
      "filename": "gas/testsuite/gas/mips/mips.exp",
      "status": "modified",
      "additions": 20,
      "deletions": 22,
      "changes": 42,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips.exp?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -1334,13 +1334,13 @@ if { [istarget mips*-*-vxworks*] } {\n     run_dump_test \"cp0sel-names-sb1\"\n \n     run_dump_test_arches \"cp0c\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips32 !micromips]\n+\t\t\t\t\t    !micromips]\n     run_dump_test_arches \"cp0b\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips4 !mips32 !micromips]\n-    run_dump_test_arches \"cp0bl\"\t[mips_arch_list_matching mips2 \\\n-\t\t\t\t\t    !mips4 !mips32 !micromips]\n+\t\t\t\t\t    !micromips]\n+    run_dump_test_arches \"cp0bl\"\t[mips_arch_list_matching mips1 \\\n+\t\t\t\t\t    !micromips]\n     run_dump_test_arches \"cp0m\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips2 !micromips]\n+\t\t\t\t\t    !micromips]\n \n     run_dump_test_arches \"rfe\"\t\t[mips_arch_list_matching mips1 \\\n \t\t\t\t\t    !mips3 !mips32 !micromips]\n@@ -1358,29 +1358,27 @@ if { [istarget mips*-*-vxworks*] } {\n     run_dump_test \"cp1-names-mips64r2\"\n     run_dump_test \"cp1-names-sb1\"\n \n+    # The VR5400 and R5900 have their own sets of COP2 instructions, so\n+    # exclude them from generic testing.  Likewise the Octeon and DMFC2/DMTC2.\n     run_dump_test_arches \"cp2\"\t\t[mips_arch_list_matching mips1 \\\n+\t\t\t\t\t    !vr5400 !r5900]\n+    run_dump_test_arches \"cp2-64\"\t[mips_arch_list_matching mips1 \\\n \t\t\t\t\t    !vr5400 !r5900 !octeon]\n-    run_dump_test_arches \"cp2-64\"\t[mips_arch_list_matching mips3 \\\n-\t\t\t\t\t    !vr5400 !r5900 !octeon]\n-    run_dump_test_arches \"cp2b\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips32r6 !vr5400 !r5900 !octeon]\n-    run_dump_test_arches \"cp2bl\"\t[mips_arch_list_matching mips2 \\\n-\t\t\t\t\t    !mips32r6 !vr5400 !r5900 !octeon]\n-    run_dump_test_arches \"cp2m\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !vr5400 !r5900 !octeon]\n-    run_dump_test_arches \"cp2d\"\t\t[mips_arch_list_matching mips2 \\\n-\t\t\t\t\t    !vr5400 !r5900 !octeon]\n+    run_dump_test_arches \"cp2b\"\t\t[mips_arch_list_matching mips1]\n+    run_dump_test_arches \"cp2bl\"\t[mips_arch_list_matching mips1]\n+    run_dump_test_arches \"cp2m\"\t\t[mips_arch_list_matching mips1]\n+    run_dump_test_arches \"cp2d\"\t\t[mips_arch_list_matching mips1]\n \n     run_dump_test_arches \"cp3\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips3 !mips32r2 !micromips]\n+\t\t\t\t\t    !micromips]\n     run_dump_test_arches \"cp3b\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips3 !mips32r2 !micromips]\n-    run_dump_test_arches \"cp3bl\"\t[mips_arch_list_matching mips2 \\\n-\t\t\t\t\t    !mips3 !mips32r2 !micromips]\n+\t\t\t\t\t    !micromips]\n+    run_dump_test_arches \"cp3bl\"\t[mips_arch_list_matching mips1 \\\n+\t\t\t\t\t    !micromips]\n     run_dump_test_arches \"cp3m\"\t\t[mips_arch_list_matching mips1 \\\n-\t\t\t\t\t    !mips3 !mips32 !micromips]\n-    run_dump_test_arches \"cp3d\"\t\t[mips_arch_list_matching mips2 \\\n-\t\t\t\t\t    !mips3 !mips32 !micromips]\n+\t\t\t\t\t    !micromips]\n+    run_dump_test_arches \"cp3d\"\t\t[mips_arch_list_matching mips1 \\\n+\t\t\t\t\t    !micromips]\n \n     run_dump_test \"hwr-names-numeric\"\n     run_dump_test \"hwr-names-mips32r2\""
    },
    {
      "sha": "f2bde610ddcd281bea73425176729ced4932af08",
      "filename": "gas/testsuite/gas/mips/mips1@cp0b.d",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,13 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 41000001 \tbc0f\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+[0-9a-f]+ <[^>]*> 41010001 \tbc0t\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+\t\\.\\.\\."
    },
    {
      "sha": "c5c8b75aae7748171b336edfad98a1ca8d39e57c",
      "filename": "gas/testsuite/gas/mips/mips1@cp0c.d",
      "status": "added",
      "additions": 73,
      "deletions": 0,
      "changes": 73,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,73 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 40c00000 \tctc0\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 40c00800 \tctc0\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 40c01000 \tctc0\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 40c01800 \tctc0\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 40c02000 \tctc0\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 40c02800 \tctc0\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 40c03000 \tctc0\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 40c03800 \tctc0\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 40c04000 \tctc0\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 40c04800 \tctc0\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 40c05000 \tctc0\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 40c05800 \tctc0\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 40c06000 \tctc0\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 40c06800 \tctc0\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 40c07000 \tctc0\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 40c07800 \tctc0\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 40c08000 \tctc0\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 40c08800 \tctc0\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 40c09000 \tctc0\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 40c09800 \tctc0\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 40c0a000 \tctc0\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 40c0a800 \tctc0\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 40c0b000 \tctc0\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 40c0b800 \tctc0\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 40c0c000 \tctc0\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 40c0c800 \tctc0\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 40c0d000 \tctc0\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 40c0d800 \tctc0\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 40c0e000 \tctc0\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 40c0e800 \tctc0\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 40c0f000 \tctc0\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 40c0f800 \tctc0\tzero,\\$31\n+[0-9a-f]+ <[^>]*> 40400000 \tcfc0\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 40400800 \tcfc0\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 40401000 \tcfc0\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 40401800 \tcfc0\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 40402000 \tcfc0\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 40402800 \tcfc0\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 40403000 \tcfc0\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 40403800 \tcfc0\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 40404000 \tcfc0\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 40404800 \tcfc0\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 40405000 \tcfc0\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 40405800 \tcfc0\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 40406000 \tcfc0\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 40406800 \tcfc0\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 40407000 \tcfc0\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 40407800 \tcfc0\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 40408000 \tcfc0\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 40408800 \tcfc0\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 40409000 \tcfc0\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 40409800 \tcfc0\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 4040a000 \tcfc0\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 4040a800 \tcfc0\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 4040b000 \tcfc0\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 4040b800 \tcfc0\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 4040c000 \tcfc0\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 4040c800 \tcfc0\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 4040d000 \tcfc0\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 4040d800 \tcfc0\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 4040e000 \tcfc0\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 4040e800 \tcfc0\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 4040f000 \tcfc0\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 4040f800 \tcfc0\tzero,\\$31\n+\t\\.\\.\\."
    },
    {
      "sha": "c2106c62babfee6382e475eab9ad3f738ab16343",
      "filename": "gas/testsuite/gas/mips/mips1@cp0m.d",
      "status": "added",
      "additions": 73,
      "deletions": 0,
      "changes": 73,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp0m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp0m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,73 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 memory access instructions\n+#as: -32\n+#source: cp0m.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> c0000000 \tlwc0\tc0_index,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0010000 \tlwc0\tc0_random,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0020000 \tlwc0\tc0_entrylo,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0030000 \tlwc0\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0040000 \tlwc0\tc0_context,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0050000 \tlwc0\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0060000 \tlwc0\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0070000 \tlwc0\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0080000 \tlwc0\tc0_badvaddr,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0090000 \tlwc0\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00a0000 \tlwc0\tc0_entryhi,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00b0000 \tlwc0\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00c0000 \tlwc0\tc0_sr,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00d0000 \tlwc0\tc0_cause,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00e0000 \tlwc0\tc0_epc,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c00f0000 \tlwc0\tc0_prid,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0100000 \tlwc0\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0110000 \tlwc0\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0120000 \tlwc0\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0130000 \tlwc0\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0140000 \tlwc0\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0150000 \tlwc0\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0160000 \tlwc0\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0170000 \tlwc0\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0180000 \tlwc0\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c0190000 \tlwc0\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01a0000 \tlwc0\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01b0000 \tlwc0\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01c0000 \tlwc0\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01d0000 \tlwc0\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01e0000 \tlwc0\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> c01f0000 \tlwc0\t\\$31,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0000000 \tswc0\tc0_index,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0010000 \tswc0\tc0_random,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0020000 \tswc0\tc0_entrylo,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0030000 \tswc0\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0040000 \tswc0\tc0_context,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0050000 \tswc0\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0060000 \tswc0\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0070000 \tswc0\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0080000 \tswc0\tc0_badvaddr,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0090000 \tswc0\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00a0000 \tswc0\tc0_entryhi,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00b0000 \tswc0\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00c0000 \tswc0\tc0_sr,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00d0000 \tswc0\tc0_cause,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00e0000 \tswc0\tc0_epc,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e00f0000 \tswc0\tc0_prid,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0100000 \tswc0\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0110000 \tswc0\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0120000 \tswc0\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0130000 \tswc0\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0140000 \tswc0\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0150000 \tswc0\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0160000 \tswc0\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0170000 \tswc0\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0180000 \tswc0\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e0190000 \tswc0\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01a0000 \tswc0\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01b0000 \tswc0\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01c0000 \tswc0\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01d0000 \tswc0\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01e0000 \tswc0\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> e01f0000 \tswc0\t\\$31,0\\(zero\\)\n+\t\\.\\.\\."
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips1@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "f02552b1ef5417b4d46679b58ea828630ed8e8a9",
      "filename": "gas/testsuite/gas/mips/mips1@cp2bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp2bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch likely instructions\n+#as: -32\n+#error_output: cp0bl.l\n+#source: cp0bl.s"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/mips1@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "a011db7c4f6e055da8b2afd8f39f321bdae29e91",
      "filename": "gas/testsuite/gas/mips/mips1@cp3.d",
      "status": "added",
      "additions": 137,
      "deletions": 0,
      "changes": 137,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,137 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 register move instructions\n+#as: -32\n+#source: cp3.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 4c800000 \tmtc3\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 4c800800 \tmtc3\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 4c801000 \tmtc3\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 4c801800 \tmtc3\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 4c802000 \tmtc3\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 4c802800 \tmtc3\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 4c803000 \tmtc3\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 4c803800 \tmtc3\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 4c804000 \tmtc3\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 4c804800 \tmtc3\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 4c805000 \tmtc3\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 4c805800 \tmtc3\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 4c806000 \tmtc3\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 4c806800 \tmtc3\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 4c807000 \tmtc3\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 4c807800 \tmtc3\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 4c808000 \tmtc3\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 4c808800 \tmtc3\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 4c809000 \tmtc3\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 4c809800 \tmtc3\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 4c80a000 \tmtc3\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 4c80a800 \tmtc3\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 4c80b000 \tmtc3\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 4c80b800 \tmtc3\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 4c80c000 \tmtc3\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 4c80c800 \tmtc3\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 4c80d000 \tmtc3\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 4c80d800 \tmtc3\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 4c80e000 \tmtc3\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 4c80e800 \tmtc3\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 4c80f000 \tmtc3\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 4c80f800 \tmtc3\tzero,\\$31\n+[0-9a-f]+ <[^>]*> 4c000000 \tmfc3\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 4c000800 \tmfc3\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 4c001000 \tmfc3\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 4c001800 \tmfc3\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 4c002000 \tmfc3\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 4c002800 \tmfc3\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 4c003000 \tmfc3\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 4c003800 \tmfc3\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 4c004000 \tmfc3\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 4c004800 \tmfc3\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 4c005000 \tmfc3\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 4c005800 \tmfc3\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 4c006000 \tmfc3\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 4c006800 \tmfc3\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 4c007000 \tmfc3\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 4c007800 \tmfc3\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 4c008000 \tmfc3\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 4c008800 \tmfc3\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 4c009000 \tmfc3\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 4c009800 \tmfc3\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 4c00a000 \tmfc3\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 4c00a800 \tmfc3\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 4c00b000 \tmfc3\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 4c00b800 \tmfc3\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 4c00c000 \tmfc3\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 4c00c800 \tmfc3\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 4c00d000 \tmfc3\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 4c00d800 \tmfc3\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 4c00e000 \tmfc3\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 4c00e800 \tmfc3\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 4c00f000 \tmfc3\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 4c00f800 \tmfc3\tzero,\\$31\n+[0-9a-f]+ <[^>]*> 4cc00000 \tctc3\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 4cc00800 \tctc3\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 4cc01000 \tctc3\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 4cc01800 \tctc3\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 4cc02000 \tctc3\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 4cc02800 \tctc3\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 4cc03000 \tctc3\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 4cc03800 \tctc3\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 4cc04000 \tctc3\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 4cc04800 \tctc3\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 4cc05000 \tctc3\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 4cc05800 \tctc3\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 4cc06000 \tctc3\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 4cc06800 \tctc3\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 4cc07000 \tctc3\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 4cc07800 \tctc3\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 4cc08000 \tctc3\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 4cc08800 \tctc3\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 4cc09000 \tctc3\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 4cc09800 \tctc3\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 4cc0a000 \tctc3\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 4cc0a800 \tctc3\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 4cc0b000 \tctc3\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 4cc0b800 \tctc3\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 4cc0c000 \tctc3\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 4cc0c800 \tctc3\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 4cc0d000 \tctc3\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 4cc0d800 \tctc3\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 4cc0e000 \tctc3\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 4cc0e800 \tctc3\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 4cc0f000 \tctc3\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 4cc0f800 \tctc3\tzero,\\$31\n+[0-9a-f]+ <[^>]*> 4c400000 \tcfc3\tzero,\\$0\n+[0-9a-f]+ <[^>]*> 4c400800 \tcfc3\tzero,\\$1\n+[0-9a-f]+ <[^>]*> 4c401000 \tcfc3\tzero,\\$2\n+[0-9a-f]+ <[^>]*> 4c401800 \tcfc3\tzero,\\$3\n+[0-9a-f]+ <[^>]*> 4c402000 \tcfc3\tzero,\\$4\n+[0-9a-f]+ <[^>]*> 4c402800 \tcfc3\tzero,\\$5\n+[0-9a-f]+ <[^>]*> 4c403000 \tcfc3\tzero,\\$6\n+[0-9a-f]+ <[^>]*> 4c403800 \tcfc3\tzero,\\$7\n+[0-9a-f]+ <[^>]*> 4c404000 \tcfc3\tzero,\\$8\n+[0-9a-f]+ <[^>]*> 4c404800 \tcfc3\tzero,\\$9\n+[0-9a-f]+ <[^>]*> 4c405000 \tcfc3\tzero,\\$10\n+[0-9a-f]+ <[^>]*> 4c405800 \tcfc3\tzero,\\$11\n+[0-9a-f]+ <[^>]*> 4c406000 \tcfc3\tzero,\\$12\n+[0-9a-f]+ <[^>]*> 4c406800 \tcfc3\tzero,\\$13\n+[0-9a-f]+ <[^>]*> 4c407000 \tcfc3\tzero,\\$14\n+[0-9a-f]+ <[^>]*> 4c407800 \tcfc3\tzero,\\$15\n+[0-9a-f]+ <[^>]*> 4c408000 \tcfc3\tzero,\\$16\n+[0-9a-f]+ <[^>]*> 4c408800 \tcfc3\tzero,\\$17\n+[0-9a-f]+ <[^>]*> 4c409000 \tcfc3\tzero,\\$18\n+[0-9a-f]+ <[^>]*> 4c409800 \tcfc3\tzero,\\$19\n+[0-9a-f]+ <[^>]*> 4c40a000 \tcfc3\tzero,\\$20\n+[0-9a-f]+ <[^>]*> 4c40a800 \tcfc3\tzero,\\$21\n+[0-9a-f]+ <[^>]*> 4c40b000 \tcfc3\tzero,\\$22\n+[0-9a-f]+ <[^>]*> 4c40b800 \tcfc3\tzero,\\$23\n+[0-9a-f]+ <[^>]*> 4c40c000 \tcfc3\tzero,\\$24\n+[0-9a-f]+ <[^>]*> 4c40c800 \tcfc3\tzero,\\$25\n+[0-9a-f]+ <[^>]*> 4c40d000 \tcfc3\tzero,\\$26\n+[0-9a-f]+ <[^>]*> 4c40d800 \tcfc3\tzero,\\$27\n+[0-9a-f]+ <[^>]*> 4c40e000 \tcfc3\tzero,\\$28\n+[0-9a-f]+ <[^>]*> 4c40e800 \tcfc3\tzero,\\$29\n+[0-9a-f]+ <[^>]*> 4c40f000 \tcfc3\tzero,\\$30\n+[0-9a-f]+ <[^>]*> 4c40f800 \tcfc3\tzero,\\$31\n+\t\\.\\.\\."
    },
    {
      "sha": "d3be57e92278666c0ddd6278329e158836e436e9",
      "filename": "gas/testsuite/gas/mips/mips1@cp3b.d",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,13 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch instructions\n+#as: -32\n+#source: cp3b.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 4d000001 \tbc3f\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+[0-9a-f]+ <[^>]*> 4d010001 \tbc3t\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+\t\\.\\.\\."
    },
    {
      "sha": "30ef6d0b946481448d13a0ae31bd459d65c78cbd",
      "filename": "gas/testsuite/gas/mips/mips1@cp3m.d",
      "status": "added",
      "additions": 73,
      "deletions": 0,
      "changes": 73,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips1@cp3m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips1@cp3m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,73 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 memory access instructions\n+#as: -32\n+#source: cp3m.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> cc000000 \tlwc3\t\\$0,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc010000 \tlwc3\t\\$1,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc020000 \tlwc3\t\\$2,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc030000 \tlwc3\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc040000 \tlwc3\t\\$4,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc050000 \tlwc3\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc060000 \tlwc3\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc070000 \tlwc3\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc080000 \tlwc3\t\\$8,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc090000 \tlwc3\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0a0000 \tlwc3\t\\$10,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0b0000 \tlwc3\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0c0000 \tlwc3\t\\$12,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0d0000 \tlwc3\t\\$13,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0e0000 \tlwc3\t\\$14,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc0f0000 \tlwc3\t\\$15,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc100000 \tlwc3\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc110000 \tlwc3\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc120000 \tlwc3\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc130000 \tlwc3\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc140000 \tlwc3\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc150000 \tlwc3\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc160000 \tlwc3\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc170000 \tlwc3\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc180000 \tlwc3\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc190000 \tlwc3\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1a0000 \tlwc3\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1b0000 \tlwc3\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1c0000 \tlwc3\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1d0000 \tlwc3\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1e0000 \tlwc3\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> cc1f0000 \tlwc3\t\\$31,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec000000 \tswc3\t\\$0,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec010000 \tswc3\t\\$1,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec020000 \tswc3\t\\$2,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec030000 \tswc3\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec040000 \tswc3\t\\$4,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec050000 \tswc3\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec060000 \tswc3\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec070000 \tswc3\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec080000 \tswc3\t\\$8,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec090000 \tswc3\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0a0000 \tswc3\t\\$10,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0b0000 \tswc3\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0c0000 \tswc3\t\\$12,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0d0000 \tswc3\t\\$13,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0e0000 \tswc3\t\\$14,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec0f0000 \tswc3\t\\$15,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec100000 \tswc3\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec110000 \tswc3\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec120000 \tswc3\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec130000 \tswc3\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec140000 \tswc3\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec150000 \tswc3\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec160000 \tswc3\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec170000 \tswc3\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec180000 \tswc3\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec190000 \tswc3\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1a0000 \tswc3\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1b0000 \tswc3\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1c0000 \tswc3\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1d0000 \tswc3\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1e0000 \tswc3\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> ec1f0000 \tswc3\t\\$31,0\\(zero\\)\n+\t\\.\\.\\."
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/mips2@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "641ed3ab59a49232f02ca405d4ed8a424254de2d",
      "filename": "gas/testsuite/gas/mips/mips2@cp0bl.d",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,13 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch likely instructions\n+#as: -32\n+#source: cp0bl.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 41020001 \tbc0fl\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+[0-9a-f]+ <[^>]*> 41030001 \tbc0tl\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+\t\\.\\.\\."
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/mips2@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips2@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "6c14f9d4ebb11746cb991ff1b57bb5de3210c9ca",
      "filename": "gas/testsuite/gas/mips/mips2@cp3.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 register move instructions\n+#as: -32\n+#source: cp3.s\n+#dump: mips1@cp3.d"
    },
    {
      "sha": "ab8a2d18ff6236748f4f9b8388fe0ca873597963",
      "filename": "gas/testsuite/gas/mips/mips2@cp3b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch instructions\n+#as: -32\n+#source: cp3b.s\n+#dump: mips1@cp3b.d"
    },
    {
      "sha": "e0f7518331bfebea40b66365811151ac066e569f",
      "filename": "gas/testsuite/gas/mips/mips2@cp3bl.d",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp3bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,13 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch likely instructions\n+#as: -32\n+#source: cp3bl.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 4d020001 \tbc3fl\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+[0-9a-f]+ <[^>]*> 4d030001 \tbc3tl\t[0-9a-f]+ <[^>]*>\n+[0-9a-f]+ <[^>]*> 02108026 \txor\ts0,s0,s0\n+\t\\.\\.\\."
    },
    {
      "sha": "dc3414ea9234538b070d1c4a94ed4e3866817b0b",
      "filename": "gas/testsuite/gas/mips/mips2@cp3d.d",
      "status": "added",
      "additions": 73,
      "deletions": 0,
      "changes": 73,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp3d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,73 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 doubleword memory access instructions\n+#as: -32\n+#source: cp3d.s\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> dc000000 \tldc3\t\\$0,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc010000 \tldc3\t\\$1,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc020000 \tldc3\t\\$2,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc030000 \tldc3\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc040000 \tldc3\t\\$4,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc050000 \tldc3\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc060000 \tldc3\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc070000 \tldc3\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc080000 \tldc3\t\\$8,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc090000 \tldc3\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0a0000 \tldc3\t\\$10,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0b0000 \tldc3\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0c0000 \tldc3\t\\$12,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0d0000 \tldc3\t\\$13,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0e0000 \tldc3\t\\$14,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc0f0000 \tldc3\t\\$15,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc100000 \tldc3\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc110000 \tldc3\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc120000 \tldc3\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc130000 \tldc3\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc140000 \tldc3\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc150000 \tldc3\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc160000 \tldc3\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc170000 \tldc3\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc180000 \tldc3\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc190000 \tldc3\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1a0000 \tldc3\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1b0000 \tldc3\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1c0000 \tldc3\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1d0000 \tldc3\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1e0000 \tldc3\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> dc1f0000 \tldc3\t\\$31,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc000000 \tsdc3\t\\$0,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc010000 \tsdc3\t\\$1,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc020000 \tsdc3\t\\$2,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc030000 \tsdc3\t\\$3,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc040000 \tsdc3\t\\$4,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc050000 \tsdc3\t\\$5,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc060000 \tsdc3\t\\$6,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc070000 \tsdc3\t\\$7,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc080000 \tsdc3\t\\$8,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc090000 \tsdc3\t\\$9,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0a0000 \tsdc3\t\\$10,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0b0000 \tsdc3\t\\$11,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0c0000 \tsdc3\t\\$12,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0d0000 \tsdc3\t\\$13,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0e0000 \tsdc3\t\\$14,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc0f0000 \tsdc3\t\\$15,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc100000 \tsdc3\t\\$16,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc110000 \tsdc3\t\\$17,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc120000 \tsdc3\t\\$18,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc130000 \tsdc3\t\\$19,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc140000 \tsdc3\t\\$20,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc150000 \tsdc3\t\\$21,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc160000 \tsdc3\t\\$22,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc170000 \tsdc3\t\\$23,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc180000 \tsdc3\t\\$24,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc190000 \tsdc3\t\\$25,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1a0000 \tsdc3\t\\$26,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1b0000 \tsdc3\t\\$27,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1c0000 \tsdc3\t\\$28,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1d0000 \tsdc3\t\\$29,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1e0000 \tsdc3\t\\$30,0\\(zero\\)\n+[0-9a-f]+ <[^>]*> fc1f0000 \tsdc3\t\\$31,0\\(zero\\)\n+\t\\.\\.\\."
    },
    {
      "sha": "b0c7d6a04caab1c97e0513ff52f0fbb62876f9f2",
      "filename": "gas/testsuite/gas/mips/mips2@cp3m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips2@cp3m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips2@cp3m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 memory access instructions\n+#as: -32\n+#source: cp3m.s\n+#dump: mips1@cp3m.d"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips32@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "6c14f9d4ebb11746cb991ff1b57bb5de3210c9ca",
      "filename": "gas/testsuite/gas/mips/mips32@cp3.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32@cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 register move instructions\n+#as: -32\n+#source: cp3.s\n+#dump: mips1@cp3.d"
    },
    {
      "sha": "ab8a2d18ff6236748f4f9b8388fe0ca873597963",
      "filename": "gas/testsuite/gas/mips/mips32@cp3b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32@cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch instructions\n+#as: -32\n+#source: cp3b.s\n+#dump: mips1@cp3b.d"
    },
    {
      "sha": "d692c5e3f8e41777778c229e215bbc1a7c1a685c",
      "filename": "gas/testsuite/gas/mips/mips32@cp3bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32@cp3bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32@cp3bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch likely instructions\n+#as: -32\n+#source: cp3bl.s\n+#dump: mips2@cp3bl.d"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips32r2@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r2@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r2@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32r2@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips32r3@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r3@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r3@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32r3@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips32r5@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r5@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r5@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32r5@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/mips32r6@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r6@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips32r6@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32r6@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/mips3@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips3@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "2b1f3bb3cdd105aa20f0be852659ac3cf7fbc423",
      "filename": "gas/testsuite/gas/mips/mips3@cp0bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips3@cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch likely instructions\n+#as: -32\n+#source: cp0bl.s\n+#dump: mips2@cp0bl.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/mips3@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips3@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips3@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/mips4@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips4@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips4@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips4@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/mips5@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips5@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mips5@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips5@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "824102eb8471e3897726cc45c3340ddc56c78872",
      "filename": "gas/testsuite/gas/mips/mipsr6@cp2b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mipsr6@cp2b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mipsr6@cp2b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mipsr6@cp2b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch instructions\n+#as: -32\n+#error_output: cp2b.l\n+#source: cp2b.s"
    },
    {
      "sha": "f02552b1ef5417b4d46679b58ea828630ed8e8a9",
      "filename": "gas/testsuite/gas/mips/mipsr6@cp2bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mipsr6@cp2bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/mipsr6@cp2bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mipsr6@cp2bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch likely instructions\n+#as: -32\n+#error_output: cp0bl.l\n+#source: cp0bl.s"
    },
    {
      "sha": "dda36bcce0621fe7e38554e2da42199e5ca3ae9b",
      "filename": "gas/testsuite/gas/mips/octeon@cp2.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/octeon@cp2.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 register move instructions\n+#as: -32\n+#error_output: cp2.l\n+#source: cp2.s"
    },
    {
      "sha": "824102eb8471e3897726cc45c3340ddc56c78872",
      "filename": "gas/testsuite/gas/mips/octeon@cp2b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/octeon@cp2b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch instructions\n+#as: -32\n+#error_output: cp2b.l\n+#source: cp2b.s"
    },
    {
      "sha": "f02552b1ef5417b4d46679b58ea828630ed8e8a9",
      "filename": "gas/testsuite/gas/mips/octeon@cp2bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/octeon@cp2bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch likely instructions\n+#as: -32\n+#error_output: cp0bl.l\n+#source: cp0bl.s"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/octeon@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/octeon@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "ad68946b64fcd8bd065dea3b27728b92a0da0ffe",
      "filename": "gas/testsuite/gas/mips/octeon@cp2m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/octeon@cp2m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/octeon@cp2m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 memory access instructions\n+#as: -32\n+#error_output: cp2m.l\n+#source: cp2m.s"
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/r3000@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/r3000@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "9fc37de587314036246d77e67da6b2d094922420",
      "filename": "gas/testsuite/gas/mips/r3000@cp0m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp0m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp0m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 memory access instructions\n+#as: -32\n+#source: cp0m.s\n+#dump: mips1@cp0m.d"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/r3000@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "f02552b1ef5417b4d46679b58ea828630ed8e8a9",
      "filename": "gas/testsuite/gas/mips/r3000@cp2bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp2bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch likely instructions\n+#as: -32\n+#error_output: cp0bl.l\n+#source: cp0bl.s"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/r3000@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "6c14f9d4ebb11746cb991ff1b57bb5de3210c9ca",
      "filename": "gas/testsuite/gas/mips/r3000@cp3.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 register move instructions\n+#as: -32\n+#source: cp3.s\n+#dump: mips1@cp3.d"
    },
    {
      "sha": "ab8a2d18ff6236748f4f9b8388fe0ca873597963",
      "filename": "gas/testsuite/gas/mips/r3000@cp3b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch instructions\n+#as: -32\n+#source: cp3b.s\n+#dump: mips1@cp3b.d"
    },
    {
      "sha": "b0c7d6a04caab1c97e0513ff52f0fbb62876f9f2",
      "filename": "gas/testsuite/gas/mips/r3000@cp3m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3000@cp3m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3000@cp3m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 memory access instructions\n+#as: -32\n+#source: cp3m.s\n+#dump: mips1@cp3m.d"
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/r3900@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "2b1f3bb3cdd105aa20f0be852659ac3cf7fbc423",
      "filename": "gas/testsuite/gas/mips/r3900@cp0bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch likely instructions\n+#as: -32\n+#source: cp0bl.s\n+#dump: mips2@cp0bl.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/r3900@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "c363abe0f0be47c2ba3b1d50e500cbe1d12b854c",
      "filename": "gas/testsuite/gas/mips/r3900@cp2-64.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp2-64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp2-64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp2-64.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 64-bit move instructions\n+#as: -32\n+#error_output: cp2-64.l\n+#source: cp2-64.s"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/r3900@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "6c14f9d4ebb11746cb991ff1b57bb5de3210c9ca",
      "filename": "gas/testsuite/gas/mips/r3900@cp3.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp3.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 register move instructions\n+#as: -32\n+#source: cp3.s\n+#dump: mips1@cp3.d"
    },
    {
      "sha": "ab8a2d18ff6236748f4f9b8388fe0ca873597963",
      "filename": "gas/testsuite/gas/mips/r3900@cp3b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp3b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch instructions\n+#as: -32\n+#source: cp3b.s\n+#dump: mips1@cp3b.d"
    },
    {
      "sha": "d692c5e3f8e41777778c229e215bbc1a7c1a685c",
      "filename": "gas/testsuite/gas/mips/r3900@cp3bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp3bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 branch likely instructions\n+#as: -32\n+#source: cp3bl.s\n+#dump: mips2@cp3bl.d"
    },
    {
      "sha": "b0c7d6a04caab1c97e0513ff52f0fbb62876f9f2",
      "filename": "gas/testsuite/gas/mips/r3900@cp3m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r3900@cp3m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r3900@cp3m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP3 memory access instructions\n+#as: -32\n+#source: cp3m.s\n+#dump: mips1@cp3m.d"
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/r4000@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r4000@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "2b1f3bb3cdd105aa20f0be852659ac3cf7fbc423",
      "filename": "gas/testsuite/gas/mips/r4000@cp0bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r4000@cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch likely instructions\n+#as: -32\n+#source: cp0bl.s\n+#dump: mips2@cp0bl.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/r4000@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r4000@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r4000@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "a4aebdd626b45233dbf0404967dce63852786bd1",
      "filename": "gas/testsuite/gas/mips/r5900@cp0b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r5900@cp0b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch instructions\n+#as: -32\n+#source: cp0b.s\n+#dump: mips1@cp0b.d"
    },
    {
      "sha": "2b1f3bb3cdd105aa20f0be852659ac3cf7fbc423",
      "filename": "gas/testsuite/gas/mips/r5900@cp0bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r5900@cp0bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 branch likely instructions\n+#as: -32\n+#source: cp0bl.s\n+#dump: mips2@cp0bl.d"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/r5900@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r5900@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/r5900@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r5900@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "ad68946b64fcd8bd065dea3b27728b92a0da0ffe",
      "filename": "gas/testsuite/gas/mips/r5900@cp2m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp2m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/r5900@cp2m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/r5900@cp2m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 memory access instructions\n+#as: -32\n+#error_output: cp2m.l\n+#source: cp2m.s"
    },
    {
      "sha": "cf8dc942714ff42442e1edf4e7d07bd160a85f67",
      "filename": "gas/testsuite/gas/mips/vr5400@cp0c.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp0c.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp0c.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/vr5400@cp0c.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP0 control register move instructions\n+#as: -32\n+#source: cp0c.s\n+#dump: mips1@cp0c.d"
    },
    {
      "sha": "824102eb8471e3897726cc45c3340ddc56c78872",
      "filename": "gas/testsuite/gas/mips/vr5400@cp2b.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/vr5400@cp2b.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch instructions\n+#as: -32\n+#error_output: cp2b.l\n+#source: cp2b.s"
    },
    {
      "sha": "f02552b1ef5417b4d46679b58ea828630ed8e8a9",
      "filename": "gas/testsuite/gas/mips/vr5400@cp2bl.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2bl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2bl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/vr5400@cp2bl.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 branch likely instructions\n+#as: -32\n+#error_output: cp0bl.l\n+#source: cp0bl.s"
    },
    {
      "sha": "1ab311e0eded95580e0cf9e286d64be8d85d1191",
      "filename": "gas/testsuite/gas/mips/vr5400@cp2d.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2d.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2d.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/vr5400@cp2d.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 doubleword memory access instructions\n+#as: -32\n+#error_output: cp2d.l\n+#source: cp2d.s"
    },
    {
      "sha": "ad68946b64fcd8bd065dea3b27728b92a0da0ffe",
      "filename": "gas/testsuite/gas/mips/vr5400@cp2m.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2m.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/2d5e2889ca17dfb23e8fe83d944edd3800745f27/gas/testsuite/gas/mips/vr5400@cp2m.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/vr5400@cp2m.d?ref=2d5e2889ca17dfb23e8fe83d944edd3800745f27",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -d --prefix-addresses --show-raw-insn\n+#name: MIPS CP2 memory access instructions\n+#as: -32\n+#error_output: cp2m.l\n+#source: cp2m.s"
    }
  ]
}