
*** Running vivado
    with args -log scrod_top_A5_KLM_9UMB.vds -m64 -mode batch -messageDb vivado.pb -notrace -source scrod_top_A5_KLM_9UMB.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source scrod_top_A5_KLM_9UMB.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
Command: synth_design -top scrod_top_A5_KLM_9UMB -part xc7a200tfbg676-2 -flatten_hierarchy none
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ac701_ethernet_rgmii' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'ac701_ethernet_rgmii' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'eth_head_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'eth_head_fifo' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'eth_head_fifo' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'tx_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_fifo' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'tx_fifo' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'ip_rx_bram' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'ip_rx_bram' has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.2)' for IP 'ip_rx_bram' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'udp_wavtx_fifo_w32r8' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'udp_wavtx_fifo_w32r8' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'udp_wavtx_fifo_w32r8' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'udp_cmdrx_wr8rd32' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'udp_cmdrx_wr8rd32' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'udp_cmdrx_wr8rd32' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'udp_stattx_fifo_wr32r8' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'udp_stattx_fifo_wr32r8' has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'udp_stattx_fifo_wr32r8' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in -412 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 317.461 ; gain = 145.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port wea is neither a static name nor a globally static expression [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:737]
WARNING: [Synth 8-1565] actual for formal port mode is neither a static name nor a globally static expression [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1508]
INFO: [Synth 8-638] synthesizing module 'scrod_top_A5_KLM_9UMB' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:121]
	Parameter NUM_GTS bound to: 1 - type: integer 
	Parameter DAQ_IFACE bound to: Ethernet - type: string 
	Parameter HW_CONF bound to: SA5_MBC_DCC_RC - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:318]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:326]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:340]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:352]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:353]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_LOAD_MACRO' declared at 'C:/Xilinx/Vivado/2015.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:34' bound to instance 'u_COUNTER_auto_EXT_TRIG' of component 'COUNTER_LOAD_MACRO' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:584]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_LOAD_MACRO' [C:/Xilinx/Vivado/2015.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:53]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [C:/Xilinx/Vivado/2015.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_LOAD_MACRO' (1#1) [C:/Xilinx/Vivado/2015.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:53]
INFO: [Synth 8-638] synthesizing module 'SRAMscheduler' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:69]
INFO: [Synth 8-638] synthesizing module 'SRAMiface2' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/peripherals/SRAMiface2.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'SRAMiface2' (2#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/peripherals/SRAMiface2.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'SRAMscheduler' (3#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'SRAM_1' of component 'blk_mem_gen_0' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:733]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ethernet_readout_interface' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:94]
	Parameter DAQ_IFACE bound to: Ethernet - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:142]
INFO: [Synth 8-638] synthesizing module 'eth_top' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_top.vhd:75]
	Parameter ip_addr bound to: 32'b11000000101010000001010000000101 
	Parameter dst_ip_addr bound to: 32'b11000000101010000001010000000001 
	Parameter port_num bound to: 16'b0110000000000000 
	Parameter dst_port_num bound to: 16'b0111000000000000 
	Parameter mac_addr bound to: 48'b101010101011101111001100110111011110111011111111 
	Parameter dst_mac_addr bound to: 48'b101111100001000111100010010111001011000011010101 
INFO: [Synth 8-3491] module 'udp' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:10' bound to instance 'udp_1' of component 'udp' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_top.vhd:172]
INFO: [Synth 8-638] synthesizing module 'udp' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:59]
	Parameter ip_addr bound to: -1062726651 - type: integer 
	Parameter dst_ip_addr bound to: -1062726655 - type: integer 
	Parameter port_num bound to: 16'b0110000000000000 
	Parameter dst_port_num bound to: 16'b0111000000000000 
	Parameter mac_addr bound to: 48'b101010101011101111001100110111011110111011111111 
	Parameter dst_mac_addr bound to: 48'b101111100001000111100010010111001011000011010101 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_example_design' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:197]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_example_design_clocks' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:60' bound to instance 'example_clocks' of component 'ac701_ethernet_rgmii_example_design_clocks' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:603]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_example_design_clocks' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:77]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFDS' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:135]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bufg_clkin1' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:142]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'lock_sync' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:84]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_sync_block' (4#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'mmcm_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:87]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_reset_sync' (5#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_clk_wiz' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:71' bound to instance 'clock_generator' of component 'ac701_ethernet_rgmii_clk_wiz' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_clk_wiz' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:121]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:190]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:196]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_clk_wiz' (6#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_clk_wiz.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_example_design_clocks' (7#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_clocks.vhd:77]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_example_design_resets' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:57' bound to instance 'example_resets' of component 'ac701_ethernet_rgmii_example_design_resets' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:632]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_example_design_resets' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:82]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:127]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:141]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:155]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:182]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_example_design_resets' (8#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design_resets.vhd:82]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'rx_stats_sync' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:681]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'tx_stats_sync' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:724]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_axi_lite_sm' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/axi_lite_sm/ac701_ethernet_rgmii_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'ac701_ethernet_rgmii_axi_lite_sm' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:784]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_axi_lite_sm' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/axi_lite_sm/ac701_ethernet_rgmii_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'update_speed_sync_inst' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/axi_lite_sm/ac701_ethernet_rgmii_axi_lite_sm.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_axi_lite_sm' (9#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/axi_lite_sm/ac701_ethernet_rgmii_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_fifo_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:95' bound to instance 'trimac_fifo_block' of component 'ac701_ethernet_rgmii_fifo_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:821]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_fifo_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:197]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_support' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:68' bound to instance 'trimac_sup_block' of component 'ac701_ethernet_rgmii_support' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:404]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_support' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:168]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_support_clocking' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'ac701_ethernet_rgmii_support_clocking' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:311]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_support_clocking' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:82]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:119]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:184]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_support_clocking' (10#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_support_resets' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'ac701_ethernet_rgmii_support_resets' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:321]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_support_resets' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:128]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'lock_sync' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:179]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'gtx_mmcm_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_support_resets' (11#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support_resets.vhd:77]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:334]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/ac701_ethernet_rgmii_stub.vhdl:5' bound to instance 'tri_mode_ethernet_mac_i' of component 'ac701_ethernet_rgmii' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:345]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/ac701_ethernet_rgmii_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_support' (12#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/support/ac701_ethernet_rgmii_support.vhd:168]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:501]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_reset_sync' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'ac701_ethernet_rgmii_reset_sync' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:509]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_ten_100_1g_eth_fifo' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'ac701_ethernet_rgmii_ten_100_1g_eth_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:522]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_ten_100_1g_eth_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_tx_client_fifo' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'ac701_ethernet_rgmii_tx_client_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_tx_client_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:295]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:365]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:982]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1163]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1171]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1180]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1554]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_bram_tdp' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'ac701_ethernet_rgmii_bram_tdp' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_bram_tdp' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_bram_tdp' (13#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_tx_client_fifo' (14#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_rx_client_fifo' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'ac701_ethernet_rgmii_rx_client_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ac701_ethernet_rgmii_rx_client_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_sync_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/common/ac701_ethernet_rgmii_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'ac701_ethernet_rgmii_sync_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ac701_ethernet_rgmii_bram_tdp' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'ac701_ethernet_rgmii_bram_tdp' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:900]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_rx_client_fifo' (15#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_ten_100_1g_eth_fifo' (16#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_fifo_block' (17#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_fifo_block.vhd:197]
WARNING: [Synth 8-3848] Net int_frame_error in module/entity ac701_ethernet_rgmii_example_design does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:548]
WARNING: [Synth 8-3848] Net int_activity_flash in module/entity ac701_ethernet_rgmii_example_design does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'ac701_ethernet_rgmii_example_design' (18#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/ac701_ethernet_rgmii_example_design.vhd:207]
	Parameter ip_addr bound to: -1062726651 - type: integer 
	Parameter dst_ip_addr bound to: -1062726655 - type: integer 
	Parameter port_num bound to: 16'b0110000000000000 
	Parameter dst_port_num bound to: 16'b0111000000000000 
INFO: [Synth 8-3491] module 'ip_udp_tx_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:30' bound to instance 'ip_udp_tx_block_inst' of component 'ip_udp_tx_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ip_udp_tx_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:52]
	Parameter ip_addr bound to: -1062726651 - type: integer 
	Parameter dst_ip_addr bound to: -1062726655 - type: integer 
	Parameter port_num bound to: 16'b0110000000000000 
	Parameter dst_port_num bound to: 16'b0111000000000000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:140]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:143]
INFO: [Synth 8-3491] module 'tx_fifo' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/tx_fifo_stub.vhdl:5' bound to instance 'u_tx_fifo' of component 'tx_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:160]
INFO: [Synth 8-638] synthesizing module 'tx_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/tx_fifo_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'ip_udp_tx_block' (19#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_tx_block.vhd:52]
	Parameter ip_addr bound to: -1062726651 - type: integer 
	Parameter port_num bound to: 16'b0110000000000000 
INFO: [Synth 8-3491] module 'ip_udp_rx_block' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:22' bound to instance 'ip_udp_rx_block_inst' of component 'ip_udp_rx_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:263]
INFO: [Synth 8-638] synthesizing module 'ip_udp_rx_block' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:42]
	Parameter ip_addr bound to: -1062726651 - type: integer 
	Parameter port_num bound to: 16'b0110000000000000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:106]
INFO: [Synth 8-3491] module 'ip_rx_bram' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/ip_rx_bram_stub.vhdl:5' bound to instance 'u_ip_rx_bram' of component 'ip_rx_bram' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:123]
INFO: [Synth 8-638] synthesizing module 'ip_rx_bram' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/ip_rx_bram_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'ip_udp_rx_block' (20#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ip_udp_rx_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'eth_head' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_head.vhd:52]
	Parameter mac_addr bound to: 48'b101010101011101111001100110111011110111011111111 
	Parameter dst_mac_addr bound to: 48'b101111100001000111100010010111001011000011010101 
INFO: [Synth 8-3491] module 'eth_head_fifo' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/eth_head_fifo_stub.vhdl:5' bound to instance 'eth_head_tx_fifo_1' of component 'eth_head_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_head.vhd:108]
INFO: [Synth 8-638] synthesizing module 'eth_head_fifo' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/eth_head_fifo_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'eth_head' (21#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_head.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'udp' (22#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/udp.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'eth_top' (23#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/eth_top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_cmdrx_wr8rd32' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/udp_cmdrx_wr8rd32_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'udp_wavtx_fifo_w32r8' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/udp_wavtx_fifo_w32r8_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'udp_stattx_fifo_wr32r8' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/udp_stattx_fifo_wr32r8_stub.vhdl:20]
WARNING: [Synth 8-3848] Net rcl_fifo_rd_en in module/entity ethernet_readout_interface does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:53]
WARNING: [Synth 8-3848] Net ctrl_mode in module/entity ethernet_readout_interface does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ethernet_readout_interface' (24#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:94]
INFO: [Synth 8-3491] module 'clkgen' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/clkgen_stub.vhdl:5' bound to instance 'clkgen_1' of component 'clkgen' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:844]
INFO: [Synth 8-638] synthesizing module 'clkgen' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/clkgen_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'ped_dac_control' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:70]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:176]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:176]
WARNING: [Synth 8-614] signal 'SDA' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'ped_dac_control' (25#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:46]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Synth 8-113] binding component instance 'map_BUF_RR' to cell 'BUF' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:1199]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'TARGETX_DAC_CONTROL' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/TARGETX_DAC_CONTROL.vhd:49]
	Parameter REGISTER_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TARGETX_DAC_CONTROL' (26#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/TARGETX_DAC_CONTROL.vhd:49]
INFO: [Synth 8-638] synthesizing module 'PedestalManagement' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedestalManagement.vhd:53]
WARNING: [Synth 8-3848] Net stat in module/entity PedestalManagement does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedestalManagement.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PedestalManagement' (27#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedestalManagement.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ReadoutControl3' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'ReadoutControl3' (28#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:81]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'WaveformPedsubDSP' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:315]
INFO: [Synth 8-3491] module 'PedRAMaccess' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:36' bound to instance 'Inst_PedRAMaccess' of component 'PedRAMaccess' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:366]
INFO: [Synth 8-638] synthesizing module 'PedRAMaccess' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:98]
WARNING: [Synth 8-3848] Net addrarr[3] in module/entity PedRAMaccess does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'PedRAMaccess' (29#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:59]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_v8_3_stub.vhdl:5' bound to instance 'u_pedarr' of component 'blk_mem_gen_v8_3' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:384]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_v8_3_stub.vhdl:18]
WARNING: [Synth 8-3848] Net trig_bram_sel in module/entity WaveformPedsubDSP does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'WaveformPedsubDSP' (30#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:97]
INFO: [Synth 8-638] synthesizing module 'WaveformPedcalcDSP' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:134]
INFO: [Synth 8-3491] module 'PedRAMaccess' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:36' bound to instance 'Inst_PedRAMaccess' of component 'PedRAMaccess' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:243]
WARNING: [Synth 8-614] signal 'busy_i' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'WaveformPedcalcDSP' (31#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:80]
INFO: [Synth 8-638] synthesizing module 'SamplingLgc' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SamplingLgc.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SamplingLgc' (32#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SamplingLgc.vhd:27]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'DigitizingLgcTX' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/DigitizingLgcTX.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'DigitizingLgcTX' (33#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/DigitizingLgcTX.vhd:56]
INFO: [Synth 8-638] synthesizing module 'SerialDataRoutDemux' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:168]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'srout_bram_blkmem' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/srout_bram_blkmem_stub.vhdl:5' bound to instance 'u_srout_bram' of component 'srout_bram_blkmem' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:274]
INFO: [Synth 8-638] synthesizing module 'srout_bram_blkmem' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/srout_bram_blkmem_stub.vhdl:21]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'u_bram2' of component 'blk_mem_gen_1' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:288]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_1_stub.vhdl:23]
INFO: [Synth 8-3491] module 'blk_mem_gen_2' declared at 'C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_2_stub.vhdl:5' bound to instance 'u_bram3' of component 'blk_mem_gen_2' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:305]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/realtime/blk_mem_gen_2_stub.vhdl:17]
WARNING: [Synth 8-614] signal 'st_bram2tmp' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:873]
WARNING: [Synth 8-614] signal 'bram2tmp_addr' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:873]
WARNING: [Synth 8-614] signal 'st_tmp2bram' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:873]
WARNING: [Synth 8-614] signal 'tmp2bram_addr' is read in the process but is not in the sensitivity list [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'SerialDataRoutDemux' (34#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SerialDataRoutDemux.vhd:57]
INFO: [Synth 8-638] synthesizing module 'trigger_scaler_single_channel_w_timing_gen' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:141]
INFO: [Synth 8-638] synthesizing module 'trigger_scaler_single_channel' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:86]
INFO: [Synth 8-638] synthesizing module 'edge_to_pulse_converter' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/utilities/edge_to_pulse_converter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'edge_to_pulse_converter' (35#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/utilities/edge_to_pulse_converter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'trigger_scaler_single_channel' (36#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:86]
INFO: [Synth 8-638] synthesizing module 'trigger_scaler_timing_generator' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'trigger_scaler_timing_generator' (37#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'trigger_scaler_single_channel_w_timing_gen' (38#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/asic_interfaces/trigger_scalers.vhd:141]
WARNING: [Synth 8-3848] Net vio_ASYNC_OUT in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:481]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[255] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[254] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[253] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[252] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[251] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[250] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[249] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[248] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[247] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[246] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[245] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[244] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[243] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[242] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[241] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[240] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[239] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[238] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[237] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[236] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[235] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[234] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[233] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[232] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[231] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[230] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[229] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[228] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[227] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[226] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[225] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[224] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[223] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[222] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[221] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[220] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[219] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[218] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[217] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[216] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[215] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[214] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[213] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[212] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[211] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[210] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[209] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[208] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[207] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[206] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[205] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[204] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[203] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[202] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[201] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[200] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[199] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[198] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[197] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[196] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[191] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[190] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[189] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[188] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[187] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[186] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[185] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[184] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[183] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[182] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[181] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[180] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[179] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[178] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[177] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[176] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[175] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[174] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[173] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[172] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[171] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[170] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[169] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[167] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[166] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[165] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[164] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[163] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[160] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[157] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[156] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
WARNING: [Synth 8-3848] Net internal_INPUT_REGISTERS[155] in module/entity scrod_top_A5_KLM_9UMB does not have driver. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:133]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'scrod_top_A5_KLM_9UMB' (39#1) [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:121]
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port BUS_REGCLR driven by constant 0
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port WR1_ENA driven by constant 1
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port WR2_ENA driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 475.871 ; gain = 304.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [21] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [20] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [19] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [18] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [17] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [16] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [15] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [14] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [13] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [12] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [11] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [10] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [9] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [8] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\Ain[1] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[2] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:\DWin[1] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:rw[1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin uut_pedram:update_req[1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:715]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [15] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [14] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [13] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [12] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [11] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [10] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [9] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [8] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[255] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [15] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [14] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [13] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [12] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [11] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [10] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [9] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [8] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[254] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [15] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [14] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [13] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [12] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [11] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [10] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [9] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [8] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [3] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [2] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [1] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[253] [0] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [15] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [14] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [13] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [12] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [11] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [10] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [9] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [8] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [7] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [6] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [5] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
WARNING: [Synth 8-3295] tying undriven pin u_ethernet_readout_interface:\INPUT_REGISTERS[252] [4] to constant 0 [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:792]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:26 . Memory (MB): peak = 475.871 ; gain = 304.180
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp/clkgen_in_context.xdc] for cell 'clkgen_1'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp/clkgen_in_context.xdc] for cell 'clkgen_1'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'SRAM_1'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'SRAM_1'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_3/blk_mem_gen_1_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_bram2'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_3/blk_mem_gen_1_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_bram2'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_4/blk_mem_gen_2_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_bram3'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_4/blk_mem_gen_2_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_bram3'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_5/srout_bram_blkmem_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_srout_bram'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_5/srout_bram_blkmem_in_context.xdc] for cell 'u_SerialDataRoutDemux/u_srout_bram'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_7/eth_head_fifo_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_7/eth_head_fifo_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_8/tx_fifo_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_8/tx_fifo_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_9/ip_rx_bram_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_9/ip_rx_bram_in_context.xdc] for cell 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_10/blk_mem_gen_v8_3_in_context.xdc] for cell 'u_wavepedsub/u_pedarr'
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_10/blk_mem_gen_v8_3_in_context.xdc] for cell 'u_wavepedsub/u_pedarr'
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/ac701_ethernet_rgmii_example_design.xdc]
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/ac701_ethernet_rgmii_example_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/constrs_1/imports/example_design/ac701_ethernet_rgmii_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scrod_top_A5_KLM_9UMB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scrod_top_A5_KLM_9UMB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2054 instances were transformed.
  BUF => LUT1: 2048 instances
  BUFGCE => BUFGCTRL: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 792.395 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'SRAM_1' at clock pin 'clka' is different from the actual clock period '16.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'u_SerialDataRoutDemux/u_bram2' at clock pin 'clka' is different from the actual clock period '16.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'u_SerialDataRoutDemux/u_bram3' at clock pin 'clka' is different from the actual clock period '16.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'u_SerialDataRoutDemux/u_srout_bram' at clock pin 'clka' is different from the actual clock period '16.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_head_inst/eth_head_tx_fifo_1' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram' at clock pin 'clka' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/ip_udp_tx_block_inst/u_tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'u_wavepedsub/u_pedarr' at clock pin 'clka' is different from the actual clock period '16.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:02:18 . Memory (MB): peak = 792.449 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:02:18 . Memory (MB): peak = 792.449 ; gain = 620.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mdc. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mdio. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  {C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_targetx/ac701_targetx.runs/synth_1/.Xil/Vivado-12276-/dcp_6/ac701_ethernet_rgmii_in_context.xdc}, line 18).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_head_inst/eth_head_tx_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/ip_udp_rx_block_inst/u_ip_rx_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/ip_udp_tx_block_inst/u_tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/\gen_udp_block.u_udp_cmdrx_wr8rd32 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/u_udp_stattx_fifo_w32r8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ethernet_readout_interface/u_udp_wavtx_fifo_w32r8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_wavepedsub/u_pedarr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:02:19 . Memory (MB): peak = 792.449 ; gain = 620.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'update_i_reg' and it is trimmed from '2' to '1' bits. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/peripherals/SRAMiface2.vhd:106]
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'SRAMiface2'
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CE1b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IOw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_tHZOE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_tWEND" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_tRDOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_tREND" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "IOr_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IOr_i_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "queue_i_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'ac701_ethernet_rgmii_axi_lite_sm'
INFO: [Synth 8-5544] ROM "speedis10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speedis100" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_arvalid_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awvalid_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "start_mdio" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drive_mdio" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'ac701_ethernet_rgmii_support_resets'
INFO: [Synth 8-5544] ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_tx_client_fifo.vhd:1027]
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int_handshake" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ac701_ethernet_rgmii_example.srcs/sources_1/imports/example_design/fifo/ac701_ethernet_rgmii_rx_client_fifo.vhd:548]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'ac701_ethernet_rgmii_rx_client_fifo'
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_data_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "udp_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chksm_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chksm_temp2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_temac_last" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_eth_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wav_evt_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat_data_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "register_updated_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rcl_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_GPR_rcl_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "internal_GPR_rcl[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rcl_asic_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "UPDATE_START" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mng_st_reg' in module 'PedestalManagement'
INFO: [Synth 8-5587] ROM size for "readout_reset" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mng_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'next_trig_state_reg' in module 'ReadoutControl3'
INFO: [Synth 8-5587] ROM size for "internal_smp_stop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trig_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'updates_i_reg' and it is trimmed from '2' to '1' bits. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/PedRAMaccess.vhd:86]
INFO: [Synth 8-4471] merging register 'ped_bram_addrb_reg[10:0]' into 'wav_bram_addrb_reg[10:0]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:391]
INFO: [Synth 8-5544] ROM "SMP_MAIN_CNT_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pedsub_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "pswfifo_d_i" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ct_lpv[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SMP_MAIN_CNT_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pedsub_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "pswfifo_d_i" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ct_lpv[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ped_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pedsub_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st_trgrec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ped_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ped_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ped_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pedsub_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pedsub_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_trgrec_reg' in module 'WaveformPedsubDSP'
INFO: [Synth 8-4471] merging register 'ncnt_int_reg[7:0]' into 'ncnt_i_reg[7:0]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:279]
INFO: [Synth 8-5544] ROM "win_addr_start_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmx_st" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "started_cntr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigram_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'DigitizingLgcTX'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'SerialDataRoutDemux'
INFO: [Synth 8-5587] ROM size for "SAMP_DONE_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Ev_CNT" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "BIT_CNT" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fifo_wr_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "SAMP_DONE_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "Ev_CNT" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "BIT_CNT" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fifo_wr_en" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               waitstart |                             0001 |                             0001
                  wstart |                             0010 |                             0010
                 wstart2 |                             0011 |                             0011
             wwait_thzoe |                             0100 |                             0100
                wdataout |                             0101 |                             0101
                wwaitend |                             0110 |                             0110
                  rstart |                             0111 |                             0111
                 rstart2 |                             1000 |                             1000
            rwaitdataout |                             1001 |                             1001
                rwaitend |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'SRAMiface2'
WARNING: [Synth 8-327] inferring latch for variable 'ram_wait_i_reg' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'IOr_i_reg[3]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'IOr_i_reg[2]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'IOr_i_reg[1]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'IOr_i_reg[0]' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/SRAMscheduler.vhd:120]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |           0000000000000000000001 |                            00000
            change_speed |           0000000000000000000010 |                            00001
                 mdio_rd |           0000000000000000000100 |                            00010
         mdio_poll_check |           0000000000000000001000 |                            00011
                 mdio_1g |           0000000000000000010000 |                            00100
             mdio_10_100 |           0000000000000000100000 |                            00101
              mdio_page2 |           0000000000000001000000 |                            00110
           mdio_delay_rd |           0000000000000010000000 |                            00111
      mdio_delay_rd_poll |           0000000000000100000000 |                            01000
              mdio_delay |           0000000000001000000000 |                            01001
            mdio_restart |           0000000000010000000000 |                            01010
           mdio_loopback |           0000000000100000000000 |                            01011
              mdio_stats |           0000000001000000000000 |                            01100
   mdio_stats_poll_check |           0000000010000000000000 |                            01101
            reset_mac_rx |           0000000100000000000000 |                            01110
            reset_mac_tx |           0000001000000000000000 |                            01111
               cnfg_mdio |           0000010000000000000000 |                            10000
               cnfg_flow |           0000100000000000000000 |                            10001
            cnfg_lo_addr |           0001000000000000000000 |                            10011
            cnfg_hi_addr |           0010000000000000000000 |                            10100
             cnfg_filter |           0100000000000000000000 |                            10010
             check_speed |           1000000000000000000000 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'one-hot' in module 'ac701_ethernet_rgmii_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
                iSTATE12 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'sequential' in module 'ac701_ethernet_rgmii_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                              000 |                              000
                queue1_s |                              001 |                              001
                queue2_s |                              010 |                              010
                queue3_s |                              011 |                              011
             queue_sof_s |                              100 |                              100
                  data_s |                              101 |                              110
                   eof_s |                              110 |                              111
                   sof_s |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'ac701_ethernet_rgmii_rx_client_fifo'
WARNING: [Synth 8-327] inferring latch for variable 'tx_udp_data_i_reg' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:205]
WARNING: [Synth 8-327] inferring latch for variable 'ack_reg' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ped_dac_control.vhd:179]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             ltch_inputs |                            00001 |                            00001
               asic_sel1 |                            00010 |                            00010
               asic_sel2 |                            00011 |                            00011
          reset_pedcalc0 |                            00100 |                            00100
          reset_pedcalc1 |                            00101 |                            00101
                win_sel1 |                            00110 |                            00110
  st_readout_reset_hold1 |                            00111 |                            00111
  st_readout_reset_hold2 |                            01000 |                            01000
  st_readout_reset_hold3 |                            01001 |                            01001
        st_readout_reset |                            01010 |                            01010
       st_readout_reset2 |                            01011 |                            01011
       st_readout_reset3 |                            01100 |                            01100
            trig_readout |                            01101 |                            01101
  wait_readout_busy_high |                            01110 |                            01110
       wait_readout_done |                            01111 |                            01111
  wait_ped_calc_busy_low |                            10000 |                            10000
               check_win |                            10001 |                            10001
                asic_inc |                            10010 |                            10010
              check_asic |                            10011 |                            10011
                    done |                            10100 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mng_st_reg' using encoding 'sequential' in module 'PedestalManagement'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
         wait_trig_delay |                            00001 |                            00010
           stop_sampling |                            00010 |                            00011
wait_ped_sub_busy_empty_packet_busy_hi |                            00011 |                            00100
wait_ped_sub_busy_empty_packet_busy_low |                            00100 |                            00101
         srout_asic_loop |                            00101 |                            01101
srout_check_asic_enabled |                            00110 |                            01110
       send_pedsub_start |                            00111 |                            00111
         dig_window_loop |                            01000 |                            01000
           wait_dig_addr |                            01001 |                            01001
               start_dig |                            01010 |                            01010
wait_digitization_idle_low |                            01011 |                            01011
wait_digitization_idle_high |                            01100 |                            01100
             start_srout |                            01101 |                            10011
     wait_srout_idle_low |                            01110 |                            10100
    wait_srout_idle_high |                            01111 |                            10101
         checkpedsubbusy |                            10000 |                            01111
      wait_readout_reset |                            10001 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_trig_state_reg' using encoding 'sequential' in module 'ReadoutControl3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             waitaddress |                              001 |                              001
                waitread |                              010 |                              010
                wconvert |                              011 |                              011
               checkdone |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'DigitizingLgcTX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
               waitstart |                            00001 |                            00001
              loadheader |                            00010 |                            00010
             loadheader2 |                            00011 |                            00011
                waitaddr |                            00100 |                            00100
                waitload |                            00101 |                            00101
               waitload1 |                            00110 |                            00110
               waitload2 |                            00111 |                            01000
         storedatastwait |                            01000 |                            01110
             storedatast |                            01001 |                            01101
            storedataend |                            01010 |                            01111
                 clkhigh |                            01011 |                            01001
             clkhighhold |                            01100 |                            01010
                  clklow |                            01101 |                            01011
              clklowhold |                            01110 |                            01100
               calcwait1 |                            01111 |                            10000
               calcwait2 |                            10000 |                            10001
          checkwindowend |                            10001 |                            10010
           waitcheckdone |                            10010 |                            10011
          waitcheckdone2 |                            10011 |                            10100
          waitcheckdone3 |                            10100 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'SerialDataRoutDemux'
WARNING: [Synth 8-327] inferring latch for variable 'internal_auto_EXT_TRIG_counter_temp_reg' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/scrod_top_A5_KLM_9UMB.vhd:604]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:02:48 . Memory (MB): peak = 811.605 ; gain = 639.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |ac701_ethernet_rgmii_example_design_clocks__GC0 |           1|        20|
|2     |ac701_ethernet_rgmii_example_design__GC0        |           1|      3605|
|3     |udp__GC0                                        |           1|     21775|
|4     |ethernet_readout_interface__GC0                 |           1|     17888|
|5     |SerialDataRoutDemux__GB0                        |           1|     36720|
|6     |SerialDataRoutDemux__GB1                        |           1|      8981|
|7     |scrod_top_A5_KLM_9UMB__GCB0                     |           1|     19636|
|8     |scrod_top_A5_KLM_9UMB__GCB1                     |           1|     16072|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
	   2 Input     20 Bit       Adders := 32    
	   2 Input     17 Bit       Adders := 19    
	   2 Input     16 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 19    
	   3 Input     12 Bit       Adders := 18    
	   2 Input     11 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              176 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 49    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 83    
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 140   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 92    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 42    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 228   
+---Multipliers : 
	                 4x32  Multipliers := 2     
+---RAMs : 
	              36K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 8     
	  14 Input    160 Bit        Muxes := 2     
	   8 Input    160 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 1     
	  23 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 4     
	   5 Input    112 Bit        Muxes := 1     
	   4 Input    112 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  14 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	  14 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	  22 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 10    
	  26 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  38 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	  25 Input     22 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 3     
	  11 Input     22 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 50    
	   7 Input     20 Bit        Muxes := 33    
	  21 Input     20 Bit        Muxes := 48    
	  22 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 20    
	   8 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 17    
	  14 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 3     
	  23 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 62    
	   5 Input     12 Bit        Muxes := 1     
	  21 Input     12 Bit        Muxes := 35    
	   7 Input     12 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 15    
	   7 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	  21 Input     11 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	  21 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	  18 Input      9 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   7 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 24    
	  35 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	  18 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 28    
	   3 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 17    
	  26 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 236   
	   4 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 12    
	  22 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 148   
	   6 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 28    
	   9 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 134   
	  21 Input      1 Bit        Muxes := 53    
	   7 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 13    
	  38 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 76    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scrod_top_A5_KLM_9UMB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
Module ac701_ethernet_rgmii_example_design_clocks 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ac701_ethernet_rgmii_example_design_resets 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module ac701_ethernet_rgmii_axi_lite_sm 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  22 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  25 Input     22 Bit        Muxes := 1     
	  22 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 10    
Module ac701_ethernet_rgmii_support_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module ac701_ethernet_rgmii_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module ac701_ethernet_rgmii_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ac701_ethernet_rgmii_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module ac701_ethernet_rgmii_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ac701_ethernet_rgmii_example_design 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_udp_tx_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              176 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 5     
	  14 Input    160 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  14 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	  14 Input     64 Bit        Muxes := 2     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module ip_udp_rx_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              176 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 3     
	   8 Input    160 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 11    
	   8 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 1     
Module eth_head 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 4     
	   5 Input    112 Bit        Muxes := 1     
	   4 Input    112 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ethernet_readout_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 130   
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  23 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 131   
	  23 Input      1 Bit        Muxes := 134   
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 4     
Module SerialDataRoutDemux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 32    
	   3 Input     12 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 82    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 49    
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  21 Input     32 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 50    
	   7 Input     20 Bit        Muxes := 32    
	  21 Input     20 Bit        Muxes := 48    
	   9 Input     16 Bit        Muxes := 1     
	  21 Input     12 Bit        Muxes := 32    
	   7 Input     12 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 48    
	   2 Input     11 Bit        Muxes := 4     
	   7 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  35 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  21 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module TARGETX_DAC_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module PedestalManagement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 2     
	  21 Input     10 Bit        Muxes := 2     
	  29 Input      5 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 15    
Module ReadoutControl3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  18 Input      9 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 16    
Module PedRAMaccess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module WaveformPedsubDSP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                 4x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  21 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	  21 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	  21 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 72    
	  21 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 4     
Module PedRAMaccess__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module WaveformPedcalcDSP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  38 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 3     
Module SamplingLgc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module DigitizingLgcTX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   5 Input     13 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module edge_to_pulse_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module trigger_scaler_single_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module trigger_scaler_timing_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ped_dac_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module SRAMiface2__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input     22 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
Module SRAMiface2__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input     22 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
Module SRAMiface2__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input     22 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
Module SRAMiface2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input     22 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
Module SRAMscheduler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     22 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:07 ; elapsed = 00:02:54 . Memory (MB): peak = 811.605 ; gain = 639.914
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port BUS_REGCLR driven by constant 0
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port WR1_ENA driven by constant 1
WARNING: [Synth 8-3917] design scrod_top_A5_KLM_9UMB has port WR2_ENA driven by constant 1
INFO: [Synth 8-4471] merging register 'internal_EVTBUILD_MAKE_READY_reg' into 'internal_EVTBUILD_start_reg' [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/ReadoutControl3.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'dmx_asic_reg' and it is trimmed from '32' to '4' bits. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedsubDSP.vhd:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'ped_arr_addr1_int_reg' and it is trimmed from '12' to '11' bits. [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/targetx_files/src/WaveformPedcalcDSP.vhd:378]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:03:50 . Memory (MB): peak = 811.605 ; gain = 639.914
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:19 ; elapsed = 00:03:50 . Memory (MB): peak = 811.605 ; gain = 639.914

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |ac701_ethernet_rgmii_example_design_clocks__GC0 |           1|        20|
|2     |ac701_ethernet_rgmii_example_design__GC0        |           1|      3821|
|3     |udp__GC0                                        |           1|     25782|
|4     |ethernet_readout_interface__GC0                 |           1|     18018|
|5     |SerialDataRoutDemux__GB0                        |           1|     33018|
|6     |SerialDataRoutDemux__GB1                        |           1|     10598|
|7     |scrod_top_A5_KLM_9UMB__GCB0                     |           1|     20604|
|8     |scrod_top_A5_KLM_9UMB__GCB1                     |           1|     14246|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+------------+---------------+----------------+
|Module Name                | RTL Object | Depth x Width | Implemented As | 
+---------------------------+------------+---------------+----------------+
|ethernet_readout_interface | rom        | 32x1          | LUT            | 
|TARGETX_DAC_CONTROL        | rom__1     | 32x1          | LUT            | 
|TARGETX_DAC_CONTROL        | rom__2     | 32x1          | LUT            | 
|WaveformPedsubDSP          | rom__3     | 32x1          | LUT            | 
|scrod_top_A5_KLM_9UMB      | rom__4     | 32x32         | LUT            | 
+---------------------------+------------+---------------+----------------+


Block RAM:
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
|Module Name                              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                                                                                                    | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
|ac701_ethernet_rgmii_example_design__GC0 | mem_reg    | 4 K x 9                | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | ac701_ethernet_rgmii_fifo_block/ac701_ethernet_rgmii_ten_100_1g_eth_fifo/ac701_ethernet_rgmii_tx_client_fifo/ac701_ethernet_rgmii_bram_tdp/extram__3 | 
|ac701_ethernet_rgmii_example_design__GC0 | mem_reg    | 4 K x 9                | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | ac701_ethernet_rgmii_fifo_block/ac701_ethernet_rgmii_ten_100_1g_eth_fifo/ac701_ethernet_rgmii_rx_client_fifo/ac701_ethernet_rgmii_bram_tdp/extram__5 | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+----------------------------+------------+-----------+----------------------+--------------+--------------------------+
|Module Name                 | RTL Object | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name        | 
+----------------------------+------------+-----------+----------------------+--------------+--------------------------+
|scrod_top_A5_KLM_9UMB__GCB0 | ct_lpt_reg | Implied   | 16 x 7               | RAM32M x 2   | WaveformPedsubDSP/ram__2 | 
+----------------------------+------------+-----------+----------------------+--------------+--------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/axi_lite_controller/\mdio_reg_addr_reg[5] ' (FDRE) to 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/axi_lite_controller/\mdio_reg_addr_reg[6] '
INFO: [Synth 8-3886] merging instance 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/axi_lite_controller/\mdio_reg_addr_reg[6] ' (FDRE) to 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/axi_lite_controller/\mdio_reg_addr_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/axi_lite_controller/\mdio_reg_addr_reg[7] )
WARNING: [Synth 8-3332] Sequential element (chk_pre_resetn_reg) is unused and will be removed from module ac701_ethernet_rgmii_example_design_resets.
WARNING: [Synth 8-3332] Sequential element (chk_resetn_reg) is unused and will be removed from module ac701_ethernet_rgmii_example_design_resets.
INFO: [Synth 8-3332] Sequential element (\addr_reg[16] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\addr_reg[15] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\addr_reg[14] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\addr_reg[13] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\addr_reg[12] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\mdio_reg_addr_reg[7] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\mdio_reg_addr_reg[6] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\mdio_reg_addr_reg[5] ) is unused and will be removed from module ac701_ethernet_rgmii_axi_lite_sm.
INFO: [Synth 8-3332] Sequential element (\wr_addr_diff_reg[1] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_diff_reg[0] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[3] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[2] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[1] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[0] ) is unused and will be removed from module ac701_ethernet_rgmii_tx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_diff_reg[1] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_diff_reg[0] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[3] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[2] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[1] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_fifo_status_reg[0] ) is unused and will be removed from module ac701_ethernet_rgmii_rx_client_fifo.
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[166] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[102] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[134] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[70] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[150] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[118] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[54] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[174] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[110] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[142] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[78] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[158] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[126] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[62] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[162] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[98] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[130] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[66] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[146] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[114] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[50] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[170] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[106] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[138] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[74] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[154] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[122] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[58] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[164] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[100] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[132] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[68] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[148] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[116] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[52] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[172] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[108] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[140] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[76] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[156] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[124] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[60] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[60] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[160] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[96] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[128] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[64] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[48] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[144] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[112] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[48] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[168] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[104] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[136] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[72] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[152] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[120] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[56] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[165] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[101] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[133] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[69] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[149] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[117] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[53] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[173] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[109] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[141] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[77] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[61] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[157] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[125] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[61] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[131] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[161] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[97] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[129] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[65] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[145] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[113] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[49] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[49] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[169] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[105] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[137] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[73] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[153] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[121] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[57] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[163] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[131] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[99] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[131] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[135] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[67] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[147] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[115] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[51] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[51] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[171] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[107] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[139] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[75] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[155] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[123] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Synth 8-3886] merging instance 'ip_udp_tx_block_inst/\tx_temp_reg[59] ' (FDE) to 'ip_udp_tx_block_inst/\tx_temp_reg[55] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ip_udp_tx_block_inst/\tx_temp_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ip_udp_tx_block_inst/\tx_temp_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ip_udp_tx_block_inst/\ip_header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ip_udp_tx_block_inst/\ip_header_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ip_udp_rx_block_inst/\udp_head_temp_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ip_udp_rx_block_inst/\state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[159] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[158] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[157] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[156] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[155] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[154] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[153] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[152] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[151] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[150] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[149] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[148] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[147] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[146] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[145] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[144] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[111] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[110] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[95] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[94] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[93] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[92] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[91] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[90] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[89] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[88] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[87] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[86] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[85] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[84] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[83] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[82] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[81] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[80] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[63] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[62] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[61] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[60] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[59] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[58] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[57] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[56] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[55] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[54] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[53] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[52] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[51] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[50] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[49] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[48] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[47] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[46] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[45] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[44] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[43] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[42] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[41] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[40] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[39] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[38] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[37] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[36] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[35] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[34] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[33] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[32] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[31] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[30] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[29] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[28] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[27] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[26] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[25] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[24] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[23] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[22] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[21] ) is unused and will be removed from module ip_udp_tx_block.
WARNING: [Synth 8-3332] Sequential element (\ip_header_reg[20] ) is unused and will be removed from module ip_udp_tx_block.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SAMP_DONE_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ped_manager/\win_start_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\ct_ch_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ReadoutControl/internal_SmpClk_SMP_IDLE_status_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ReadoutControl/\next_SmpClk_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trgrec_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wavepedsub/\trig_ctime_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ReadoutControl/\internal_ASIC_SROUT_ENABLE_BITS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_WaveformPedcalcDSP/\niter_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /rw_i_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\queue_i_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\update_req_i0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[2].u_ri /\dw_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /\addr_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[2].u_ri /rw_i_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\queue_i_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /\update_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\update_req_edg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /busy_i_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /\IOw_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[2].u_ri /\IOw_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\u_ram_iface[1].u_ri /\A_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\queue_i_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uut_pedram/\queue_i_reg[0][31] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:04:14 . Memory (MB): peak = 811.605 ; gain = 639.914
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:40 ; elapsed = 00:04:14 . Memory (MB): peak = 811.605 ; gain = 639.914

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |ac701_ethernet_rgmii_example_design_clocks__GC0 |           1|        20|
|2     |ac701_ethernet_rgmii_example_design__GC0        |           1|      2547|
|3     |udp__GC0                                        |           1|      4077|
|4     |ethernet_readout_interface__GC0                 |           1|     14307|
|5     |SerialDataRoutDemux__GB0                        |           1|     10404|
|6     |SerialDataRoutDemux__GB1                        |           1|      2434|
|7     |scrod_top_A5_KLM_9UMB__GCB0                     |           1|      9488|
|8     |scrod_top_A5_KLM_9UMB__GCB1                     |           1|      5621|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen_1/clk_in1' to pin 'clock_generator/clkout1_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen_1/clk_out1' to pin 'clkgen_1/bbstub_clk_out1/O'
info: Source pin 'i_1/clkgen_1/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'i_1/clkgen_1/clk_in1' to 'i_1/gtx_clk_bufg_out'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rx_mac_aclk' to pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk' to pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rgmii_txc' to pin 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/bbstub_rgmii_txc/O'
info: Source pin 'u_ethernet_readout_interface/gen_udp_block.u_eth_top/udp_1/eth_inst/i_0/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/gtx_clk90' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/gtx_clk90' to 'u_ethernet_readout_interface/\gen_udp_block.u_eth_top /udp_1/eth_inst/i_0/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O'
INFO: Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:04:31 . Memory (MB): peak = 882.285 ; gain = 710.594
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ethernet_readout_interface/i_0/mppc_dac_busy_i_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:04:37 . Memory (MB): peak = 932.023 ; gain = 760.332
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:02:03 ; elapsed = 00:04:37 . Memory (MB): peak = 932.023 ; gain = 760.332

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |ac701_ethernet_rgmii_example_design_clocks__GC0 |           1|        20|
|2     |ac701_ethernet_rgmii_example_design__GC0        |           1|      2547|
|3     |udp__GC0                                        |           1|      4077|
|4     |ethernet_readout_interface__GC0                 |           1|     10065|
|5     |SerialDataRoutDemux__GB0                        |           1|     10291|
|6     |SerialDataRoutDemux__GB1                        |           1|      2433|
|7     |scrod_top_A5_KLM_9UMB__GCB0                     |           1|      9411|
|8     |scrod_top_A5_KLM_9UMB__GCB1                     |           1|      5621|
+------+------------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:03 ; elapsed = 00:04:37 . Memory (MB): peak = 932.023 ; gain = 760.332
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:04:50 . Memory (MB): peak = 941.199 ; gain = 769.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:247]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:320]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jose Idlabs/Documents/ac701_ethernet_rgmii_example_targetx/ethernet_readout_interface.vhd:324]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:04:52 . Memory (MB): peak = 941.199 ; gain = 769.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:04:52 . Memory (MB): peak = 941.199 ; gain = 769.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:04:55 . Memory (MB): peak = 941.199 ; gain = 769.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                         | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ac701_ethernet_rgmii_axi_lite_sm    | count_shift_reg[20]     | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ac701_ethernet_rgmii_rx_client_fifo | wr_data_bram_reg[7]     | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|ethernet_readout_interface          | rx_udp_data_i_q6_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |ac701_ethernet_rgmii   |         1|
|2     |tx_fifo                |         1|
|3     |ip_rx_bram             |         1|
|4     |eth_head_fifo          |         1|
|5     |udp_wavtx_fifo_w32r8   |         1|
|6     |udp_stattx_fifo_wr32r8 |         1|
|7     |udp_cmdrx_wr8rd32      |         1|
|8     |srout_bram_blkmem      |         1|
|9     |blk_mem_gen_1          |         1|
|10    |blk_mem_gen_2          |         1|
|11    |blk_mem_gen_v8_3       |         1|
|12    |clkgen                 |         1|
|13    |blk_mem_gen_0          |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |ac701_ethernet_rgmii_bbox |     1|
|2     |blk_mem_gen_0_bbox        |     1|
|3     |blk_mem_gen_1_bbox        |     1|
|4     |blk_mem_gen_2_bbox        |     1|
|5     |blk_mem_gen_v8_3_bbox     |     1|
|6     |clkgen_bbox               |     1|
|7     |eth_head_fifo_bbox        |     1|
|8     |ip_rx_bram_bbox           |     1|
|9     |srout_bram_blkmem_bbox    |     1|
|10    |tx_fifo_bbox              |     1|
|11    |udp_cmdrx_wr8rd32         |     1|
|12    |udp_stattx_fifo_wr32r8    |     1|
|13    |udp_wavtx_fifo_w32r8      |     1|
|14    |BUFG                      |     1|
|15    |BUFGCE                    |     6|
|16    |CARRY4                    |  1161|
|17    |DSP48E1                   |     1|
|18    |IDELAYCTRL                |     1|
|19    |LUT1                      |  2150|
|20    |LUT2                      |  2612|
|21    |LUT3                      |  1490|
|22    |LUT4                      |  1078|
|23    |LUT5                      |  1107|
|24    |LUT6                      |  3819|
|25    |MMCME2_ADV                |     2|
|26    |MUXF7                     |   725|
|27    |MUXF8                     |   329|
|28    |ODDR                      |     1|
|29    |RAM32M                    |     2|
|30    |RAMB36E1                  |     2|
|31    |SRL16E                    |    16|
|32    |SRLC32E                   |     1|
|33    |FDCE                      |   191|
|34    |FDPE                      |    45|
|35    |FDRE                      |  9031|
|36    |FDSE                      |    48|
|37    |LD                        |    58|
|38    |IBUF                      |    30|
|39    |IBUFDS                    |     1|
|40    |IOBUF                     |     1|
|41    |OBUF                      |    36|
|42    |OBUFDS                    |     2|
|43    |OBUFT                     |     1|
+------+--------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                               |Module                                     |Cells |
+------+-------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                    |                                           | 24299|
|2     |  u_ethernet_readout_interface                         |ethernet_readout_interface                 |  9806|
|3     |    \gen_udp_block.u_eth_top                           |eth_top                                    |  4290|
|4     |      udp_1                                            |udp                                        |  4290|
|5     |        eth_inst                                       |ac701_ethernet_rgmii_example_design        |  1669|
|6     |          example_clocks                               |ac701_ethernet_rgmii_example_design_clocks |    20|
|7     |            lock_sync                                  |ac701_ethernet_rgmii_sync_block__1         |     5|
|8     |            mmcm_reset_gen                             |ac701_ethernet_rgmii_reset_sync__9         |     5|
|9     |            clock_generator                            |ac701_ethernet_rgmii_clk_wiz               |     4|
|10    |          example_resets                               |ac701_ethernet_rgmii_example_design_resets |    51|
|11    |            dcm_sync                                   |ac701_ethernet_rgmii_sync_block__11        |     5|
|12    |            glbl_reset_gen                             |ac701_ethernet_rgmii_reset_sync__14        |     5|
|13    |            axi_lite_reset_gen                         |ac701_ethernet_rgmii_reset_sync__15        |     5|
|14    |            gtx_reset_gen                              |ac701_ethernet_rgmii_reset_sync__16        |     5|
|15    |            chk_reset_gen                              |ac701_ethernet_rgmii_reset_sync            |     5|
|16    |          rx_stats_sync                                |ac701_ethernet_rgmii_sync_block__12        |     5|
|17    |          tx_stats_sync                                |ac701_ethernet_rgmii_sync_block            |     5|
|18    |          axi_lite_controller                          |ac701_ethernet_rgmii_axi_lite_sm           |   564|
|19    |            update_speed_sync_inst                     |ac701_ethernet_rgmii_sync_block__10        |     5|
|20    |          trimac_fifo_block                            |ac701_ethernet_rgmii_fifo_block            |   786|
|21    |            trimac_sup_block                           |ac701_ethernet_rgmii_support               |   169|
|22    |              tri_mode_ethernet_mac_support_clocking_i |ac701_ethernet_rgmii_support_clocking      |     3|
|23    |              tri_mode_ethernet_mac_support_resets_i   |ac701_ethernet_rgmii_support_resets        |    30|
|24    |                idelayctrl_reset_gen                   |ac701_ethernet_rgmii_reset_sync__10        |     5|
|25    |                lock_sync                              |ac701_ethernet_rgmii_sync_block__9         |     5|
|26    |                gtx_mmcm_reset_gen                     |ac701_ethernet_rgmii_reset_sync__11        |     5|
|27    |            rx_mac_reset_gen                           |ac701_ethernet_rgmii_reset_sync__12        |     5|
|28    |            tx_mac_reset_gen                           |ac701_ethernet_rgmii_reset_sync__13        |     5|
|29    |            user_side_FIFO                             |ac701_ethernet_rgmii_ten_100_1g_eth_fifo   |   605|
|30    |              tx_fifo_i                                |ac701_ethernet_rgmii_tx_client_fifo        |   372|
|31    |                resync_rd_tran_frame_tog               |ac701_ethernet_rgmii_sync_block__4         |     5|
|32    |                resync_wr_frame_in_fifo                |ac701_ethernet_rgmii_sync_block__5         |     5|
|33    |                resync_wr_frames_in_fifo               |ac701_ethernet_rgmii_sync_block__6         |     5|
|34    |                resync_fif_valid_tog                   |ac701_ethernet_rgmii_sync_block__7         |     5|
|35    |                resync_rd_txfer_tog                    |ac701_ethernet_rgmii_sync_block__8         |     5|
|36    |                tx_ramgen_i                            |ac701_ethernet_rgmii_bram_tdp              |     3|
|37    |              rx_fifo_i                                |ac701_ethernet_rgmii_rx_client_fifo        |   233|
|38    |                resync_wr_store_frame_tog              |ac701_ethernet_rgmii_sync_block__2         |     5|
|39    |                sync_rd_addr_tog                       |ac701_ethernet_rgmii_sync_block__3         |     5|
|40    |                rx_ramgen_i                            |ac701_ethernet_rgmii_bram_tdp__1           |     3|
|41    |        ip_udp_tx_block_inst                           |ip_udp_tx_block                            |  1119|
|42    |        ip_udp_rx_block_inst                           |ip_udp_rx_block                            |  1236|
|43    |        eth_head_inst                                  |eth_head                                   |   256|
|44    |  u_SerialDataRoutDemux                                |SerialDataRoutDemux                        |  6647|
|45    |  u_COUNTER_auto_EXT_TRIG                              |unimacro_COUNTER_LOAD_MACRO                |     1|
|46    |  u_TARGETX_DAC_CONTROL                                |TARGETX_DAC_CONTROL                        |   226|
|47    |  ped_manager                                          |PedestalManagement                         |   360|
|48    |  u_ReadoutControl                                     |ReadoutControl3                            |   489|
|49    |  u_wavepedsub                                         |WaveformPedsubDSP                          |  2242|
|50    |    Inst_PedRAMaccess                                  |PedRAMaccess                               |   408|
|51    |  u_WaveformPedcalcDSP                                 |WaveformPedcalcDSP                         |  1383|
|52    |    Inst_PedRAMaccess                                  |PedRAMaccess__1                            |   378|
|53    |  u_SamplingLgc                                        |SamplingLgc                                |   152|
|54    |  u_DigitizingLgc                                      |DigitizingLgcTX                            |    91|
|55    |  u_trigger_scaler_single_channel_w_timing_gen         |trigger_scaler_single_channel_w_timing_gen |   199|
|56    |    u_trigger_scaler_single_channel                    |trigger_scaler_single_channel              |   116|
|57    |      map_trigger_flip_flop                            |edge_to_pulse_converter                    |     4|
|58    |    u_trigger_scaler_timing_generator                  |trigger_scaler_timing_generator            |    82|
|59    |  u_ped_dac_control                                    |ped_dac_control                            |   219|
|60    |  uut_pedram                                           |SRAMscheduler                              |  2218|
|61    |    \u_ram_iface[0].u_ri                               |SRAMiface2__1                              |   463|
|62    |    \u_ram_iface[1].u_ri                               |SRAMiface2__2                              |   365|
|63    |    \u_ram_iface[2].u_ri                               |SRAMiface2__3                              |   441|
|64    |    \u_ram_iface[3].u_ri                               |SRAMiface2                                 |   455|
+------+-------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:04:55 . Memory (MB): peak = 941.199 ; gain = 769.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:03:27 . Memory (MB): peak = 941.199 ; gain = 356.012
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:04:56 . Memory (MB): peak = 941.199 ; gain = 769.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 13 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  BUFGCE => BUFGCTRL: 6 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 58 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
901 Infos, 416 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:04:23 . Memory (MB): peak = 941.199 ; gain = 672.590
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 941.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 15:48:53 2018...
