---
ASIZE: 16777216
BASEADDRPORT: 1
COUNT: 8
DESCRIPTION: MUH Memory Controller Interface CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: HBM CATTRIP.
      NAME: hbm_cattrip
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 3 uncorrectable error
      NAME: hbm_pc1_3_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 2 uncorrectable error
      NAME: hbm_pc1_2_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 1 uncorrectable error
      NAME: hbm_pc1_1_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 0 uncorrectable error
      NAME: hbm_pc1_0_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 3 uncorrectable error
      NAME: hbm_pc0_3_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 2 uncorrectable error
      NAME: hbm_pc0_2_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 1 uncorrectable error
      NAME: hbm_pc0_1_ucerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 0 uncorrectable error
      NAME: hbm_pc0_0_ucerr
      WIDTH: 1
    - DESCRIPTION: PC1 write data 1 fifo memory uncorrectable error
      NAME: pc1_wr_dat1_fifo_ucerr
      WIDTH: 1
    - DESCRIPTION: PC1 write data 0 fifo memory uncorrectable error
      NAME: pc1_wr_dat0_fifo_ucerr
      WIDTH: 1
    - DESCRIPTION: PC0 write data 1 fifo memory uncorrectable error
      NAME: pc0_wr_dat1_fifo_ucerr
      WIDTH: 1
    - DESCRIPTION: PC0 write data 0 fifo memory uncorrectable error
      NAME: pc0_wr_dat0_fifo_ucerr
      WIDTH: 1
    - DESCRIPTION: SOC to DFI fifo memory uncorrectable error
      NAME: soc_dfi_fifo_ucerr
      WIDTH: 1
    - DESCRIPTION: DFI to SOC fifo memory uncorrectable error
      NAME: dfi_soc_fifo_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: HBM psuedo-channel 1 word 3 correctable error
      NAME: hbm_pc1_3_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 2 correctable error
      NAME: hbm_pc1_2_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 1 correctable error
      NAME: hbm_pc1_1_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 1 word 0 correctable error
      NAME: hbm_pc1_0_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 3 correctable error
      NAME: hbm_pc0_3_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 2 correctable error
      NAME: hbm_pc0_2_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 1 correctable error
      NAME: hbm_pc0_1_cerr
      WIDTH: 1
    - DESCRIPTION: HBM psuedo-channel 0 word 0 correctable error
      NAME: hbm_pc0_0_cerr
      WIDTH: 1
    - DESCRIPTION: PC1 write data 1 fifo memory correctable error
      NAME: pc1_wr_dat1_fifo_cerr
      WIDTH: 1
    - DESCRIPTION: PC1 write data 0 fifo memory correctable error
      NAME: pc1_wr_dat0_fifo_cerr
      WIDTH: 1
    - DESCRIPTION: PC0 write data 1 fifo memory correctable error
      NAME: pc0_wr_dat1_fifo_cerr
      WIDTH: 1
    - DESCRIPTION: PC0 write data 0 fifo memory correctable error
      NAME: pc0_wr_dat0_fifo_cerr
      WIDTH: 1
    - DESCRIPTION: SOC to DFI fifo memory correctable error
      NAME: soc_dfi_fifo_cerr
      WIDTH: 1
    - DESCRIPTION: DFI to SOC fifo memory correctable error
      NAME: dfi_soc_fifo_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: MUH_MCI_AN
PARENTNAME: MUH_1_AN_MUH_DFI_CLK_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: muh_mci_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: muh_mci_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: muh_mci_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: HBM CATTRIP.
        NAME: hbm_cattrip
        WIDTH: 1
      - &2
        DESCRIPTION: HBM psuedo-channel 1 word 3 uncorrectable error
        NAME: hbm_pc1_3_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: HBM psuedo-channel 1 word 2 uncorrectable error
        NAME: hbm_pc1_2_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: HBM psuedo-channel 1 word 1 uncorrectable error
        NAME: hbm_pc1_1_ucerr
        WIDTH: 1
      - &5
        DESCRIPTION: HBM psuedo-channel 1 word 0 uncorrectable error
        NAME: hbm_pc1_0_ucerr
        WIDTH: 1
      - &6
        DESCRIPTION: HBM psuedo-channel 0 word 3 uncorrectable error
        NAME: hbm_pc0_3_ucerr
        WIDTH: 1
      - &7
        DESCRIPTION: HBM psuedo-channel 0 word 2 uncorrectable error
        NAME: hbm_pc0_2_ucerr
        WIDTH: 1
      - &8
        DESCRIPTION: HBM psuedo-channel 0 word 1 uncorrectable error
        NAME: hbm_pc0_1_ucerr
        WIDTH: 1
      - &9
        DESCRIPTION: HBM psuedo-channel 0 word 0 uncorrectable error
        NAME: hbm_pc0_0_ucerr
        WIDTH: 1
      - &10
        DESCRIPTION: PC1 write data 1 fifo memory uncorrectable error
        NAME: pc1_wr_dat1_fifo_ucerr
        WIDTH: 1
      - &11
        DESCRIPTION: PC1 write data 0 fifo memory uncorrectable error
        NAME: pc1_wr_dat0_fifo_ucerr
        WIDTH: 1
      - &12
        DESCRIPTION: PC0 write data 1 fifo memory uncorrectable error
        NAME: pc0_wr_dat1_fifo_ucerr
        WIDTH: 1
      - &13
        DESCRIPTION: PC0 write data 0 fifo memory uncorrectable error
        NAME: pc0_wr_dat0_fifo_ucerr
        WIDTH: 1
      - &14
        DESCRIPTION: SOC to DFI fifo memory uncorrectable error
        NAME: soc_dfi_fifo_ucerr
        WIDTH: 1
      - &15
        DESCRIPTION: DFI to SOC fifo memory uncorrectable error
        NAME: dfi_soc_fifo_ucerr
        WIDTH: 1
    NAME: muh_mci_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: muh_mci_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: muh_mci_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: muh_mci_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: muh_mci_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &16
        DESCRIPTION: HBM psuedo-channel 1 word 3 correctable error
        NAME: hbm_pc1_3_cerr
        WIDTH: 1
      - &17
        DESCRIPTION: HBM psuedo-channel 1 word 2 correctable error
        NAME: hbm_pc1_2_cerr
        WIDTH: 1
      - &18
        DESCRIPTION: HBM psuedo-channel 1 word 1 correctable error
        NAME: hbm_pc1_1_cerr
        WIDTH: 1
      - &19
        DESCRIPTION: HBM psuedo-channel 1 word 0 correctable error
        NAME: hbm_pc1_0_cerr
        WIDTH: 1
      - &20
        DESCRIPTION: HBM psuedo-channel 0 word 3 correctable error
        NAME: hbm_pc0_3_cerr
        WIDTH: 1
      - &21
        DESCRIPTION: HBM psuedo-channel 0 word 2 correctable error
        NAME: hbm_pc0_2_cerr
        WIDTH: 1
      - &22
        DESCRIPTION: HBM psuedo-channel 0 word 1 correctable error
        NAME: hbm_pc0_1_cerr
        WIDTH: 1
      - &23
        DESCRIPTION: HBM psuedo-channel 0 word 0 correctable error
        NAME: hbm_pc0_0_cerr
        WIDTH: 1
      - &24
        DESCRIPTION: PC1 write data 1 fifo memory correctable error
        NAME: pc1_wr_dat1_fifo_cerr
        WIDTH: 1
      - &25
        DESCRIPTION: PC1 write data 0 fifo memory correctable error
        NAME: pc1_wr_dat0_fifo_cerr
        WIDTH: 1
      - &26
        DESCRIPTION: PC0 write data 1 fifo memory correctable error
        NAME: pc0_wr_dat1_fifo_cerr
        WIDTH: 1
      - &27
        DESCRIPTION: PC0 write data 0 fifo memory correctable error
        NAME: pc0_wr_dat0_fifo_cerr
        WIDTH: 1
      - &28
        DESCRIPTION: SOC to DFI fifo memory correctable error
        NAME: soc_dfi_fifo_cerr
        WIDTH: 1
      - &29
        DESCRIPTION: DFI to SOC fifo memory correctable error
        NAME: dfi_soc_fifo_cerr
        WIDTH: 1
    NAME: muh_mci_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
    NAME: muh_mci_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
    NAME: muh_mci_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
    NAME: muh_mci_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
    NAME: muh_mci_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for MU_CFG Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: muh_mci_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: muh_mci_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: muh_mci_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU MCI memory error inject valid
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PC1 write data 1 fifo memory
        NAME: pc1_wr_dat1_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC1 write data 0 fifo memory
        NAME: pc1_wr_dat0_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC0 write data 1 fifo memory
        NAME: pc0_wr_dat1_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC0 write data 0 fifo memory
        NAME: pc0_wr_dat0_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SOC to DFI fifo memory
        NAME: soc_dfi_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DFI to SOC fifo memory
        NAME: dfi_soc_fifo
        WIDTH: 1
    NAME: muh_mci_err_inj_valid
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU MCI memory error inject type
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PC1 write data 1 fifo memory
        NAME: pc1_wr_dat1_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC1 write data 0 fifo memory
        NAME: pc1_wr_dat0_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC0 write data 1 fifo memory
        NAME: pc0_wr_dat1_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: PC0 write data 0 fifo memory
        NAME: pc0_wr_dat0_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SOC to DFI fifo memory
        NAME: soc_dfi_fifo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DFI to SOC fifo memory
        NAME: dfi_soc_fifo
        WIDTH: 1
    NAME: muh_mci_err_inj_type
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
          
                                            [27] "hbm_pc1_3_cerr",
                                            [26] "hbm_pc1_2_cerr",
                                            [25] "hbm_pc1_1_cerr",
                                            [24] "hbm_pc1_0_cerr",
                                            [23] "hbm_pc1_3_cerr",
                                            [22] "hbm_pc0_2_cerr",
                                            [21] "hbm_pc0_1_cerr",
                                            [20] "hbm_pc0_0_cerr",
          
                                            [19] "pc1_wr_dat1_fifo_cerr",
                                            [18] "pc1_wr_dat0_fifo_cerr",
                                            [17] "pc0_wr_dat1_fifo_cerr",
                                            [16] "pc0_wr_dat0_fifo_cerr",
                                            [15] "soc_dfi_fifo_cerr",
                                            [14] "dfi_soc_fifo_cerr",
          
                                            [13] "hbm_pc1_3_ucerr",
                                            [12] "hbm_pc1_2_ucerr",
                                            [11] "hbm_pc1_1_ucerr",
                                            [10] "hbm_pc1_0_ucerr",
                                            [9]  "hbm_pc1_3_ucerr",
                                            [8]  "hbm_pc0_2_ucerr",
                                            [7]  "hbm_pc0_1_ucerr",
                                            [6]  "hbm_pc0_0_ucerr",
          
                                            [5]  "pc1_wr_dat1_fifo_ucerr",
                                            [4]  "pc1_wr_dat0_fifo_ucerr",
                                            [3]  "pc0_wr_dat1_fifo_ucerr",
                                            [2]  "pc0_wr_dat0_fifo_ucerr",
                                            [1]  "soc_dfi_fifo_ucerr",
                                            [0]  "dfi_soc_fifo_ucerr",
                                           
        NAME: val
        WIDTH: 28
    NAME: muh_mci_log_err
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: muh_mci_log_syn
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 26
    NAME: muh_mci_log_addr
    TEST_ATTR: 0
  - ATTR: 6
    DESCRIPTION: 'Access to NWL controller config '
    ENTRIES: 65536
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: val
        WIDTH: 32
    NAME: muh_mci_nwl_cfg
XASIZE: 16777216
