# Verification Library

This project will contain a few VHDL packages for verification purposes.

![log structure](./docs/log_structure.png)