
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   18.31 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.30    0.02   18.33 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   18.54 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.08    0.00   18.54 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   18.83 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.83 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   19.08 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.09 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   19.36 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.37 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   19.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.43    0.00   19.75 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   19.92 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.24    0.00   19.92 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.08   21.00 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.12    0.00   21.00 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   21.62 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.12    0.00   21.62 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.62   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.03 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.93   clock uncertainty
                          0.00   30.93   clock reconvergence pessimism
                         -0.15   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -21.62   data arrival time
-----------------------------------------------------------------------------
                                  9.17   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   18.31 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.30    0.02   18.33 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   18.54 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.08    0.00   18.54 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   18.83 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.83 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   19.08 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.09 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   19.36 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.37 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   19.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.43    0.00   19.75 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.17   19.91 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.23    0.00   19.91 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.13    1.08   20.99 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.13    0.00   20.99 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.11    0.61   21.61 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.11    0.00   21.61 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.61   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.14   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -21.61   data arrival time
-----------------------------------------------------------------------------
                                  9.19   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   20.41 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.22    0.00   20.41 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.19   20.60 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.22    0.00   20.60 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   21.17 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.11    0.00   21.17 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.05 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -21.17   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.00   20.05 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   20.39 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.19    0.00   20.39 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   20.53 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.16    0.00   20.53 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.59   21.12 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.15    0.00   21.12 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.78   library setup time
                                 30.78   data required time
-----------------------------------------------------------------------------
                                 30.78   data required time
                                -21.12   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.39 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.39 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.19   20.58 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.22    0.00   20.58 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.57   21.15 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.12    0.00   21.15 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.15   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.39 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.39 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.18    0.16   20.55 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.18    0.00   20.55 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.11 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.10    0.00   21.11 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -21.11   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.00   20.05 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   20.39 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.19    0.00   20.39 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   20.53 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.16    0.00   20.53 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   21.09 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.11    0.00   21.09 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.78   library setup time
                                 30.78   data required time
-----------------------------------------------------------------------------
                                 30.78   data required time
                                -21.09   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   20.41 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.22    0.00   20.41 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.14   20.55 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.14    0.00   20.55 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.10 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.10    0.00   21.10 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.05 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -21.10   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.00   20.05 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   20.39 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.19    0.00   20.39 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.17   20.55 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.19    0.00   20.55 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.11 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.10    0.00   21.11 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.11   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.39 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.39 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.54 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.16    0.00   20.54 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.09 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.09    0.00   21.09 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -21.09   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   20.41 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.22    0.00   20.41 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   20.56 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.15    0.00   20.56 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.11 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.10    0.00   21.11 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.12   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.11   data arrival time
-----------------------------------------------------------------------------
                                  9.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.39 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.39 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.54 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.16    0.00   20.54 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.08    0.54   21.08 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.08    0.00   21.08 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.04 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -21.08   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.01   20.05 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   20.41 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.22    0.00   20.41 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.56 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.16    0.00   20.56 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.11 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.09    0.00   21.11 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01   30.86 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   31.04 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.05 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.12   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.11   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   20.68 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.28    0.00   20.68 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.94 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.08    0.00   20.94 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   21.08 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.07    0.00   21.08 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.08   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.00   20.05 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   20.39 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.19    0.00   20.39 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.14   20.53 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.15    0.00   20.53 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.08 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.10    0.00   21.08 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.08   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   20.68 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.28    0.00   20.68 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   20.95 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.09    0.00   20.95 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   21.09 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.07    0.00   21.09 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.13   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.09   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   20.68 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.28    0.00   20.68 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.94 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.08    0.00   20.94 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.07 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.06    0.00   21.07 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.07   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.67 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.67 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.93 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.08    0.00   20.93 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.06 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.06    0.00   21.06 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.06   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   20.68 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.28    0.00   20.68 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.95 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.08    0.00   20.95 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.07 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.06    0.00   21.07 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.13   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.07   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.67 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.67 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.93 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.08    0.00   20.93 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.06 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.06    0.00   21.06 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.13   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -21.06   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.67 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.67 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.93 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.08    0.00   20.93 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   21.06 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.07    0.00   21.06 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.13   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.06   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.67 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.67 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.93 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.08    0.00   20.93 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.06 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.06    0.00   21.06 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.13   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -21.06   data arrival time
-----------------------------------------------------------------------------
                                  9.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   20.04 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.33    0.00   20.05 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.21   20.26 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.21    0.00   20.26 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   20.81 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.10    0.00   20.81 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.03 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.93   clock uncertainty
                          0.00   30.93   clock reconvergence pessimism
                         -0.15   30.78   library setup time
                                 30.78   data required time
-----------------------------------------------------------------------------
                                 30.78   data required time
                                -20.81   data arrival time
-----------------------------------------------------------------------------
                                  9.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   20.23 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.12    0.00   20.23 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   20.51 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.30    0.00   20.51 ^ mprj/_327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.11   20.62 v mprj/_327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_161_ (net)
                  0.14    0.00   20.62 v mprj/_328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.17   20.79 ^ mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.20    0.00   20.79 ^ mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.79   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.16   30.78   library setup time
                                 30.78   data required time
-----------------------------------------------------------------------------
                                 30.78   data required time
                                -20.79   data arrival time
-----------------------------------------------------------------------------
                                  9.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   20.23 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.12    0.00   20.23 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   20.51 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.30    0.00   20.51 ^ mprj/_323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11   20.62 v mprj/_323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_159_ (net)
                  0.15    0.00   20.62 v mprj/_324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.18   20.80 ^ mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.21    0.00   20.80 ^ mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -20.80   data arrival time
-----------------------------------------------------------------------------
                                 10.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   20.23 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.12    0.00   20.23 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   20.51 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.30    0.00   20.51 ^ mprj/_305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11   20.62 v mprj/_305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_149_ (net)
                  0.15    0.00   20.62 v mprj/_306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.17   20.78 ^ mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.19    0.00   20.78 ^ mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -20.78   data arrival time
-----------------------------------------------------------------------------
                                 10.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   20.36 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.33    0.00   20.36 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   20.70 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.35    0.00   20.70 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   20.76 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.15    0.00   20.76 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   31.04 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -20.76   data arrival time
-----------------------------------------------------------------------------
                                 10.02   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   20.23 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.12    0.00   20.23 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   20.51 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.30    0.00   20.51 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.11   20.62 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.16    0.00   20.62 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16   20.78 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.19    0.00   20.78 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.14   30.81   library setup time
                                 30.81   data required time
-----------------------------------------------------------------------------
                                 30.81   data required time
                                -20.78   data arrival time
-----------------------------------------------------------------------------
                                 10.02   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   20.36 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.33    0.00   20.36 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   20.70 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.35    0.00   20.70 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.77 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.16    0.00   20.77 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -20.77   data arrival time
-----------------------------------------------------------------------------
                                 10.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   20.36 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.33    0.00   20.36 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   20.70 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.35    0.00   20.70 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.76 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.16    0.00   20.76 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.15   30.80   library setup time
                                 30.80   data required time
-----------------------------------------------------------------------------
                                 30.80   data required time
                                -20.76   data arrival time
-----------------------------------------------------------------------------
                                 10.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.66 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.08    0.00   20.66 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   20.79 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.06    0.00   20.79 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.79   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.12   30.82   library setup time
                                 30.82   data required time
-----------------------------------------------------------------------------
                                 30.82   data required time
                                -20.79   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.19    0.02   18.30 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   18.56 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.56 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.67 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.67 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   20.01 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.48    0.00   20.01 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   20.39 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.30    0.00   20.39 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.32   20.71 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.33    0.00   20.71 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   31.05 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.05 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.95   clock uncertainty
                          0.00   30.95   clock reconvergence pessimism
                         -0.16   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -20.71   data arrival time
-----------------------------------------------------------------------------
                                 10.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   18.31 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.30    0.02   18.33 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   18.54 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.08    0.00   18.54 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   18.83 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.83 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   19.08 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.09 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   19.36 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.37 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   19.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.43    0.00   19.74 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.17   19.91 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.23    0.00   19.91 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.66   20.57 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.12    0.00   20.57 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.90 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.90 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   30.54 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01   30.55 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   30.86 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00   30.86 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.03 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.04 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   30.94   clock uncertainty
                          0.00   30.94   clock reconvergence pessimism
                         -0.15   30.79   library setup time
                                 30.79   data required time
-----------------------------------------------------------------------------
                                 30.79   data required time
                                -20.57   data arrival time
-----------------------------------------------------------------------------
                                 10.22   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.11 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.68    0.87    7.98 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  0.68    0.02    8.00 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.29 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.29    0.01    8.30 ^ wbs_dat_o[5] (out)
                                  8.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.30   data arrival time
-----------------------------------------------------------------------------
                                 17.63   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.59    0.82    7.94 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  0.59    0.02    7.95 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.25 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.29    0.01    8.25 ^ wbs_dat_o[12] (out)
                                  8.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 17.68   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.60    0.82    7.93 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  0.60    0.02    7.94 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.23 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.29    0.01    8.24 ^ wbs_dat_o[13] (out)
                                  8.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                 17.69   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.54    0.79    7.91 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.54    0.01    7.92 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.22 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.29    0.01    8.22 ^ wbs_dat_o[7] (out)
                                  8.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                 17.71   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.11 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.49    0.76    7.87 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.49    0.01    7.87 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.16 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.29    0.01    8.17 ^ wbs_dat_o[9] (out)
                                  8.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.46    0.75    7.87 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.46    0.01    7.87 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.16 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.28    0.01    8.17 ^ wbs_dat_o[15] (out)
                                  8.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.45    0.74    7.86 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.45    0.01    7.87 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.16 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.29    0.01    8.16 ^ wbs_dat_o[11] (out)
                                  8.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 17.77   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.45    0.74    7.85 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.45    0.01    7.86 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.15 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.28    0.01    8.16 ^ wbs_dat_o[14] (out)
                                  8.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 17.77   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.44    0.70    7.82 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.45    0.04    7.86 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.15 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.29    0.01    8.16 ^ wbs_dat_o[0] (out)
                                  8.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 17.77   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.41    0.69    7.81 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.42    0.03    7.84 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.12 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.29    0.01    8.13 ^ wbs_dat_o[8] (out)
                                  8.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.13   data arrival time
-----------------------------------------------------------------------------
                                 17.80   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.40    0.69    7.80 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.41    0.03    7.83 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.12 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.29    0.01    8.13 ^ wbs_dat_o[1] (out)
                                  8.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.13   data arrival time
-----------------------------------------------------------------------------
                                 17.80   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.64    7.75 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.33    0.02    7.77 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.05 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.29    0.01    8.06 ^ wbs_dat_o[4] (out)
                                  8.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.06   data arrival time
-----------------------------------------------------------------------------
                                 17.87   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.28    0.62    7.74 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.28    0.02    7.75 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.03 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.29    0.01    8.04 ^ wbs_dat_o[3] (out)
                                  8.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.04   data arrival time
-----------------------------------------------------------------------------
                                 17.89   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.30    0.63    7.73 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.30    0.02    7.75 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.03 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.28    0.01    8.04 ^ wbs_dat_o[10] (out)
                                  8.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.04   data arrival time
-----------------------------------------------------------------------------
                                 17.89   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.61    7.72 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.27    0.02    7.73 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.01 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.29    0.01    8.02 ^ wbs_dat_o[2] (out)
                                  8.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.02   data arrival time
-----------------------------------------------------------------------------
                                 17.91   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.08    0.25    0.60    7.72 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.25    0.01    7.73 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.01 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.29    0.01    8.01 ^ wbs_dat_o[6] (out)
                                  8.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                 17.92   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.22    0.56    7.67 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.22    0.00    7.67 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.21    0.27    7.94 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.21    0.00    7.95 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    0.39    0.35    8.30 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.39    0.00    8.30 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    0.51    0.46    8.76 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.51    0.01    8.77 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.30    9.07 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.23    0.00    9.07 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.34 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.01    9.34 ^ la_data_out[6] (out)
                                  9.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.34   data arrival time
-----------------------------------------------------------------------------
                                 19.21   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.23    0.56    7.68 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.23    0.00    7.68 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.28    0.25    7.93 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.28    0.00    7.93 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.18    0.24    8.17 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.18    0.00    8.17 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.33    0.37    8.54 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.34    0.01    8.55 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.28    8.84 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.24    0.00    8.84 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.11 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.01    9.12 ^ la_data_out[4] (out)
                                  9.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.12   data arrival time
-----------------------------------------------------------------------------
                                 19.43   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.27    0.59    7.70 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.27    0.00    7.70 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.19    0.27    0.26    7.96 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.27    0.00    7.96 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    0.59    0.47    8.43 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  0.59    0.01    8.44 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.31    8.75 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.25    0.00    8.75 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    9.03 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.01    9.04 ^ la_data_out[2] (out)
                                  9.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.04   data arrival time
-----------------------------------------------------------------------------
                                 19.51   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.74    0.87    7.99 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  0.74    0.00    7.99 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    0.49    0.41    8.40 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.49    0.02    8.42 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.72 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.24    0.00    8.72 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.99 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.01    9.00 ^ la_data_out[7] (out)
                                  9.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.00   data arrival time
-----------------------------------------------------------------------------
                                 19.55   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    0.66    0.82    7.93 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  0.66    0.00    7.93 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    0.45    0.40    8.33 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.45    0.00    8.34 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.31    8.65 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.27    0.00    8.65 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.93 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.29    0.01    8.93 ^ la_data_out[9] (out)
                                  8.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.93   data arrival time
-----------------------------------------------------------------------------
                                 19.62   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    0.61    0.80    7.92 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  0.61    0.00    7.92 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.33    0.44    8.36 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.33    0.01    8.37 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.65 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.23    0.00    8.65 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.92 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.01    8.93 ^ la_data_out[5] (out)
                                  8.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.93   data arrival time
-----------------------------------------------------------------------------
                                 19.62   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    0.53    0.76    7.87 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.53    0.00    7.87 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.32    0.42    8.30 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.32    0.01    8.31 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.27    8.58 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.23    0.00    8.58 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.86 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.01    8.86 ^ la_data_out[3] (out)
                                  8.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.86   data arrival time
-----------------------------------------------------------------------------
                                 19.69   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.67 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.24    0.00    7.67 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.19    0.26    0.25    7.92 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.26    0.00    7.92 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.22    0.26    8.18 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.22    0.00    8.18 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.43 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.23    0.00    8.44 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.71 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.01    8.71 ^ la_data_out[12] (out)
                                  8.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                 19.84   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    0.77    0.89    7.99 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  0.77    0.00    7.99 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.33    8.32 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.25    0.00    8.32 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.60 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.01    8.60 ^ la_data_out[8] (out)
                                  8.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.60   data arrival time
-----------------------------------------------------------------------------
                                 19.95   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.63    0.81    7.92 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  0.63    0.00    7.92 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.33    8.25 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.27    0.00    8.25 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.53 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.01    8.53 ^ la_data_out[11] (out)
                                  8.53   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                 20.02   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.43    0.71    7.82 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.43    0.00    7.82 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.47    0.41    8.23 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.47    0.01    8.24 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.53 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.00    8.53 ^ la_data_out[0] (out)
                                  8.53   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                 20.02   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.63    0.82    7.92 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  0.63    0.00    7.92 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.23 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.23    0.00    8.23 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.50 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.01    8.51 ^ la_data_out[13] (out)
                                  8.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.51   data arrival time
-----------------------------------------------------------------------------
                                 20.04   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.61    0.82    7.93 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  0.61    0.01    7.94 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.25    0.28    8.22 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.25    0.00    8.22 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.49 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.00    8.50 ^ la_data_out[1] (out)
                                  8.50   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                 20.05   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    0.54    0.77    7.88 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.54    0.00    7.88 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.19 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.24    0.00    8.19 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.46 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.01    8.47 ^ la_data_out[14] (out)
                                  8.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                 20.08   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    0.49    0.74    7.85 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.49    0.00    7.85 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.31    0.31    8.16 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.31    0.00    8.16 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.44 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.28    0.01    8.45 ^ la_data_out[15] (out)
                                  8.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.45   data arrival time
-----------------------------------------------------------------------------
                                 20.10   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.28    0.59    7.69 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.28    0.00    7.69 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.27    0.28    7.97 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.27    0.00    7.97 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.25 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.28    0.01    8.26 ^ la_data_out[10] (out)
                                  8.26   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.26   data arrival time
-----------------------------------------------------------------------------
                                 20.29   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.85 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.85 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.00    0.01    6.56 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.91 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.12 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    0.61    0.82    7.93 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  0.62    0.04    7.98 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.27 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.29    0.01    8.28 ^ wbs_ack_o (out)
                                  8.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 37.86   slack (MET)



worst slack corner Fastest: 9.1701
======================= Slowest Corner ===================================

Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.42 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.17    0.00   19.42 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.81    0.00   20.09 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.12 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.65    0.00   21.12 v mprj/_267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.65    1.18   22.30 ^ mprj/_267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_119_ (net)
                  1.65    0.00   22.30 ^ mprj/hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.55 ^ mprj/hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net301 (net)
                  0.29    0.00   25.55 ^ mprj/hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.32    1.80   27.35 ^ mprj/hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net252 (net)
                  0.32    0.00   27.35 ^ mprj/_268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.25   27.60 v mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.32    0.00   27.60 v mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    2.09   29.69 v mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.46    0.00   29.69 v mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.69   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.57   32.52   library setup time
                                 32.52   data required time
-----------------------------------------------------------------------------
                                 32.52   data required time
                                -29.69   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.42 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.17    0.00   19.42 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.81    0.00   20.09 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.12 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.65    0.00   21.12 v mprj/_284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.51    1.10   22.22 ^ mprj/_284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_133_ (net)
                  1.51    0.00   22.22 ^ mprj/hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.45 ^ mprj/hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net292 (net)
                  0.27    0.00   25.45 ^ mprj/hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.88   27.33 ^ mprj/hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net228 (net)
                  0.42    0.00   27.33 ^ mprj/_285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.27   27.60 v mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.31    0.00   27.60 v mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    2.00   29.60 v mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.38    0.00   29.60 v mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.54   32.55   library setup time
                                 32.55   data required time
-----------------------------------------------------------------------------
                                 32.55   data required time
                                -29.60   data arrival time
-----------------------------------------------------------------------------
                                  2.95   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.42 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.17    0.00   19.42 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.81    0.00   20.09 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.12 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.65    0.00   21.12 v mprj/_277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.71    1.22   22.34 ^ mprj/_277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_127_ (net)
                  1.71    0.00   22.34 ^ mprj/hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.56 ^ mprj/hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net290 (net)
                  0.26    0.00   25.56 ^ mprj/hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.81   27.38 ^ mprj/hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net264 (net)
                  0.34    0.00   27.38 ^ mprj/_278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.25   27.62 v mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.31    0.00   27.62 v mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.97   29.59 v mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.36    0.00   29.59 v mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.51   32.59   library setup time
                                 32.59   data required time
-----------------------------------------------------------------------------
                                 32.59   data required time
                                -29.59   data arrival time
-----------------------------------------------------------------------------
                                  2.99   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.42 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.17    0.00   19.42 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.81    0.00   20.09 v mprj/_302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.77    1.28   21.37 ^ mprj/_302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_147_ (net)
                  1.77    0.00   21.37 ^ mprj/hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.32    3.28   24.65 ^ mprj/hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net297 (net)
                  0.32    0.00   24.65 ^ mprj/hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.86   26.51 ^ mprj/hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net236 (net)
                  0.39    0.00   26.51 ^ mprj/_303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.29   26.80 v mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.39    0.00   26.80 v mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   28.80 v mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.36    0.00   28.80 v mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.54   32.55   library setup time
                                 32.55   data required time
-----------------------------------------------------------------------------
                                 32.55   data required time
                                -28.80   data arrival time
-----------------------------------------------------------------------------
                                  3.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   18.71 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.76    0.02   18.73 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.32 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.32 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   20.10 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.69    0.00   20.10 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   20.85 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.78    0.00   20.86 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   21.73 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.69    0.01   21.74 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   22.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.14    0.00   22.78 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.61    0.49   23.27 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.61    0.00   23.27 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.36    3.51   26.78 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.36    0.00   26.78 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   28.77 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.36    0.00   28.77 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.53   32.55   library setup time
                                 32.55   data required time
-----------------------------------------------------------------------------
                                 32.55   data required time
                                -28.77   data arrival time
-----------------------------------------------------------------------------
                                  3.78   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.84    0.00   19.03 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05    0.91    1.22   20.24 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  0.91    0.00   20.24 v mprj/_247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.61    1.21   21.45 ^ mprj/_247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_102_ (net)
                  1.61    0.00   21.45 ^ mprj/hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   24.71 ^ mprj/hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net309 (net)
                  0.30    0.00   24.71 ^ mprj/hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.37    1.84   26.55 ^ mprj/hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net256 (net)
                  0.37    0.00   26.55 ^ mprj/_248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.24   26.79 v mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.32    0.00   26.79 v mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.97   28.76 v mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.36    0.00   28.76 v mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.53   32.59   library setup time
                                 32.59   data required time
-----------------------------------------------------------------------------
                                 32.59   data required time
                                -28.76   data arrival time
-----------------------------------------------------------------------------
                                  3.83   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.84    0.00   19.03 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05    0.91    1.22   20.24 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  0.91    0.00   20.24 v mprj/_222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.44    1.21   21.45 ^ mprj/_222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_082_ (net)
                  1.44    0.00   21.45 ^ mprj/hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.25   24.70 ^ mprj/hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net299 (net)
                  0.28    0.00   24.70 ^ mprj/hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.80   26.51 ^ mprj/hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net232 (net)
                  0.33    0.00   26.51 ^ mprj/_223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.27   26.77 v mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.35    0.00   26.77 v mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   28.76 v mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.36    0.00   28.76 v mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.21 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.11   clock uncertainty
                          0.00   33.11   clock reconvergence pessimism
                         -0.53   32.59   library setup time
                                 32.59   data required time
-----------------------------------------------------------------------------
                                 32.59   data required time
                                -28.76   data arrival time
-----------------------------------------------------------------------------
                                  3.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   18.71 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.76    0.02   18.73 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.32 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.32 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   20.10 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.69    0.00   20.10 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   20.85 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.78    0.00   20.86 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   21.73 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.69    0.01   21.74 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   22.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.14    0.00   22.78 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.59    0.47   23.25 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.59    0.00   23.25 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.38    3.53   26.78 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.38    0.00   26.78 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.98   28.76 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.34    0.00   28.76 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.76   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.21 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.11   clock uncertainty
                          0.00   33.11   clock reconvergence pessimism
                         -0.52   32.59   library setup time
                                 32.59   data required time
-----------------------------------------------------------------------------
                                 32.59   data required time
                                -28.76   data arrival time
-----------------------------------------------------------------------------
                                  3.83   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.42 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.17    0.00   19.42 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.81    0.00   20.09 v mprj/_287_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.48    1.11   21.20 ^ mprj/_287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_135_ (net)
                  1.48    0.00   21.20 ^ mprj/hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   24.43 ^ mprj/hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net303 (net)
                  0.26    0.00   24.43 ^ mprj/hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.85   26.28 ^ mprj/hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net240 (net)
                  0.39    0.00   26.28 ^ mprj/_288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   26.57 v mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.36    0.00   26.57 v mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   28.57 v mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.36    0.00   28.57 v mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.51   32.58   library setup time
                                 32.58   data required time
-----------------------------------------------------------------------------
                                 32.58   data required time
                                -28.57   data arrival time
-----------------------------------------------------------------------------
                                  4.02   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.84    0.00   19.03 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.62    0.94   19.97 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.62    0.00   19.97 v mprj/_235_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.42    1.04   21.01 ^ mprj/_235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_092_ (net)
                  1.42    0.00   21.01 ^ mprj/hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.25   24.26 ^ mprj/hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net305 (net)
                  0.28    0.00   24.26 ^ mprj/hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.44    1.89   26.14 ^ mprj/hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net244 (net)
                  0.44    0.00   26.15 ^ mprj/_236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.27   26.42 v mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.33    0.00   26.42 v mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    1.97   28.39 v mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.35    0.00   28.39 v mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.53   32.59   library setup time
                                 32.59   data required time
-----------------------------------------------------------------------------
                                 32.59   data required time
                                -28.39   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.84    0.00   19.03 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.62    0.94   19.97 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.62    0.00   19.97 v mprj/_227_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.54    1.11   21.08 ^ mprj/_227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_086_ (net)
                  1.54    0.00   21.08 ^ mprj/hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.23   24.32 ^ mprj/hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net311 (net)
                  0.27    0.00   24.32 ^ mprj/hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.82   26.14 ^ mprj/hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net248 (net)
                  0.35    0.00   26.14 ^ mprj/_228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.25   26.39 v mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.33    0.00   26.39 v mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.95   28.34 v mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.34    0.00   28.34 v mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.52   32.60   library setup time
                                 32.60   data required time
-----------------------------------------------------------------------------
                                 32.60   data required time
                                -28.34   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.87    0.02   12.20 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.54    0.00   13.40 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.64    0.00   13.89 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.54    0.00   17.61 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.01    0.00   18.34 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.84    0.00   19.03 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.62    0.94   19.97 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.62    0.00   19.97 v mprj/_241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.00    1.27    0.95   20.92 ^ mprj/_241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_097_ (net)
                  1.27    0.00   20.92 ^ mprj/hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   24.16 ^ mprj/hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net307 (net)
                  0.27    0.00   24.16 ^ mprj/hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    1.85   26.00 ^ mprj/hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net272 (net)
                  0.38    0.00   26.00 ^ mprj/_242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.25   26.25 v mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.33    0.00   26.25 v mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    1.99   28.24 v mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.37    0.00   28.24 v mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.24   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.50   32.61   library setup time
                                 32.61   data required time
-----------------------------------------------------------------------------
                                 32.61   data required time
                                -28.24   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   24.09 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.91    0.01   24.10 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.57    1.00   25.10 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.57    0.00   25.10 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.55   25.65 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.64    0.00   25.65 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.31    1.84   27.49 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.31    0.00   27.49 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.47   32.64   library setup time
                                 32.64   data required time
-----------------------------------------------------------------------------
                                 32.64   data required time
                                -27.49   data arrival time
-----------------------------------------------------------------------------
                                  5.16   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   24.09 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.91    0.01   24.10 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.96   25.06 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.52    0.00   25.06 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.65    0.54   25.59 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.65    0.00   25.59 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.86   27.45 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.34    0.00   27.45 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.46   32.66   library setup time
                                 32.66   data required time
-----------------------------------------------------------------------------
                                 32.66   data required time
                                -27.45   data arrival time
-----------------------------------------------------------------------------
                                  5.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   24.09 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.91    0.01   24.10 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.57    1.00   25.10 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.57    0.00   25.10 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.46    0.42   25.52 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.46    0.00   25.52 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.26    1.78   27.30 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.26    0.00   27.30 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01   32.71 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   33.21 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.22 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.12   clock uncertainty
                          0.00   33.12   clock reconvergence pessimism
                         -0.44   32.67   library setup time
                                 32.67   data required time
-----------------------------------------------------------------------------
                                 32.67   data required time
                                -27.30   data arrival time
-----------------------------------------------------------------------------
                                  5.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   25.91 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.75    0.00   25.91 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   26.70 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.22    0.00   26.70 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   27.07 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.20    0.00   27.07 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.47   32.63   library setup time
                                 32.63   data required time
-----------------------------------------------------------------------------
                                 32.63   data required time
                                -27.07   data arrival time
-----------------------------------------------------------------------------
                                  5.56   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   25.91 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.75    0.00   25.91 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.80   26.71 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.24    0.00   26.71 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   27.10 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.20    0.00   27.10 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.46   32.67   library setup time
                                 32.67   data required time
-----------------------------------------------------------------------------
                                 32.67   data required time
                                -27.10   data arrival time
-----------------------------------------------------------------------------
                                  5.58   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   25.88 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.71    0.00   25.89 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.67 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.22    0.00   26.67 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   27.03 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.17    0.00   27.03 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.03   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.48   32.62   library setup time
                                 32.62   data required time
-----------------------------------------------------------------------------
                                 32.62   data required time
                                -27.03   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   25.91 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.75    0.00   25.91 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.69 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.22    0.00   26.69 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   27.04 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.17    0.00   27.04 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.46   32.63   library setup time
                                 32.63   data required time
-----------------------------------------------------------------------------
                                 32.63   data required time
                                -27.04   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   25.88 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.71    0.00   25.88 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.66 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.22    0.00   26.66 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.02 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.18    0.00   27.02 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.48   32.61   library setup time
                                 32.61   data required time
-----------------------------------------------------------------------------
                                 32.61   data required time
                                -27.02   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   25.91 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.75    0.00   25.91 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.70 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.23    0.00   26.70 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.06 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.18    0.00   27.06 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.47   32.66   library setup time
                                 32.66   data required time
-----------------------------------------------------------------------------
                                 32.66   data required time
                                -27.06   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   25.88 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.71    0.00   25.89 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.67 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.23    0.00   26.67 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   27.04 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.18    0.00   27.04 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.47   32.65   library setup time
                                 32.65   data required time
-----------------------------------------------------------------------------
                                 32.65   data required time
                                -27.04   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   25.88 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.71    0.00   25.88 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.66 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.22    0.00   26.66 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.02 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.18    0.00   27.02 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.47   32.66   library setup time
                                 32.66   data required time
-----------------------------------------------------------------------------
                                 32.66   data required time
                                -27.02   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   24.67 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.31    0.00   24.67 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   25.44 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.78    0.00   25.44 ^ mprj/_327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.37    0.31   25.75 v mprj/_327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_161_ (net)
                  0.37    0.00   25.75 v mprj/_328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.58    0.52   26.27 ^ mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.58    0.00   26.27 ^ mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.52   32.58   library setup time
                                 32.58   data required time
-----------------------------------------------------------------------------
                                 32.58   data required time
                                -26.27   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   24.67 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.31    0.00   24.67 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   25.44 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.78    0.00   25.44 ^ mprj/_323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.38    0.31   25.75 v mprj/_323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_159_ (net)
                  0.38    0.00   25.75 v mprj/_324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.54   26.29 ^ mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.61    0.00   26.29 ^ mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.29   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.51   32.62   library setup time
                                 32.62   data required time
-----------------------------------------------------------------------------
                                 32.62   data required time
                                -26.29   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   24.67 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.31    0.00   24.67 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   25.44 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.78    0.00   25.44 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.41    0.32   25.76 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.41    0.00   25.76 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.53    0.49   26.25 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.53    0.00   26.25 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.51   32.61   library setup time
                                 32.61   data required time
-----------------------------------------------------------------------------
                                 32.61   data required time
                                -26.25   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   24.67 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.31    0.00   24.67 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   25.44 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.78    0.00   25.44 ^ mprj/_305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.40    0.31   25.75 v mprj/_305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_149_ (net)
                  0.40    0.00   25.75 v mprj/_306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.55    0.51   26.26 ^ mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.55    0.00   26.26 ^ mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.26   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.51   32.62   library setup time
                                 32.62   data required time
-----------------------------------------------------------------------------
                                 32.62   data required time
                                -26.26   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   25.92 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.22    0.00   25.92 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   26.28 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.18    0.00   26.28 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.28   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.45   32.67   library setup time
                                 32.67   data required time
-----------------------------------------------------------------------------
                                 32.67   data required time
                                -26.28   data arrival time
-----------------------------------------------------------------------------
                                  6.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   25.02 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.86    0.00   25.02 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   25.94 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.92    0.00   25.94 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.40    0.21   26.15 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.40    0.00   26.15 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   33.19 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   33.20 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.10   clock uncertainty
                          0.00   33.10   clock reconvergence pessimism
                         -0.53   32.57   library setup time
                                 32.57   data required time
-----------------------------------------------------------------------------
                                 32.57   data required time
                                -26.15   data arrival time
-----------------------------------------------------------------------------
                                  6.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   25.02 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.86    0.00   25.02 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   25.94 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.92    0.00   25.94 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.22   26.16 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.42    0.00   26.16 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.52   32.61   library setup time
                                 32.61   data required time
-----------------------------------------------------------------------------
                                 32.61   data required time
                                -26.16   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   25.02 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.86    0.00   25.02 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   25.94 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.92    0.00   25.94 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.21   26.15 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.42    0.00   26.15 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.52   32.60   library setup time
                                 32.60   data required time
-----------------------------------------------------------------------------
                                 32.60   data required time
                                -26.15   data arrival time
-----------------------------------------------------------------------------
                                  6.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   18.63 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.02   18.65 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   19.42 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.25    0.00   19.42 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   23.03 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.57    0.00   23.03 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   24.05 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.43    0.00   24.06 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   25.13 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.81    0.00   25.13 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.86    0.88   26.00 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.86    0.00   26.01 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   33.23 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   33.23 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.13   clock uncertainty
                          0.00   33.13   clock reconvergence pessimism
                         -0.53   32.60   library setup time
                                 32.60   data required time
-----------------------------------------------------------------------------
                                 32.60   data required time
                                -26.01   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   18.71 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.76    0.02   18.73 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.32 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.32 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   20.10 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.69    0.00   20.10 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   20.85 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.78    0.00   20.86 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   21.73 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.69    0.01   21.74 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   22.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.14    0.00   22.78 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.59    0.47   23.25 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.59    0.00   23.25 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    2.07   25.32 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.35    0.00   25.32 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.21 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.21 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   31.85 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01   31.86 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   32.70 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00   32.71 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   33.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   33.19 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.09   clock uncertainty
                          0.00   33.09   clock reconvergence pessimism
                         -0.53   32.56   library setup time
                                 32.56   data required time
-----------------------------------------------------------------------------
                                 32.56   data required time
                                -25.32   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.68   11.20 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.59    0.00   11.20 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.62    0.81   12.01 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.62    0.00   12.02 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    1.04    0.97   12.98 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  1.04    0.00   12.99 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    1.32    1.23   14.21 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  1.32    0.01   14.23 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.80   15.03 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.63    0.00   15.03 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.76 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.73    0.01   15.77 ^ la_data_out[6] (out)
                                 15.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.77   data arrival time
-----------------------------------------------------------------------------
                                 12.78   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.76    2.52   12.01 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  1.76    0.02   12.04 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.79   12.83 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.74    0.01   12.83 ^ wbs_dat_o[5] (out)
                                 12.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.83   data arrival time
-----------------------------------------------------------------------------
                                 13.10   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.53    2.40   11.92 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  1.53    0.02   11.94 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.79   12.73 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.74    0.01   12.73 ^ wbs_dat_o[12] (out)
                                 12.73   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.73   data arrival time
-----------------------------------------------------------------------------
                                 13.20   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.55    2.40   11.89 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  1.55    0.02   11.91 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.79   12.69 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.75    0.01   12.70 ^ wbs_dat_o[13] (out)
                                 12.70   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 13.23   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.41    2.33   11.85 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  1.41    0.01   11.87 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.65 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.74    0.01   12.65 ^ wbs_dat_o[7] (out)
                                 12.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 13.28   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.71   11.22 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.65    0.00   11.22 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.76    0.73   11.96 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.76    0.00   11.96 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.49    0.66   12.62 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.49    0.00   12.62 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.88    1.00   13.62 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.88    0.01   13.63 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.77   14.40 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.64    0.00   14.40 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   15.14 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.01   15.14 ^ la_data_out[4] (out)
                                 15.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.14   data arrival time
-----------------------------------------------------------------------------
                                 13.41   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.21    2.21   11.73 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  1.21    0.01   11.74 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.77   12.51 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.74    0.01   12.52 ^ wbs_dat_o[15] (out)
                                 12.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.52   data arrival time
-----------------------------------------------------------------------------
                                 13.41   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.27    2.23   11.73 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  1.27    0.01   11.74 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.51 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.74    0.01   12.52 ^ wbs_dat_o[9] (out)
                                 12.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.52   data arrival time
-----------------------------------------------------------------------------
                                 13.41   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.18    2.19   11.71 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  1.18    0.01   11.72 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.77   12.50 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.74    0.01   12.50 ^ wbs_dat_o[11] (out)
                                 12.50   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.50   data arrival time
-----------------------------------------------------------------------------
                                 13.43   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.17    2.18   11.71 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  1.17    0.01   11.72 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.77   12.49 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.74    0.01   12.49 ^ wbs_dat_o[14] (out)
                                 12.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.49   data arrival time
-----------------------------------------------------------------------------
                                 13.44   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    1.15    2.13   11.66 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  1.16    0.04   11.70 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.77   12.47 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.74    0.01   12.48 ^ wbs_dat_o[0] (out)
                                 12.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 13.45   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    1.08    2.09   11.61 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  1.08    0.03   11.64 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.77   12.41 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.74    0.01   12.42 ^ wbs_dat_o[8] (out)
                                 12.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.42   data arrival time
-----------------------------------------------------------------------------
                                 13.51   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    1.05    2.07   11.60 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  1.05    0.03   11.63 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.78   12.40 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.75    0.01   12.41 ^ wbs_dat_o[1] (out)
                                 12.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 13.52   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.86    1.95   11.44 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.86    0.02   11.46 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.76   12.22 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.74    0.01   12.23 ^ wbs_dat_o[4] (out)
                                 12.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.23   data arrival time
-----------------------------------------------------------------------------
                                 13.70   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.71    1.76   11.28 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.71    0.00   11.28 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.20    0.72    0.72   12.00 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.72    0.00   12.00 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    1.53    1.24   13.24 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  1.53    0.01   13.25 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.66    0.85   14.10 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.66    0.00   14.10 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.84 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.73    0.01   14.84 ^ la_data_out[2] (out)
                                 14.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.84   data arrival time
-----------------------------------------------------------------------------
                                 13.71   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.74    1.89   11.41 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.74    0.02   11.43 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   12.18 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.74    0.01   12.19 ^ wbs_dat_o[3] (out)
                                 12.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.19   data arrival time
-----------------------------------------------------------------------------
                                 13.74   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.79    1.91   11.40 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.79    0.02   11.42 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   12.16 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.74    0.01   12.17 ^ wbs_dat_o[10] (out)
                                 12.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.17   data arrival time
-----------------------------------------------------------------------------
                                 13.76   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.95    2.59   12.11 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  1.95    0.00   12.11 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    1.27    1.10   13.21 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  1.27    0.02   13.23 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.81   14.04 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.63    0.00   14.04 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.77 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.73    0.01   14.78 ^ la_data_out[7] (out)
                                 14.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.78   data arrival time
-----------------------------------------------------------------------------
                                 13.77   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.49 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.71    1.86   11.35 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.72    0.02   11.37 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   12.12 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.75    0.01   12.12 ^ wbs_dat_o[2] (out)
                                 12.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                 13.81   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.65    1.84   11.36 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.66    0.01   11.38 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   12.12 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.74    0.01   12.12 ^ wbs_dat_o[6] (out)
                                 12.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                 13.81   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.49 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.74    2.46   11.94 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.74    0.00   11.95 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    1.18    1.09   13.03 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  1.18    0.00   13.04 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.71    0.85   13.88 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.71    0.00   13.88 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   14.63 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.74    0.01   14.63 ^ la_data_out[9] (out)
                                 14.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.63   data arrival time
-----------------------------------------------------------------------------
                                 13.92   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    1.61    2.39   11.91 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  1.61    0.00   11.91 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.87    1.19   13.10 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.87    0.01   13.11 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.76   13.86 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.62    0.00   13.86 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   14.59 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.73    0.01   14.60 ^ la_data_out[5] (out)
                                 14.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.60   data arrival time
-----------------------------------------------------------------------------
                                 13.95   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    1.38    2.26   11.77 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  1.38    0.00   11.78 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.84    1.14   12.91 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.84    0.01   12.93 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.75   13.68 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.62    0.00   13.68 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   14.41 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.73    0.01   14.41 ^ la_data_out[3] (out)
                                 14.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.41   data arrival time
-----------------------------------------------------------------------------
                                 14.14   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.49 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.64    1.71   11.20 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.64    0.00   11.20 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.20    0.71    0.71   11.91 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.71    0.00   11.91 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.58    0.71   12.62 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.58    0.00   12.62 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.71   13.32 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.62    0.00   13.32 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.05 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.73    0.01   14.06 ^ la_data_out[12] (out)
                                 14.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.06   data arrival time
-----------------------------------------------------------------------------
                                 14.49   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.49 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    2.01    2.62   12.11 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  2.01    0.00   12.11 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.67    0.90   13.00 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.67    0.00   13.01 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   13.74 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.73    0.01   13.74 ^ la_data_out[8] (out)
                                 13.74   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.74   data arrival time
-----------------------------------------------------------------------------
                                 14.81   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.49 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.64    2.41   11.89 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  1.64    0.00   11.90 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.72    0.90   12.79 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.72    0.00   12.79 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.74   13.53 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.73    0.01   13.54 ^ la_data_out[11] (out)
                                 13.54   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.54   data arrival time
-----------------------------------------------------------------------------
                                 15.01   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    1.14    2.12   11.63 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  1.14    0.00   11.64 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    1.22    1.09   12.72 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  1.22    0.01   12.73 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   13.50 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.00   13.50 ^ la_data_out[0] (out)
                                 13.50   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.50   data arrival time
-----------------------------------------------------------------------------
                                 15.05   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.65    2.41   11.90 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  1.65    0.00   11.90 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.83   12.73 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.63    0.00   12.73 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   13.47 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.73    0.01   13.47 ^ la_data_out[13] (out)
                                 13.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                 15.08   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    1.58    2.39   11.90 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  1.58    0.01   11.91 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.67    0.80   12.71 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.67    0.00   12.71 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   13.44 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.73    0.00   13.45 ^ la_data_out[1] (out)
                                 13.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.45   data arrival time
-----------------------------------------------------------------------------
                                 15.10   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.51 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    1.42    2.29   11.80 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  1.42    0.00   11.80 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   12.63 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.64    0.00   12.63 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   13.36 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.73    0.01   13.37 ^ la_data_out[14] (out)
                                 13.37   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.37   data arrival time
-----------------------------------------------------------------------------
                                 15.18   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    1.30    2.21   11.70 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  1.30    0.00   11.70 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.81    0.87   12.57 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.81    0.00   12.57 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   13.32 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.74    0.01   13.33 ^ la_data_out[15] (out)
                                 13.33   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.33   data arrival time
-----------------------------------------------------------------------------
                                 15.22   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.49 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.73    1.77   11.25 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.73    0.00   11.25 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.71    0.78   12.03 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.71    0.00   12.03 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   12.77 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.73    0.01   12.78 ^ la_data_out[10] (out)
                                 12.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 15.77   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.19 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.19 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.57    0.01    8.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.95 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.53 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    1.60    2.40   11.92 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  1.60    0.04   11.97 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.79   12.76 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.75    0.01   12.77 ^ wbs_ack_o (out)
                                 12.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 33.37   slack (MET)



worst slack corner Slowest: 2.8358
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   18.44 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.45    0.02   18.46 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.78 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.78 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   19.22 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.39    0.00   19.22 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   19.63 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.44    0.00   19.64 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   20.10 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.10 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   20.69 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.66    0.00   20.69 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.27   20.96 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.36    0.00   20.96 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.82   22.78 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.20    0.00   22.78 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   23.81 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.20    0.00   23.81 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.26   31.35   library setup time
                                 31.35   data required time
-----------------------------------------------------------------------------
                                 31.35   data required time
                                -23.81   data arrival time
-----------------------------------------------------------------------------
                                  7.54   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   18.44 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.45    0.02   18.46 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.78 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.78 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   19.22 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.39    0.00   19.22 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   19.63 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.44    0.00   19.64 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   20.10 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.10 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   20.69 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.66    0.00   20.69 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.26   20.95 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.34    0.00   20.95 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.21    1.83   22.77 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.21    0.00   22.77 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.03   23.80 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.19    0.00   23.80 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.72 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.62   clock uncertainty
                          0.00   31.62   clock reconvergence pessimism
                         -0.25   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -23.80   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   21.85 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.33    0.00   21.86 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.30   22.16 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.35    0.00   22.16 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.95   23.11 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.17    0.00   23.11 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.73 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.24   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -23.11   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   21.83 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.30    0.00   21.83 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   22.12 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.36    0.00   22.12 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.19    0.96   23.09 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.19    0.00   23.09 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.73 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.22   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -23.09   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.00   21.29 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   21.82 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.29    0.00   21.82 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   22.05 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.25    0.00   22.05 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.99   23.03 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.23    0.00   23.03 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.03   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.25   31.36   library setup time
                                 31.36   data required time
-----------------------------------------------------------------------------
                                 31.36   data required time
                                -23.03   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   21.83 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.30    0.00   21.83 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.25   22.08 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.29    0.00   22.08 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.01 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.15    0.00   23.01 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.72 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.62   clock uncertainty
                          0.00   31.62   clock reconvergence pessimism
                         -0.24   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -23.01   data arrival time
-----------------------------------------------------------------------------
                                  8.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.00   21.29 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   21.82 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.29    0.00   21.82 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.26   22.08 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.31    0.00   22.08 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.94   23.02 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.15    0.00   23.02 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.22   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -23.02   data arrival time
-----------------------------------------------------------------------------
                                  8.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.00   21.29 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   21.82 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.29    0.00   21.82 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   22.05 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.26    0.00   22.05 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.94   22.99 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.17    0.00   22.99 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.25   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.99   data arrival time
-----------------------------------------------------------------------------
                                  8.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   21.85 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.33    0.00   21.86 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.23    0.22   22.08 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.23    0.00   22.08 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.92   23.00 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.15    0.00   23.00 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.73 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.24   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -23.00   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   21.85 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.33    0.00   21.86 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   22.08 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.25    0.00   22.08 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   23.02 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.16    0.00   23.02 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.73 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.22   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -23.02   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   21.83 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.30    0.00   21.83 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   22.06 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.26    0.00   22.07 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.92   22.99 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.15    0.00   22.99 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.72 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.62   clock uncertainty
                          0.00   31.62   clock reconvergence pessimism
                         -0.24   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -22.99   data arrival time
-----------------------------------------------------------------------------
                                  8.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   21.85 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.33    0.00   21.86 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   22.09 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.25    0.00   22.09 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   23.01 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.14    0.00   23.01 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.73 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.21   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -23.01   data arrival time
-----------------------------------------------------------------------------
                                  8.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.01   21.29 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   21.83 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.30    0.00   21.83 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   22.06 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.26    0.00   22.06 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.91   22.98 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.14    0.00   22.98 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01   31.44 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   31.72 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   31.72 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.62   clock uncertainty
                          0.00   31.62   clock reconvergence pessimism
                         -0.24   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.00   21.29 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   21.82 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.29    0.00   21.82 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.22   22.04 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.25    0.00   22.04 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   22.97 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.15    0.00   22.97 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.97   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.22   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -22.97   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   22.29 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.43    0.00   22.29 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.71 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.13    0.00   22.71 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   22.92 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.11    0.00   22.92 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.23   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -22.92   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   22.29 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.43    0.00   22.29 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.43   22.72 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.14    0.00   22.72 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   22.94 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.11    0.00   22.94 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.94   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.22   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -22.94   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   22.29 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.43    0.00   22.29 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.71 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.13    0.00   22.71 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.91 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.10    0.00   22.91 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.23   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -22.91   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.27 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.27 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.70 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.13    0.00   22.70 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.89 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.10    0.00   22.89 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.23   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -22.89   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.27 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.27 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   22.69 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.12    0.00   22.69 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.89 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.10    0.00   22.89 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.23   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -22.89   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   22.29 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.43    0.00   22.29 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.71 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.13    0.00   22.71 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.91 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.10    0.00   22.91 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.23   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -22.91   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.27 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.27 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.70 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.13    0.00   22.70 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.90 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.10    0.00   22.90 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.23   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -22.90   data arrival time
-----------------------------------------------------------------------------
                                  8.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.27 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.27 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   22.69 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.12    0.00   22.69 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.89 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.10    0.00   22.89 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.23   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -22.89   data arrival time
-----------------------------------------------------------------------------
                                  8.51   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   21.29 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.52    0.00   21.29 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.33   21.62 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.34    0.00   21.62 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.94   22.56 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.15    0.00   22.56 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.24   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   21.59 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.18    0.00   21.59 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   22.02 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.45    0.00   22.02 ^ mprj/_327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.21    0.17   22.19 v mprj/_327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_161_ (net)
                  0.21    0.00   22.19 v mprj/_328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.28   22.47 ^ mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.32    0.00   22.47 ^ mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.26   31.35   library setup time
                                 31.35   data required time
-----------------------------------------------------------------------------
                                 31.35   data required time
                                -22.47   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   21.59 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.18    0.00   21.59 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   22.02 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.45    0.00   22.02 ^ mprj/_323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.22    0.17   22.19 v mprj/_323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_159_ (net)
                  0.22    0.00   22.19 v mprj/_324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.29   22.48 ^ mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.34    0.00   22.49 ^ mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.26   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.49   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   21.59 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.18    0.00   21.59 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   22.02 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.45    0.00   22.02 ^ mprj/_305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.23    0.17   22.19 v mprj/_305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_149_ (net)
                  0.23    0.00   22.19 v mprj/_306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.30    0.27   22.47 ^ mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.30    0.00   22.47 ^ mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.26   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.47   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   21.59 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.18    0.00   21.59 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   22.02 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.45    0.00   22.02 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.18   22.20 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.24    0.00   22.20 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.29    0.26   22.46 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.29    0.00   22.46 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.25   31.38   library setup time
                                 31.38   data required time
-----------------------------------------------------------------------------
                                 31.38   data required time
                                -22.46   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   21.79 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.50    0.00   21.80 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   22.31 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.53    0.00   22.31 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.11   22.42 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.23    0.00   22.42 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.71 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.71 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.26   31.35   library setup time
                                 31.35   data required time
-----------------------------------------------------------------------------
                                 31.35   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.27 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.13    0.00   22.27 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.47 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.10    0.00   22.47 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.22   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -22.47   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   21.79 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.50    0.00   21.80 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   22.31 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.53    0.00   22.31 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   22.43 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.24    0.00   22.43 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.43   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.26   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.43   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   21.79 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.50    0.00   21.80 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   22.31 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.53    0.00   22.31 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   22.42 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.24    0.00   22.42 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.26   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -22.42   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.02    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   18.39 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.28    0.02   18.41 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.83 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.83 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   20.70 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.70 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   21.25 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.78    0.00   21.25 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   21.85 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.46    0.00   21.85 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.50    0.49   22.34 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.50    0.00   22.34 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   31.73 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   31.73 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.63   clock uncertainty
                          0.00   31.63   clock reconvergence pessimism
                         -0.27   31.36   library setup time
                                 31.36   data required time
-----------------------------------------------------------------------------
                                 31.36   data required time
                                -22.34   data arrival time
-----------------------------------------------------------------------------
                                  9.02   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.02    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   18.44 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.45    0.02   18.46 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.78 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.78 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   19.22 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.39    0.00   19.22 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   19.63 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.44    0.00   19.64 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   20.10 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.10 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   20.69 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.66    0.00   20.69 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.26   20.94 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.34    0.00   20.94 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.09   22.03 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.19    0.00   22.03 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.03   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.25    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.06   29.71 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.00 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.00 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   30.95 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01   30.96 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   31.44 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00   31.44 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   31.71 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   31.71 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.61   clock uncertainty
                          0.00   31.61   clock reconvergence pessimism
                         -0.26   31.35   library setup time
                                 31.35   data required time
-----------------------------------------------------------------------------
                                 31.35   data required time
                                -22.03   data arrival time
-----------------------------------------------------------------------------
                                  9.32   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.03    1.38    9.23 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  1.03    0.02    9.26 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.45    9.70 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.43    0.01    9.71 ^ wbs_dat_o[5] (out)
                                  9.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.71   data arrival time
-----------------------------------------------------------------------------
                                 16.22   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.89    1.31    9.18 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  0.89    0.02    9.20 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.64 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.43    0.01    9.65 ^ wbs_dat_o[12] (out)
                                  9.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.65   data arrival time
-----------------------------------------------------------------------------
                                 16.28   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.90    1.31    9.16 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  0.90    0.02    9.18 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.62 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.43    0.01    9.63 ^ wbs_dat_o[13] (out)
                                  9.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.63   data arrival time
-----------------------------------------------------------------------------
                                 16.30   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.82    1.27    9.14 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.82    0.01    9.15 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.60 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.43    0.01    9.60 ^ wbs_dat_o[7] (out)
                                  9.60   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.60   data arrival time
-----------------------------------------------------------------------------
                                 16.33   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.74    1.21    9.07 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.74    0.01    9.08 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.52 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.43    0.01    9.52 ^ wbs_dat_o[9] (out)
                                  9.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.52   data arrival time
-----------------------------------------------------------------------------
                                 16.41   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.70    1.20    9.07 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.70    0.01    9.08 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.52 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.43    0.01    9.52 ^ wbs_dat_o[15] (out)
                                  9.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.52   data arrival time
-----------------------------------------------------------------------------
                                 16.41   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.68    1.18    9.06 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.68    0.01    9.07 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.51 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.43    0.01    9.51 ^ wbs_dat_o[11] (out)
                                  9.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                 16.42   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.68    1.18    9.05 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.68    0.01    9.06 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.50 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.43    0.01    9.51 ^ wbs_dat_o[14] (out)
                                  9.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                 16.42   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.67    1.14    9.01 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.67    0.04    9.06 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.49 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.43    0.01    9.50 ^ wbs_dat_o[0] (out)
                                  9.50   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.50   data arrival time
-----------------------------------------------------------------------------
                                 16.43   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.62    1.12    8.99 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.63    0.03    9.02 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.46 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.43    0.01    9.47 ^ wbs_dat_o[8] (out)
                                  9.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.47   data arrival time
-----------------------------------------------------------------------------
                                 16.46   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.61    1.11    8.98 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.61    0.03    9.01 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.45 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.44    0.01    9.46 ^ wbs_dat_o[1] (out)
                                  9.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.46   data arrival time
-----------------------------------------------------------------------------
                                 16.47   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.50    1.04    8.90 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.50    0.02    8.92 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.35 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.43    0.01    9.36 ^ wbs_dat_o[4] (out)
                                  9.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.36   data arrival time
-----------------------------------------------------------------------------
                                 16.57   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.43    1.01    8.88 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.43    0.02    8.90 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.32 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.43    0.01    9.33 ^ wbs_dat_o[3] (out)
                                  9.33   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.33   data arrival time
-----------------------------------------------------------------------------
                                 16.60   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.45    1.02    8.87 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.46    0.02    8.89 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.32 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.43    0.01    9.32 ^ wbs_dat_o[10] (out)
                                  9.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.32   data arrival time
-----------------------------------------------------------------------------
                                 16.61   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.41    0.99    8.85 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.41    0.02    8.86 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43    9.29 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.44    0.01    9.30 ^ wbs_dat_o[2] (out)
                                  9.30   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.30   data arrival time
-----------------------------------------------------------------------------
                                 16.63   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.38    0.98    8.85 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.38    0.01    8.86 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.29 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.43    0.01    9.29 ^ wbs_dat_o[6] (out)
                                  9.29   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.29   data arrival time
-----------------------------------------------------------------------------
                                 16.64   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.90    8.77 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.34    0.00    8.77 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.34    0.44    9.21 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.34    0.00    9.21 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    0.60    0.54    9.75 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.60    0.00    9.75 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    0.77    0.70   10.45 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.77    0.01   10.47 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.45   10.92 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.35    0.00   10.92 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.33 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.43    0.01   11.34 ^ la_data_out[6] (out)
                                 11.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 17.21   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.91    8.78 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.36    0.00    8.78 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.43    0.40    9.18 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.43    0.00    9.19 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.28    0.37    9.55 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.28    0.00    9.55 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.51    0.57   10.12 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.51    0.01   10.13 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.43   10.57 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.37    0.00   10.57 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.98 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.43    0.01   10.99 ^ la_data_out[4] (out)
                                 10.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                 17.56   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.41    0.94    8.81 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.41    0.00    8.81 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.19    0.41    0.40    9.21 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.41    0.00    9.21 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    0.89    0.71    9.93 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  0.89    0.01    9.94 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.38    0.48   10.42 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.38    0.00   10.42 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.84 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.43    0.01   10.84 ^ la_data_out[2] (out)
                                 10.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 17.71   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.14    1.41    9.27 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  1.14    0.00    9.28 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    0.74    0.62    9.90 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.74    0.02    9.92 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.46   10.37 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.36    0.00   10.38 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.79 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.43    0.01   10.80 ^ la_data_out[7] (out)
                                 10.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 17.75   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.01    1.33    9.18 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.01    0.00    9.18 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    0.68    0.62    9.80 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.68    0.00    9.80 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.41    0.48   10.28 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.41    0.00   10.28 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.70 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.43    0.01   10.71 ^ la_data_out[9] (out)
                                 10.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.71   data arrival time
-----------------------------------------------------------------------------
                                 17.84   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    0.94    1.29    9.16 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  0.94    0.00    9.16 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.51    0.68    9.84 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.51    0.01    9.85 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.42   10.27 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.35    0.00   10.27 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.69 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.43    0.01   10.69 ^ la_data_out[5] (out)
                                 10.69   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.69   data arrival time
-----------------------------------------------------------------------------
                                 17.86   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    0.80    1.22    9.09 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.80    0.00    9.09 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.49    0.64    9.73 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.49    0.01    9.75 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.42   10.17 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.35    0.00   10.17 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.58 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.42    0.01   10.59 ^ la_data_out[3] (out)
                                 10.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.59   data arrival time
-----------------------------------------------------------------------------
                                 17.96   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    8.77 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.37    0.00    8.77 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.19    0.41    0.39    9.16 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.41    0.00    9.16 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.40    9.56 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.33    0.00    9.56 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40    9.95 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.35    0.00    9.96 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.41   10.37 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.43    0.01   10.38 ^ la_data_out[12] (out)
                                 10.38   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.38   data arrival time
-----------------------------------------------------------------------------
                                 18.17   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    1.17    1.42    9.27 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  1.17    0.00    9.28 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.51    9.78 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.39    0.00    9.78 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.20 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.42    0.01   10.21 ^ la_data_out[8] (out)
                                 10.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.21   data arrival time
-----------------------------------------------------------------------------
                                 18.34   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.95    1.31    9.16 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  0.95    0.00    9.16 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.41    0.51    9.67 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.41    0.00    9.67 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   10.09 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.43    0.01   10.09 ^ la_data_out[11] (out)
                                 10.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.09   data arrival time
-----------------------------------------------------------------------------
                                 18.46   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.66    1.14    9.01 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.66    0.00    9.01 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.71    0.62    9.63 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.71    0.01    9.64 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.08 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.43    0.00   10.08 ^ la_data_out[0] (out)
                                 10.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.08   data arrival time
-----------------------------------------------------------------------------
                                 18.47   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.96    1.31    9.16 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  0.96    0.00    9.16 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.47    9.63 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.35    0.00    9.63 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.05 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.43    0.01   10.05 ^ la_data_out[13] (out)
                                 10.05   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.05   data arrival time
-----------------------------------------------------------------------------
                                 18.50   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.87 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.92    1.30    9.17 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  0.92    0.01    9.18 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.38    0.44    9.61 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.38    0.00    9.61 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.03 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.43    0.00   10.04 ^ la_data_out[1] (out)
                                 10.04   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.04   data arrival time
-----------------------------------------------------------------------------
                                 18.51   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    0.82    1.24    9.10 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.82    0.00    9.10 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.46    9.57 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.37    0.00    9.57 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.99 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.43    0.01    9.99 ^ la_data_out[14] (out)
                                  9.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.99   data arrival time
-----------------------------------------------------------------------------
                                 18.56   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    0.75    1.20    9.04 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.75    0.00    9.05 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.47    0.49    9.53 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.47    0.00    9.53 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.96 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.43    0.01    9.97 ^ la_data_out[15] (out)
                                  9.97   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.97   data arrival time
-----------------------------------------------------------------------------
                                 18.58   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.01    7.56 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.85 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.42    0.95    8.80 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.42    0.00    8.80 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.40    0.43    9.23 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.40    0.00    9.23 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.65 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.43    0.01    9.66 ^ la_data_out[10] (out)
                                  9.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.66   data arrival time
-----------------------------------------------------------------------------
                                 18.89   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.25    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.77    0.07    5.64 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.96 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.96 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.51    0.01    7.03 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.87 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    0.93    1.30    9.18 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  0.94    0.04    9.22 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.67 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.44    0.01    9.68 ^ wbs_ack_o (out)
                                  9.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                 -9.68   data arrival time
-----------------------------------------------------------------------------
                                 36.46   slack (MET)



worst slack corner Typical: 7.5374
