{
    "DESIGN_NAME": "sram_controller",
    "VERILOG_FILES": "dir::src/*.sv",
    "VERILOG_FILES_BLACKBOX": "dir::src/sky130_sram_1kbyte_1rw1r_32x256_8.bb.v",
    "CLOCK_PORT": "hclk",
    "CLOCK_PERIOD": 25.0,
    "DESIGN_IS_CORE": true,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1500 1500",
    "PL_TARGET_DENSITY": 0.25,
    "GRT_ALLOW_CONGESTION": 1,
    
    "VDD_NETS": "vccd1 vccd2",
    "GND_NETS": "vssd1 vssd2",
    
    "FP_PDN_MACRO_HOOKS": "sram0 vccd1 vssd1 vccd2 vssd2",
    
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    
    "EXTRA_LEFS": "/home/adamsbane/.volare/sky130A/libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
    "EXTRA_GDS_FILES": "/home/adamsbane/.volare/sky130A/libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
    "EXTRA_LIBS": "/home/adamsbane/.volare/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
    
    "RUN_KLAYOUT_XOR": false,
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "QUIT_ON_TR_DRC": 0,
    "QUIT_ON_LVS_ERROR": 0,
    "QUIT_ON_HOLD_VIOLATIONS": 0
}
