
rocket_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014f80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c88  08015110  08015110  00025110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015d98  08015d98  00030208  2**0
                  CONTENTS
  4 .ARM          00000008  08015d98  08015d98  00025d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015da0  08015da0  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015da0  08015da0  00025da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015da4  08015da4  00025da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08015da8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030208  2**0
                  CONTENTS
 10 .bss          00003534  20000208  20000208  00030208  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  2000373c  2000373c  00030208  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c49e  00000000  00000000  0003027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000442f  00000000  00000000  0004c719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001918  00000000  00000000  00050b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001367  00000000  00000000  00052460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026ad3  00000000  00000000  000537c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002179d  00000000  00000000  0007a29a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d5375  00000000  00000000  0009ba37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000818c  00000000  00000000  00170dac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00178f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080150f8 	.word	0x080150f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	080150f8 	.word	0x080150f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <CS_Select>:
#define nRF24_TEST_ADDR  "nRF24"


HAL_StatusTypeDef hal_result;
void CS_Select (void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2180      	movs	r1, #128	; 0x80
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <CS_Select+0x14>)
 8000ffa:	f004 fffb 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020400 	.word	0x40020400

08001008 <CS_UnSelect>:

void CS_UnSelect (void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
 800100c:	2201      	movs	r2, #1
 800100e:	2180      	movs	r1, #128	; 0x80
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <CS_UnSelect+0x14>)
 8001012:	f004 ffef 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40020400 	.word	0x40020400

08001020 <CE_Enable>:


void CE_Enable (void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	2140      	movs	r1, #64	; 0x40
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <CE_Enable+0x14>)
 800102a:	f004 ffe3 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40020400 	.word	0x40020400

08001038 <CE_Disable>:

void CE_Disable (void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2140      	movs	r1, #64	; 0x40
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <CE_Disable+0x14>)
 8001042:	f004 ffd7 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40020400 	.word	0x40020400

08001050 <nrf24_WriteReg>:

// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	460a      	mov	r2, r1
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	4613      	mov	r3, r2
 800105e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	b2db      	uxtb	r3, r3
 8001068:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 800106a:	79bb      	ldrb	r3, [r7, #6]
 800106c:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 800106e:	f7ff ffbf 	bl	8000ff0 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 8001072:	f107 010c 	add.w	r1, r7, #12
 8001076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107a:	2202      	movs	r2, #2
 800107c:	4804      	ldr	r0, [pc, #16]	; (8001090 <nrf24_WriteReg+0x40>)
 800107e:	f008 fd74 	bl	8009b6a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8001082:	f7ff ffc1 	bl	8001008 <CS_UnSelect>
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200010a8 	.word	0x200010a8

08001094 <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
 80010a0:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 80010a2:	7bfb      	ldrb	r3, [r7, #15]
 80010a4:	f043 0320 	orr.w	r3, r3, #32
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 80010ac:	f7ff ffa0 	bl	8000ff0 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 80010b0:	f107 0114 	add.w	r1, r7, #20
 80010b4:	2364      	movs	r3, #100	; 0x64
 80010b6:	2201      	movs	r2, #1
 80010b8:	4808      	ldr	r0, [pc, #32]	; (80010dc <nrf24_WriteRegMulti+0x48>)
 80010ba:	f008 fd56 	bl	8009b6a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c6:	68b9      	ldr	r1, [r7, #8]
 80010c8:	4804      	ldr	r0, [pc, #16]	; (80010dc <nrf24_WriteRegMulti+0x48>)
 80010ca:	f008 fd4e 	bl	8009b6a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 80010ce:	f7ff ff9b 	bl	8001008 <CS_UnSelect>
}
 80010d2:	bf00      	nop
 80010d4:	3718      	adds	r7, #24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200010a8 	.word	0x200010a8

080010e0 <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 80010ee:	f7ff ff7f 	bl	8000ff0 <CS_Select>

	hal_result = HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 80010f2:	1df9      	adds	r1, r7, #7
 80010f4:	2364      	movs	r3, #100	; 0x64
 80010f6:	2201      	movs	r2, #1
 80010f8:	480c      	ldr	r0, [pc, #48]	; (800112c <nrf24_ReadReg+0x4c>)
 80010fa:	f008 fd36 	bl	8009b6a <HAL_SPI_Transmit>
 80010fe:	4603      	mov	r3, r0
 8001100:	461a      	mov	r2, r3
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <nrf24_ReadReg+0x50>)
 8001104:	701a      	strb	r2, [r3, #0]
	hal_result = HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 8001106:	f107 010f 	add.w	r1, r7, #15
 800110a:	2364      	movs	r3, #100	; 0x64
 800110c:	2201      	movs	r2, #1
 800110e:	4807      	ldr	r0, [pc, #28]	; (800112c <nrf24_ReadReg+0x4c>)
 8001110:	f008 fe6e 	bl	8009df0 <HAL_SPI_Receive>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <nrf24_ReadReg+0x50>)
 800111a:	701a      	strb	r2, [r3, #0]

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 800111c:	f7ff ff74 	bl	8001008 <CS_UnSelect>

	return data;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200010a8 	.word	0x200010a8
 8001130:	20000224 	.word	0x20000224

08001134 <nrfsendCmd>:
}


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 800113e:	f7ff ff57 	bl	8000ff0 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 8001142:	1df9      	adds	r1, r7, #7
 8001144:	2364      	movs	r3, #100	; 0x64
 8001146:	2201      	movs	r2, #1
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <nrfsendCmd+0x28>)
 800114a:	f008 fd0e 	bl	8009b6a <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 800114e:	f7ff ff5b 	bl	8001008 <CS_UnSelect>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200010a8 	.word	0x200010a8

08001160 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b07      	cmp	r3, #7
 800116e:	d104      	bne.n	800117a <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 8001170:	2100      	movs	r1, #0
 8001172:	2007      	movs	r0, #7
 8001174:	f7ff ff6c 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 8001178:	e090      	b.n	800129c <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2b17      	cmp	r3, #23
 800117e:	d104      	bne.n	800118a <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 8001180:	2111      	movs	r1, #17
 8001182:	2017      	movs	r0, #23
 8001184:	f7ff ff64 	bl	8001050 <nrf24_WriteReg>
}
 8001188:	e088      	b.n	800129c <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 800118a:	2108      	movs	r1, #8
 800118c:	2000      	movs	r0, #0
 800118e:	f7ff ff5f 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 8001192:	213f      	movs	r1, #63	; 0x3f
 8001194:	2001      	movs	r0, #1
 8001196:	f7ff ff5b 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 800119a:	2103      	movs	r1, #3
 800119c:	2002      	movs	r0, #2
 800119e:	f7ff ff57 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 80011a2:	2103      	movs	r1, #3
 80011a4:	2003      	movs	r0, #3
 80011a6:	f7ff ff53 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x00);
 80011aa:	2100      	movs	r1, #0
 80011ac:	2004      	movs	r0, #4
 80011ae:	f7ff ff4f 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 80011b2:	2102      	movs	r1, #2
 80011b4:	2005      	movs	r0, #5
 80011b6:	f7ff ff4b 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 80011ba:	210e      	movs	r1, #14
 80011bc:	2006      	movs	r0, #6
 80011be:	f7ff ff47 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);
 80011c2:	2100      	movs	r1, #0
 80011c4:	2007      	movs	r0, #7
 80011c6:	f7ff ff43 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 80011ca:	2100      	movs	r1, #0
 80011cc:	2008      	movs	r0, #8
 80011ce:	f7ff ff3f 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);
 80011d2:	2100      	movs	r1, #0
 80011d4:	2009      	movs	r0, #9
 80011d6:	f7ff ff3b 	bl	8001050 <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80011da:	4a32      	ldr	r2, [pc, #200]	; (80012a4 <nrf24_reset+0x144>)
 80011dc:	f107 0318 	add.w	r3, r7, #24
 80011e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e4:	6018      	str	r0, [r3, #0]
 80011e6:	3304      	adds	r3, #4
 80011e8:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 80011ea:	f107 0318 	add.w	r3, r7, #24
 80011ee:	2205      	movs	r2, #5
 80011f0:	4619      	mov	r1, r3
 80011f2:	200a      	movs	r0, #10
 80011f4:	f7ff ff4e 	bl	8001094 <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 80011f8:	4a2b      	ldr	r2, [pc, #172]	; (80012a8 <nrf24_reset+0x148>)
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001202:	6018      	str	r0, [r3, #0]
 8001204:	3304      	adds	r3, #4
 8001206:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	2205      	movs	r2, #5
 800120e:	4619      	mov	r1, r3
 8001210:	200b      	movs	r0, #11
 8001212:	f7ff ff3f 	bl	8001094 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 8001216:	21c3      	movs	r1, #195	; 0xc3
 8001218:	200c      	movs	r0, #12
 800121a:	f7ff ff19 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 800121e:	21c4      	movs	r1, #196	; 0xc4
 8001220:	200d      	movs	r0, #13
 8001222:	f7ff ff15 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 8001226:	21c5      	movs	r1, #197	; 0xc5
 8001228:	200e      	movs	r0, #14
 800122a:	f7ff ff11 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 800122e:	21c6      	movs	r1, #198	; 0xc6
 8001230:	200f      	movs	r0, #15
 8001232:	f7ff ff0d 	bl	8001050 <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8001236:	4a1b      	ldr	r2, [pc, #108]	; (80012a4 <nrf24_reset+0x144>)
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001240:	6018      	str	r0, [r3, #0]
 8001242:	3304      	adds	r3, #4
 8001244:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2205      	movs	r2, #5
 800124c:	4619      	mov	r1, r3
 800124e:	2010      	movs	r0, #16
 8001250:	f7ff ff20 	bl	8001094 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 8001254:	2100      	movs	r1, #0
 8001256:	2011      	movs	r0, #17
 8001258:	f7ff fefa 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2012      	movs	r0, #18
 8001260:	f7ff fef6 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 8001264:	2100      	movs	r1, #0
 8001266:	2013      	movs	r0, #19
 8001268:	f7ff fef2 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 800126c:	2100      	movs	r1, #0
 800126e:	2014      	movs	r0, #20
 8001270:	f7ff feee 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 8001274:	2100      	movs	r1, #0
 8001276:	2015      	movs	r0, #21
 8001278:	f7ff feea 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 800127c:	2100      	movs	r1, #0
 800127e:	2016      	movs	r0, #22
 8001280:	f7ff fee6 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 8001284:	2111      	movs	r1, #17
 8001286:	2017      	movs	r0, #23
 8001288:	f7ff fee2 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 800128c:	2100      	movs	r1, #0
 800128e:	201c      	movs	r0, #28
 8001290:	f7ff fede 	bl	8001050 <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 8001294:	2100      	movs	r1, #0
 8001296:	201d      	movs	r0, #29
 8001298:	f7ff feda 	bl	8001050 <nrf24_WriteReg>
}
 800129c:	bf00      	nop
 800129e:	3720      	adds	r7, #32
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08015110 	.word	0x08015110
 80012a8:	08015118 	.word	0x08015118

080012ac <NRF24_Init>:




void NRF24_Init (void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 80012b0:	f7ff fec2 	bl	8001038 <CE_Disable>


	// reset everything
	nrf24_reset (0);
 80012b4:	2000      	movs	r0, #0
 80012b6:	f7ff ff53 	bl	8001160 <nrf24_reset>

	nrf24_WriteReg(CONFIG, 0);  // will be configured later
 80012ba:	2100      	movs	r1, #0
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fec7 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg(EN_AA, 0);  // No Auto ACK
 80012c2:	2100      	movs	r1, #0
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff fec3 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 80012ca:	2100      	movs	r1, #0
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff febf 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 80012d2:	2103      	movs	r1, #3
 80012d4:	2003      	movs	r0, #3
 80012d6:	f7ff febb 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_RETR, 0);   // No retransmission
 80012da:	2100      	movs	r1, #0
 80012dc:	2004      	movs	r0, #4
 80012de:	f7ff feb7 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX
 80012e2:	2100      	movs	r1, #0
 80012e4:	2005      	movs	r0, #5
 80012e6:	f7ff feb3 	bl	8001050 <nrf24_WriteReg>

	nrf24_WriteReg (RF_SETUP, 0x0C);   // Power= 0db, data rate = 2Mbps
 80012ea:	210c      	movs	r1, #12
 80012ec:	2006      	movs	r0, #6
 80012ee:	f7ff feaf 	bl	8001050 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 80012f2:	f7ff fe95 	bl	8001020 <CE_Enable>

}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <NRF24_TxRxMode>:
	// Enable the chip after configuring the device
	CE_Enable();
}

void NRF24_TxRxMode (uint8_t *TxAddress, uint8_t *RxAddress, uint8_t channel)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	4613      	mov	r3, r2
 8001306:	71fb      	strb	r3, [r7, #7]
	// disable the chip before configuring the device
	CE_Disable();
 8001308:	f7ff fe96 	bl	8001038 <CE_Disable>

	nrf24_WriteReg (RF_CH, channel);  // select the channel
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4619      	mov	r1, r3
 8001310:	2005      	movs	r0, #5
 8001312:	f7ff fe9d 	bl	8001050 <nrf24_WriteReg>

	//TX Setup
	nrf24_WriteRegMulti(TX_ADDR, TxAddress, 5);  // Write the TX address
 8001316:	2205      	movs	r2, #5
 8001318:	68f9      	ldr	r1, [r7, #12]
 800131a:	2010      	movs	r0, #16
 800131c:	f7ff feba 	bl	8001094 <nrf24_WriteRegMulti>

	nrf24_WriteReg (SETUP_RETR, 0x33);
 8001320:	2133      	movs	r1, #51	; 0x33
 8001322:	2004      	movs	r0, #4
 8001324:	f7ff fe94 	bl	8001050 <nrf24_WriteReg>

	//RX Setup
	uint8_t en_rxaddr = 0x3F;
 8001328:	233f      	movs	r3, #63	; 0x3f
 800132a:	75fb      	strb	r3, [r7, #23]
		//en_rxaddr = en_rxaddr | (1<<1);
		nrf24_WriteReg (EN_RXADDR, en_rxaddr);
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	4619      	mov	r1, r3
 8001330:	2002      	movs	r0, #2
 8001332:	f7ff fe8d 	bl	8001050 <nrf24_WriteReg>
		 * Pipe 1 ADDR = 0xAABBCCDD11
		 * Pipe 2 ADDR = 0xAABBCCDD22
		 * Pipe 3 ADDR = 0xAABBCCDD33
		 *
		 */
		nrf24_WriteRegMulti(RX_ADDR_P1, RxAddress, 5);  // Write the Pipe1 address
 8001336:	2205      	movs	r2, #5
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	200b      	movs	r0, #11
 800133c:	f7ff feaa 	bl	8001094 <nrf24_WriteRegMulti>
		//nrf24_WriteReg(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address

		nrf24_WriteReg (RX_PW_P0, 32);   // 32 bit payload size for pipe 2
 8001340:	2120      	movs	r1, #32
 8001342:	2011      	movs	r0, #17
 8001344:	f7ff fe84 	bl	8001050 <nrf24_WriteReg>
		nrf24_WriteReg (RX_PW_P1, 32);
 8001348:	2120      	movs	r1, #32
 800134a:	2012      	movs	r0, #18
 800134c:	f7ff fe80 	bl	8001050 <nrf24_WriteReg>
		nrf24_WriteReg (RX_PW_P2, 32);
 8001350:	2120      	movs	r1, #32
 8001352:	2013      	movs	r0, #19
 8001354:	f7ff fe7c 	bl	8001050 <nrf24_WriteReg>
		nrf24_WriteReg (RX_PW_P3, 32);
 8001358:	2120      	movs	r1, #32
 800135a:	2014      	movs	r0, #20
 800135c:	f7ff fe78 	bl	8001050 <nrf24_WriteReg>
		nrf24_WriteReg (RX_PW_P4, 32);
 8001360:	2120      	movs	r1, #32
 8001362:	2015      	movs	r0, #21
 8001364:	f7ff fe74 	bl	8001050 <nrf24_WriteReg>
		nrf24_WriteReg (RX_PW_P5, 32);
 8001368:	2120      	movs	r1, #32
 800136a:	2016      	movs	r0, #22
 800136c:	f7ff fe70 	bl	8001050 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8001370:	f7ff fe56 	bl	8001020 <CE_Enable>
	flush_tx_fifo();
 8001374:	f000 f89a 	bl	80014ac <flush_tx_fifo>
}
 8001378:	bf00      	nop
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <NRF24_TxMode>:

void NRF24_TxMode (void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 8001386:	f7ff fe57 	bl	8001038 <CE_Disable>

	// power up the device
	uint8_t config = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<1);   // write 1 in the PWR_UP bit
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<3);   // write 1 in EN_CRC to enable CRC
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	f043 0308 	orr.w	r3, r3, #8
 800139c:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<2);   // write 1 in CRCO to set encoding scheme CRC to 2 bytes
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	71fb      	strb	r3, [r7, #7]
	//config = config & (0xF2);    // write 0 in the PRIM_RX, and 1 in the PWR_UP, and all other bits are masked
	nrf24_WriteReg (CONFIG, config);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4619      	mov	r1, r3
 80013aa:	2000      	movs	r0, #0
 80013ac:	f7ff fe50 	bl	8001050 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 80013b0:	f7ff fe36 	bl	8001020 <CE_Enable>
	flush_tx_fifo();
 80013b4:	f000 f87a 	bl	80014ac <flush_tx_fifo>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <NRF24_RxMode>:

void NRF24_RxMode (void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 80013c6:	f7ff fe37 	bl	8001038 <CE_Disable>

	// power up the device in Rx mode
	uint8_t config = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<1) | (1<<0);
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	f043 0303 	orr.w	r3, r3, #3
 80013d4:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<3);   // write 1 in EN_CRC to enable CRC
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	f043 0308 	orr.w	r3, r3, #8
 80013dc:	71fb      	strb	r3, [r7, #7]
	config = config | (1<<2);   // write 1 in CRCO to set encoding scheme CRC to 2 bytes
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	71fb      	strb	r3, [r7, #7]
	nrf24_WriteReg (CONFIG, config);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4619      	mov	r1, r3
 80013ea:	2000      	movs	r0, #0
 80013ec:	f7ff fe30 	bl	8001050 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 80013f0:	f7ff fe16 	bl	8001020 <CE_Enable>
	flush_rx_fifo();
 80013f4:	f000 f86a 	bl	80014cc <flush_rx_fifo>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <NRF24_Transmit>:

// transmit the data
uint8_t NRF24_Transmit (uint8_t *data)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	737b      	strb	r3, [r7, #13]
	// select the device
	CS_Select();
 800140c:	f7ff fdf0 	bl	8000ff0 <CS_Select>

	// payload command
	cmdtosend = W_TX_PAYLOAD;
 8001410:	23a0      	movs	r3, #160	; 0xa0
 8001412:	737b      	strb	r3, [r7, #13]
	hal_result = HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 8001414:	f107 010d 	add.w	r1, r7, #13
 8001418:	2364      	movs	r3, #100	; 0x64
 800141a:	2201      	movs	r2, #1
 800141c:	4821      	ldr	r0, [pc, #132]	; (80014a4 <NRF24_Transmit+0xa4>)
 800141e:	f008 fba4 	bl	8009b6a <HAL_SPI_Transmit>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <NRF24_Transmit+0xa8>)
 8001428:	701a      	strb	r2, [r3, #0]

	// send the payload
	hal_result = HAL_SPI_Transmit(NRF24_SPI, data, 32, 1000);
 800142a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142e:	2220      	movs	r2, #32
 8001430:	6879      	ldr	r1, [r7, #4]
 8001432:	481c      	ldr	r0, [pc, #112]	; (80014a4 <NRF24_Transmit+0xa4>)
 8001434:	f008 fb99 	bl	8009b6a <HAL_SPI_Transmit>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <NRF24_Transmit+0xa8>)
 800143e:	701a      	strb	r2, [r3, #0]

	// Unselect the device
	CS_UnSelect();
 8001440:	f7ff fde2 	bl	8001008 <CS_UnSelect>

	HAL_Delay(1);
 8001444:	2001      	movs	r0, #1
 8001446:	f003 fe5d 	bl	8005104 <HAL_Delay>

	uint8_t status = nrf24_ReadReg(STATUS);
 800144a:	2007      	movs	r0, #7
 800144c:	f7ff fe48 	bl	80010e0 <nrf24_ReadReg>
 8001450:	4603      	mov	r3, r0
 8001452:	73fb      	strb	r3, [r7, #15]
		if (status & (1 << 4)) {
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00a      	beq.n	8001474 <NRF24_Transmit+0x74>
			status = (status | (1 << 4)); // Actually not needed because this bit is already set, but reset is done by writing 1
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	f043 0310 	orr.w	r3, r3, #16
 8001464:	73fb      	strb	r3, [r7, #15]
			nrf24_WriteReg(STATUS, status);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	4619      	mov	r1, r3
 800146a:	2007      	movs	r0, #7
 800146c:	f7ff fdf0 	bl	8001050 <nrf24_WriteReg>
			flush_tx_fifo();
 8001470:	f000 f81c 	bl	80014ac <flush_tx_fifo>
		}

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 8001474:	2017      	movs	r0, #23
 8001476:	f7ff fe33 	bl	80010e0 <nrf24_ReadReg>
 800147a:	4603      	mov	r3, r0
 800147c:	73bb      	strb	r3, [r7, #14]

	// check the fourth bit of FIFO_STATUS to know if the TX fifo is empty
	if ((fifostatus&(1<<4)) && (!(fifostatus&(1<<3))))
 800147e:	7bbb      	ldrb	r3, [r7, #14]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	2b00      	cmp	r3, #0
 8001486:	d008      	beq.n	800149a <NRF24_Transmit+0x9a>
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	f003 0308 	and.w	r3, r3, #8
 800148e:	2b00      	cmp	r3, #0
 8001490:	d103      	bne.n	800149a <NRF24_Transmit+0x9a>
	{
		flush_tx_fifo();
 8001492:	f000 f80b 	bl	80014ac <flush_tx_fifo>
		return 1;
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <NRF24_Transmit+0x9c>
	}

	return 0;
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	200010a8 	.word	0x200010a8
 80014a8:	20000224 	.word	0x20000224

080014ac <flush_tx_fifo>:

void flush_tx_fifo() {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
	uint8_t cmdtosend = FLUSH_TX;
 80014b2:	23e1      	movs	r3, #225	; 0xe1
 80014b4:	71fb      	strb	r3, [r7, #7]
	nrfsendCmd(cmdtosend);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fe3b 	bl	8001134 <nrfsendCmd>
	// reset FIFO_STATUS
	nrf24_reset (FIFO_STATUS);
 80014be:	2017      	movs	r0, #23
 80014c0:	f7ff fe4e 	bl	8001160 <nrf24_reset>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <flush_rx_fifo>:

void flush_rx_fifo() {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
	uint8_t cmdtosend = FLUSH_RX;
 80014d2:	23e2      	movs	r3, #226	; 0xe2
 80014d4:	71fb      	strb	r3, [r7, #7]
	nrfsendCmd(cmdtosend);
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fe2b 	bl	8001134 <nrfsendCmd>
	// reset FIFO_STATUS
	nrf24_reset (FIFO_STATUS);
 80014de:	2017      	movs	r0, #23
 80014e0:	f7ff fe3e 	bl	8001160 <nrf24_reset>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <isDataAvailable>:
	nrfsendCmd(cmdtosend);
}


uint8_t isDataAvailable ()
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	uint8_t fifo = nrf24_ReadReg(FIFO_STATUS);
 80014f2:	2017      	movs	r0, #23
 80014f4:	f7ff fdf4 	bl	80010e0 <nrf24_ReadReg>
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
	uint8_t status = nrf24_ReadReg(STATUS);
 80014fc:	2007      	movs	r0, #7
 80014fe:	f7ff fdef 	bl	80010e0 <nrf24_ReadReg>
 8001502:	4603      	mov	r3, r0
 8001504:	71bb      	strb	r3, [r7, #6]
	uint8_t config = nrf24_ReadReg(CONFIG);
 8001506:	2000      	movs	r0, #0
 8001508:	f7ff fdea 	bl	80010e0 <nrf24_ReadReg>
 800150c:	4603      	mov	r3, r0
 800150e:	717b      	strb	r3, [r7, #5]

	if ((status&(1<<6)))
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001516:	2b00      	cmp	r3, #0
 8001518:	d005      	beq.n	8001526 <isDataAvailable+0x3a>
	{
		nrf24_WriteReg(STATUS, (1<<6)); // Clear receive fifo bit
 800151a:	2140      	movs	r1, #64	; 0x40
 800151c:	2007      	movs	r0, #7
 800151e:	f7ff fd97 	bl	8001050 <nrf24_WriteReg>
		return 1;
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <isDataAvailable+0x3c>
	}

	return 0;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <NRF24_Receive>:

void NRF24_Receive (uint8_t *data)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	73fb      	strb	r3, [r7, #15]

	// select the device
	CS_Select();
 800153c:	f7ff fd58 	bl	8000ff0 <CS_Select>

	// payload command
	cmdtosend = R_RX_PAYLOAD;
 8001540:	2361      	movs	r3, #97	; 0x61
 8001542:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 8001544:	f107 010f 	add.w	r1, r7, #15
 8001548:	2364      	movs	r3, #100	; 0x64
 800154a:	2201      	movs	r2, #1
 800154c:	480c      	ldr	r0, [pc, #48]	; (8001580 <NRF24_Receive+0x50>)
 800154e:	f008 fb0c 	bl	8009b6a <HAL_SPI_Transmit>

	// Receive the payload
	HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 8001552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001556:	2220      	movs	r2, #32
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	4809      	ldr	r0, [pc, #36]	; (8001580 <NRF24_Receive+0x50>)
 800155c:	f008 fc48 	bl	8009df0 <HAL_SPI_Receive>

	// Unselect the device
	CS_UnSelect();
 8001560:	f7ff fd52 	bl	8001008 <CS_UnSelect>

	HAL_Delay(1);
 8001564:	2001      	movs	r0, #1
 8001566:	f003 fdcd 	bl	8005104 <HAL_Delay>

	cmdtosend = FLUSH_RX;
 800156a:	23e2      	movs	r3, #226	; 0xe2
 800156c:	73fb      	strb	r3, [r7, #15]
	nrfsendCmd(cmdtosend);
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fddf 	bl	8001134 <nrfsendCmd>
}
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200010a8 	.word	0x200010a8

08001584 <readRegisters>:

HAL_StatusTypeDef bmp5_hal_result;


BMP5_INTF_RET_TYPE readRegisters(uint8_t regAddress, uint8_t* dataBuffer, uint32_t numBytes, void* interfacePtr)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]
    // Make sure the number of bytes is valid
    if(numBytes == 0)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d102      	bne.n	80015a0 <readRegisters+0x1c>
    {
        return BMP5_E_COM_FAIL;
 800159a:	f06f 0301 	mvn.w	r3, #1
 800159e:	e021      	b.n	80015e4 <readRegisters+0x60>
    }

    // Start transmission
    HAL_GPIO_WritePin(BMP581_CSN_PORT, BMP581_CSN_PIN, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2110      	movs	r1, #16
 80015a4:	4811      	ldr	r0, [pc, #68]	; (80015ec <readRegisters+0x68>)
 80015a6:	f004 fd25 	bl	8005ff4 <HAL_GPIO_WritePin>

    // Read all requested bytes
    bmp5_hal_result = HAL_SPI_Transmit(BMP5_SPI, &regAddress, 1, 100);
 80015aa:	f107 010f 	add.w	r1, r7, #15
 80015ae:	2364      	movs	r3, #100	; 0x64
 80015b0:	2201      	movs	r2, #1
 80015b2:	480f      	ldr	r0, [pc, #60]	; (80015f0 <readRegisters+0x6c>)
 80015b4:	f008 fad9 	bl	8009b6a <HAL_SPI_Transmit>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <readRegisters+0x70>)
 80015be:	701a      	strb	r2, [r3, #0]
    bmp5_hal_result = HAL_SPI_Receive(BMP5_SPI, dataBuffer, numBytes, 1000);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	4809      	ldr	r0, [pc, #36]	; (80015f0 <readRegisters+0x6c>)
 80015cc:	f008 fc10 	bl	8009df0 <HAL_SPI_Receive>
 80015d0:	4603      	mov	r3, r0
 80015d2:	461a      	mov	r2, r3
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <readRegisters+0x70>)
 80015d6:	701a      	strb	r2, [r3, #0]

    // End transmission
    HAL_GPIO_WritePin(BMP581_CSN_PORT, BMP581_CSN_PIN, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	2110      	movs	r1, #16
 80015dc:	4803      	ldr	r0, [pc, #12]	; (80015ec <readRegisters+0x68>)
 80015de:	f004 fd09 	bl	8005ff4 <HAL_GPIO_WritePin>

    return BMP5_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40020800 	.word	0x40020800
 80015f0:	20001050 	.word	0x20001050
 80015f4:	20000254 	.word	0x20000254

080015f8 <writeRegisters>:

BMP5_INTF_RET_TYPE writeRegisters(uint8_t regAddress, const uint8_t* dataBuffer, uint32_t numBytes, void* interfacePtr)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	4603      	mov	r3, r0
 8001606:	73fb      	strb	r3, [r7, #15]
    // Make sure the number of bytes is valid
    if(numBytes == 0)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d102      	bne.n	8001614 <writeRegisters+0x1c>
    {
        return BMP5_E_COM_FAIL;
 800160e:	f06f 0301 	mvn.w	r3, #1
 8001612:	e019      	b.n	8001648 <writeRegisters+0x50>
    }

    // Begin transmission
    HAL_GPIO_WritePin(BMP581_CSN_PORT, BMP581_CSN_PIN, GPIO_PIN_RESET);
 8001614:	2200      	movs	r2, #0
 8001616:	2110      	movs	r1, #16
 8001618:	480d      	ldr	r0, [pc, #52]	; (8001650 <writeRegisters+0x58>)
 800161a:	f004 fceb 	bl	8005ff4 <HAL_GPIO_WritePin>

    // Write all the data
    HAL_SPI_Transmit(BMP5_SPI, &regAddress, 1, 100);
 800161e:	f107 010f 	add.w	r1, r7, #15
 8001622:	2364      	movs	r3, #100	; 0x64
 8001624:	2201      	movs	r2, #1
 8001626:	480b      	ldr	r0, [pc, #44]	; (8001654 <writeRegisters+0x5c>)
 8001628:	f008 fa9f 	bl	8009b6a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(BMP5_SPI, dataBuffer, numBytes, 1000);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	b29a      	uxth	r2, r3
 8001630:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001634:	68b9      	ldr	r1, [r7, #8]
 8001636:	4807      	ldr	r0, [pc, #28]	; (8001654 <writeRegisters+0x5c>)
 8001638:	f008 fa97 	bl	8009b6a <HAL_SPI_Transmit>

    // End transmission
    HAL_GPIO_WritePin(BMP581_CSN_PORT, BMP581_CSN_PIN, GPIO_PIN_SET);
 800163c:	2201      	movs	r2, #1
 800163e:	2110      	movs	r1, #16
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <writeRegisters+0x58>)
 8001642:	f004 fcd7 	bl	8005ff4 <HAL_GPIO_WritePin>

    return BMP5_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40020800 	.word	0x40020800
 8001654:	20001050 	.word	0x20001050

08001658 <usDelay>:

void usDelay(uint32_t period, void* interfacePtr)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
    HAL_Delay(period);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f003 fd4e 	bl	8005104 <HAL_Delay>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <begin>:

int8_t begin()
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
    // Variable to track errors returned by API calls
    int8_t err = BMP5_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	71fb      	strb	r3, [r7, #7]

    // Initialize the sensor
    err = init();
 800167a:	f000 f82b 	bl	80016d4 <init>
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
    if(err != BMP5_OK)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <begin+0x20>
    {
        return err;
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	e00f      	b.n	80016b0 <begin+0x40>
    }

    // Enable both pressure and temperature sensors
    err = enablePress(BMP5_ENABLE);
 8001690:	2001      	movs	r0, #1
 8001692:	f000 f869 	bl	8001768 <enablePress>
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
    if(err != BMP5_OK)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d002      	beq.n	80016a8 <begin+0x38>
    {
        return err;
 80016a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a6:	e003      	b.n	80016b0 <begin+0x40>
    }

    // Set to normal mode
    return setMode(BMP5_POWERMODE_NORMAL);
 80016a8:	2001      	movs	r0, #1
 80016aa:	f000 f84b 	bl	8001744 <setMode>
 80016ae:	4603      	mov	r3, r0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <beginSPI>:

int8_t beginSPI()
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
    // Set up chip select pin
    HAL_GPIO_WritePin(BMP581_CSN_PORT, BMP581_CSN_PIN, GPIO_PIN_SET);
 80016bc:	2201      	movs	r2, #1
 80016be:	2110      	movs	r1, #16
 80016c0:	4803      	ldr	r0, [pc, #12]	; (80016d0 <beginSPI+0x18>)
 80016c2:	f004 fc97 	bl	8005ff4 <HAL_GPIO_WritePin>

    // Initialize sensor
    return begin();
 80016c6:	f7ff ffd3 	bl	8001670 <begin>
 80016ca:	4603      	mov	r3, r0
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40020800 	.word	0x40020800

080016d4 <init>:

int8_t init()
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
    // Variable to track errors returned by API calls
    int8_t err = BMP5_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]

    // Initialize config values
    osrOdrConfig = (struct bmp5_osr_odr_press_config){0,0,0,0};
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <init+0x58>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
    fifo = (struct bmp5_fifo){0,0,0,0,0,0,0,0,0};
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <init+0x5c>)
 80016e6:	461a      	mov	r2, r3
 80016e8:	2300      	movs	r3, #0
 80016ea:	6013      	str	r3, [r2, #0]
 80016ec:	6053      	str	r3, [r2, #4]
 80016ee:	6093      	str	r3, [r2, #8]
 80016f0:	60d3      	str	r3, [r2, #12]

    // Set helper function pointers
    sensor.read = readRegisters;
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <init+0x60>)
 80016f4:	4a10      	ldr	r2, [pc, #64]	; (8001738 <init+0x64>)
 80016f6:	609a      	str	r2, [r3, #8]
    sensor.write = writeRegisters;
 80016f8:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <init+0x60>)
 80016fa:	4a10      	ldr	r2, [pc, #64]	; (800173c <init+0x68>)
 80016fc:	60da      	str	r2, [r3, #12]
    sensor.delay_us = usDelay;
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <init+0x60>)
 8001700:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <init+0x6c>)
 8001702:	611a      	str	r2, [r3, #16]
    //sensor.intf_ptr = &interfaceData;

    // Reset the sensor
    err = bmp5_soft_reset(&sensor);
 8001704:	480b      	ldr	r0, [pc, #44]	; (8001734 <init+0x60>)
 8001706:	f00a faee 	bl	800bce6 <bmp5_soft_reset>
 800170a:	4603      	mov	r3, r0
 800170c:	75fb      	strb	r3, [r7, #23]
    if(err != BMP5_OK)
 800170e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d002      	beq.n	800171c <init+0x48>
    {
        return err;
 8001716:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800171a:	e003      	b.n	8001724 <init+0x50>
    }

    // Initialize the sensor
    return bmp5_init(&sensor);
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <init+0x60>)
 800171e:	f00a fa07 	bl	800bb30 <bmp5_init>
 8001722:	4603      	mov	r3, r0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000240 	.word	0x20000240
 8001730:	20000244 	.word	0x20000244
 8001734:	20000228 	.word	0x20000228
 8001738:	08001585 	.word	0x08001585
 800173c:	080015f9 	.word	0x080015f9
 8001740:	08001659 	.word	0x08001659

08001744 <setMode>:

int8_t setMode(enum bmp5_powermode mode)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
    return bmp5_set_power_mode(mode, &sensor);
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	4904      	ldr	r1, [pc, #16]	; (8001764 <setMode+0x20>)
 8001752:	4618      	mov	r0, r3
 8001754:	f00a fb5e 	bl	800be14 <bmp5_set_power_mode>
 8001758:	4603      	mov	r3, r0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000228 	.word	0x20000228

08001768 <enablePress>:
{
    return bmp5_get_power_mode(mode, &sensor);
}

int8_t enablePress(uint8_t pressEnable)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
    osrOdrConfig.press_en = pressEnable;
 8001772:	4a06      	ldr	r2, [pc, #24]	; (800178c <enablePress+0x24>)
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	7093      	strb	r3, [r2, #2]
    return bmp5_set_osr_odr_press_config(&osrOdrConfig, &sensor);
 8001778:	4905      	ldr	r1, [pc, #20]	; (8001790 <enablePress+0x28>)
 800177a:	4804      	ldr	r0, [pc, #16]	; (800178c <enablePress+0x24>)
 800177c:	f00a fc34 	bl	800bfe8 <bmp5_set_osr_odr_press_config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000240 	.word	0x20000240
 8001790:	20000228 	.word	0x20000228

08001794 <getSensorData>:

int8_t getSensorData(struct bmp5_sensor_data* data)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    return bmp5_get_sensor_data(data, &osrOdrConfig, &sensor);
 800179c:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <getSensorData+0x1c>)
 800179e:	4905      	ldr	r1, [pc, #20]	; (80017b4 <getSensorData+0x20>)
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f00a fb87 	bl	800beb4 <bmp5_get_sensor_data>
 80017a6:	4603      	mov	r3, r0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000228 	.word	0x20000228
 80017b4:	20000240 	.word	0x20000240

080017b8 <calcAltitude>:
    kalman_old = kalman_value;

    return kalman_value;
}

float calcAltitude(float pressure) {
 80017b8:	b5b0      	push	{r4, r5, r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	ed87 0a01 	vstr	s0, [r7, #4]
    float A = pressure / 101325;
 80017c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c6:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001850 <calcAltitude+0x98>
 80017ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ce:	edc7 7a05 	vstr	s15, [r7, #20]
    float B = 1 / 5.25588;
 80017d2:	4b20      	ldr	r3, [pc, #128]	; (8001854 <calcAltitude+0x9c>)
 80017d4:	613b      	str	r3, [r7, #16]
    float C = pow(A, B);
 80017d6:	6978      	ldr	r0, [r7, #20]
 80017d8:	f7fe feb6 	bl	8000548 <__aeabi_f2d>
 80017dc:	4604      	mov	r4, r0
 80017de:	460d      	mov	r5, r1
 80017e0:	6938      	ldr	r0, [r7, #16]
 80017e2:	f7fe feb1 	bl	8000548 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	ec43 2b11 	vmov	d1, r2, r3
 80017ee:	ec45 4b10 	vmov	d0, r4, r5
 80017f2:	f012 fcc9 	bl	8014188 <pow>
 80017f6:	ec53 2b10 	vmov	r2, r3, d0
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f7ff f9f3 	bl	8000be8 <__aeabi_d2f>
 8001802:	4603      	mov	r3, r0
 8001804:	60fb      	str	r3, [r7, #12]
    C = 1.0 - C;
 8001806:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800180a:	edd7 7a03 	vldr	s15, [r7, #12]
 800180e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001812:	edc7 7a03 	vstr	s15, [r7, #12]
    C = C / 0.0000225577;
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f7fe fe96 	bl	8000548 <__aeabi_f2d>
 800181c:	a30a      	add	r3, pc, #40	; (adr r3, 8001848 <calcAltitude+0x90>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f7ff f813 	bl	800084c <__aeabi_ddiv>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4610      	mov	r0, r2
 800182c:	4619      	mov	r1, r3
 800182e:	f7ff f9db 	bl	8000be8 <__aeabi_d2f>
 8001832:	4603      	mov	r3, r0
 8001834:	60fb      	str	r3, [r7, #12]
    return C;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	ee07 3a90 	vmov	s15, r3
}
 800183c:	eeb0 0a67 	vmov.f32	s0, s15
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bdb0      	pop	{r4, r5, r7, pc}
 8001846:	bf00      	nop
 8001848:	572255df 	.word	0x572255df
 800184c:	3ef7a749 	.word	0x3ef7a749
 8001850:	47c5e680 	.word	0x47c5e680
 8001854:	3e42d454 	.word	0x3e42d454

08001858 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	4619      	mov	r1, r3
 8001866:	2007      	movs	r0, #7
 8001868:	f000 fd00 	bl	800226c <bno055_writeData>
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	4619      	mov	r1, r3
 8001882:	203d      	movs	r0, #61	; 0x3d
 8001884:	f000 fcf2 	bl	800226c <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d103      	bne.n	8001896 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 800188e:	2013      	movs	r0, #19
 8001890:	f000 fce0 	bl	8002254 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8001894:	e002      	b.n	800189c <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8001896:	2007      	movs	r0, #7
 8001898:	f000 fcdc 	bl	8002254 <bno055_delay>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f7ff ffe3 	bl	8001874 <bno055_setOperationMode>
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 80018b2:	b580      	push	{r7, lr}
 80018b4:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 80018b6:	200c      	movs	r0, #12
 80018b8:	f7ff ffdc 	bl	8001874 <bno055_setOperationMode>
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}

080018c0 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 80018c4:	2120      	movs	r1, #32
 80018c6:	203f      	movs	r0, #63	; 0x3f
 80018c8:	f000 fcd0 	bl	800226c <bno055_writeData>
  bno055_delay(700);
 80018cc:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80018d0:	f000 fcc0 	bl	8002254 <bno055_delay>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
  bno055_reset();
 80018de:	f7ff ffef 	bl	80018c0 <bno055_reset>

  uint8_t id = 0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 80018e6:	1dfb      	adds	r3, r7, #7
 80018e8:	2201      	movs	r2, #1
 80018ea:	4619      	mov	r1, r3
 80018ec:	2000      	movs	r0, #0
 80018ee:	f000 fda9 	bl	8002444 <bno055_readData>
  if (id != BNO055_ID) {
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2ba0      	cmp	r3, #160	; 0xa0
 80018f6:	d004      	beq.n	8001902 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	4619      	mov	r1, r3
 80018fc:	4809      	ldr	r0, [pc, #36]	; (8001924 <bno055_setup+0x4c>)
 80018fe:	f00f fe09 	bl	8011514 <iprintf>
  }
  bno055_setPage(0);
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff ffa8 	bl	8001858 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8001908:	2100      	movs	r1, #0
 800190a:	203f      	movs	r0, #63	; 0x3f
 800190c:	f000 fcae 	bl	800226c <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8001910:	f7ff ffc8 	bl	80018a4 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8001914:	200a      	movs	r0, #10
 8001916:	f000 fc9d 	bl	8002254 <bno055_delay>
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	08015120 	.word	0x08015120

08001928 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8001928:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800192c:	b09e      	sub	sp, #120	; 0x78
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 8001936:	2000      	movs	r0, #0
 8001938:	f7ff ff8e 	bl	8001858 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 800193c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001940:	2b20      	cmp	r3, #32
 8001942:	d108      	bne.n	8001956 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8001944:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001948:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800194c:	2208      	movs	r2, #8
 800194e:	4618      	mov	r0, r3
 8001950:	f000 fd78 	bl	8002444 <bno055_readData>
 8001954:	e007      	b.n	8001966 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8001956:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800195a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800195e:	2206      	movs	r2, #6
 8001960:	4618      	mov	r0, r3
 8001962:	f000 fd6f 	bl	8002444 <bno055_readData>

  double scale = 1;
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	4b8b      	ldr	r3, [pc, #556]	; (8001b98 <bno055_getVector+0x270>)
 800196c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8001970:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001974:	2b0e      	cmp	r3, #14
 8001976:	d109      	bne.n	800198c <bno055_getVector+0x64>
    scale = magScale;
 8001978:	4b88      	ldr	r3, [pc, #544]	; (8001b9c <bno055_getVector+0x274>)
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdc1 	bl	8000504 <__aeabi_ui2d>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 800198a:	e03e      	b.n	8001a0a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 800198c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001990:	2b08      	cmp	r3, #8
 8001992:	d007      	beq.n	80019a4 <bno055_getVector+0x7c>
 8001994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001998:	2b28      	cmp	r3, #40	; 0x28
 800199a:	d003      	beq.n	80019a4 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 800199c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019a0:	2b2e      	cmp	r3, #46	; 0x2e
 80019a2:	d109      	bne.n	80019b8 <bno055_getVector+0x90>
    scale = accelScale;
 80019a4:	4b7e      	ldr	r3, [pc, #504]	; (8001ba0 <bno055_getVector+0x278>)
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe fdab 	bl	8000504 <__aeabi_ui2d>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80019b6:	e028      	b.n	8001a0a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 80019b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019bc:	2b14      	cmp	r3, #20
 80019be:	d109      	bne.n	80019d4 <bno055_getVector+0xac>
    scale = angularRateScale;
 80019c0:	4b78      	ldr	r3, [pc, #480]	; (8001ba4 <bno055_getVector+0x27c>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd9d 	bl	8000504 <__aeabi_ui2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80019d2:	e01a      	b.n	8001a0a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 80019d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019d8:	2b1a      	cmp	r3, #26
 80019da:	d109      	bne.n	80019f0 <bno055_getVector+0xc8>
    scale = eulerScale;
 80019dc:	4b72      	ldr	r3, [pc, #456]	; (8001ba8 <bno055_getVector+0x280>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fd8f 	bl	8000504 <__aeabi_ui2d>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80019ee:	e00c      	b.n	8001a0a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 80019f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019f4:	2b20      	cmp	r3, #32
 80019f6:	d108      	bne.n	8001a0a <bno055_getVector+0xe2>
    scale = quaScale;
 80019f8:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <bno055_getVector+0x284>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fd81 	bl	8000504 <__aeabi_ui2d>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0e:	2220      	movs	r2, #32
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f00f fee4 	bl	80117e0 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001a18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a1c:	2b20      	cmp	r3, #32
 8001a1e:	d150      	bne.n	8001ac2 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001a20:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b21b      	sxth	r3, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fd76 	bl	8000524 <__aeabi_i2d>
 8001a38:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001a3c:	f7fe ff06 	bl	800084c <__aeabi_ddiv>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001a48:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001a4c:	021b      	lsls	r3, r3, #8
 8001a4e:	b21a      	sxth	r2, r3
 8001a50:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001a54:	b21b      	sxth	r3, r3
 8001a56:	4313      	orrs	r3, r2
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fd62 	bl	8000524 <__aeabi_i2d>
 8001a60:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001a64:	f7fe fef2 	bl	800084c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001a70:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	b21a      	sxth	r2, r3
 8001a78:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd4e 	bl	8000524 <__aeabi_i2d>
 8001a88:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001a8c:	f7fe fede 	bl	800084c <__aeabi_ddiv>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8001a98:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a9c:	021b      	lsls	r3, r3, #8
 8001a9e:	b21a      	sxth	r2, r3
 8001aa0:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fd3a 	bl	8000524 <__aeabi_i2d>
 8001ab0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ab4:	f7fe feca 	bl	800084c <__aeabi_ddiv>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001ac0:	e03b      	b.n	8001b3a <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001ac2:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001ac6:	021b      	lsls	r3, r3, #8
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001ace:	b21b      	sxth	r3, r3
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd25 	bl	8000524 <__aeabi_i2d>
 8001ada:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ade:	f7fe feb5 	bl	800084c <__aeabi_ddiv>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001aea:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	b21a      	sxth	r2, r3
 8001af2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001af6:	b21b      	sxth	r3, r3
 8001af8:	4313      	orrs	r3, r2
 8001afa:	b21b      	sxth	r3, r3
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fd11 	bl	8000524 <__aeabi_i2d>
 8001b02:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001b06:	f7fe fea1 	bl	800084c <__aeabi_ddiv>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001b12:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	b21a      	sxth	r2, r3
 8001b1a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b1e:	b21b      	sxth	r3, r3
 8001b20:	4313      	orrs	r3, r2
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fcfd 	bl	8000524 <__aeabi_i2d>
 8001b2a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001b2e:	f7fe fe8d 	bl	800084c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  }

  return xyz;
 8001b3a:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001b3e:	f107 0528 	add.w	r5, r7, #40	; 0x28
 8001b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001b4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001b52:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001b56:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001b5a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001b5e:	ec49 8b14 	vmov	d4, r8, r9
 8001b62:	ec45 4b15 	vmov	d5, r4, r5
 8001b66:	ec41 0b16 	vmov	d6, r0, r1
 8001b6a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b6e:	eeb0 0a44 	vmov.f32	s0, s8
 8001b72:	eef0 0a64 	vmov.f32	s1, s9
 8001b76:	eeb0 1a45 	vmov.f32	s2, s10
 8001b7a:	eef0 1a65 	vmov.f32	s3, s11
 8001b7e:	eeb0 2a46 	vmov.f32	s4, s12
 8001b82:	eef0 2a66 	vmov.f32	s5, s13
 8001b86:	eeb0 3a47 	vmov.f32	s6, s14
 8001b8a:	eef0 3a67 	vmov.f32	s7, s15
 8001b8e:	3778      	adds	r7, #120	; 0x78
 8001b90:	46bd      	mov	sp, r7
 8001b92:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b96:	bf00      	nop
 8001b98:	3ff00000 	.word	0x3ff00000
 8001b9c:	20000006 	.word	0x20000006
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	20000002 	.word	0x20000002
 8001ba8:	20000004 	.word	0x20000004
 8001bac:	20000008 	.word	0x20000008

08001bb0 <bno055_getVectorGyroscope>:
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
}
bno055_vector_t bno055_getVectorMagnetometer() {
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
 8001bb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bb4:	b090      	sub	sp, #64	; 0x40
 8001bb6:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 8001bb8:	2014      	movs	r0, #20
 8001bba:	f7ff feb5 	bl	8001928 <bno055_getVector>
 8001bbe:	eeb0 4a40 	vmov.f32	s8, s0
 8001bc2:	eef0 4a60 	vmov.f32	s9, s1
 8001bc6:	eeb0 5a41 	vmov.f32	s10, s2
 8001bca:	eef0 5a61 	vmov.f32	s11, s3
 8001bce:	eeb0 6a42 	vmov.f32	s12, s4
 8001bd2:	eef0 6a62 	vmov.f32	s13, s5
 8001bd6:	eeb0 7a43 	vmov.f32	s14, s6
 8001bda:	eef0 7a63 	vmov.f32	s15, s7
 8001bde:	ed87 4b08 	vstr	d4, [r7, #32]
 8001be2:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8001be6:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8001bea:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8001bee:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bf2:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001bf6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001bfa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001bfe:	ec49 8b14 	vmov	d4, r8, r9
 8001c02:	ec45 4b15 	vmov	d5, r4, r5
 8001c06:	ec41 0b16 	vmov	d6, r0, r1
 8001c0a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c0e:	eeb0 0a44 	vmov.f32	s0, s8
 8001c12:	eef0 0a64 	vmov.f32	s1, s9
 8001c16:	eeb0 1a45 	vmov.f32	s2, s10
 8001c1a:	eef0 1a65 	vmov.f32	s3, s11
 8001c1e:	eeb0 2a46 	vmov.f32	s4, s12
 8001c22:	eef0 2a66 	vmov.f32	s5, s13
 8001c26:	eeb0 3a47 	vmov.f32	s6, s14
 8001c2a:	eef0 3a67 	vmov.f32	s7, s15
 8001c2e:	3740      	adds	r7, #64	; 0x40
 8001c30:	46bd      	mov	sp, r7
 8001c32:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001c36 <bno055_getVectorEuler>:
bno055_vector_t bno055_getVectorEuler() {
 8001c36:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c3a:	b090      	sub	sp, #64	; 0x40
 8001c3c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 8001c3e:	201a      	movs	r0, #26
 8001c40:	f7ff fe72 	bl	8001928 <bno055_getVector>
 8001c44:	eeb0 4a40 	vmov.f32	s8, s0
 8001c48:	eef0 4a60 	vmov.f32	s9, s1
 8001c4c:	eeb0 5a41 	vmov.f32	s10, s2
 8001c50:	eef0 5a61 	vmov.f32	s11, s3
 8001c54:	eeb0 6a42 	vmov.f32	s12, s4
 8001c58:	eef0 6a62 	vmov.f32	s13, s5
 8001c5c:	eeb0 7a43 	vmov.f32	s14, s6
 8001c60:	eef0 7a63 	vmov.f32	s15, s7
 8001c64:	ed87 4b08 	vstr	d4, [r7, #32]
 8001c68:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8001c6c:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8001c70:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8001c74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c78:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001c7c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c84:	ec49 8b14 	vmov	d4, r8, r9
 8001c88:	ec45 4b15 	vmov	d5, r4, r5
 8001c8c:	ec41 0b16 	vmov	d6, r0, r1
 8001c90:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c94:	eeb0 0a44 	vmov.f32	s0, s8
 8001c98:	eef0 0a64 	vmov.f32	s1, s9
 8001c9c:	eeb0 1a45 	vmov.f32	s2, s10
 8001ca0:	eef0 1a65 	vmov.f32	s3, s11
 8001ca4:	eeb0 2a46 	vmov.f32	s4, s12
 8001ca8:	eef0 2a66 	vmov.f32	s5, s13
 8001cac:	eeb0 3a47 	vmov.f32	s6, s14
 8001cb0:	eef0 3a67 	vmov.f32	s7, s15
 8001cb4:	3740      	adds	r7, #64	; 0x40
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001cbc <bno055_getVectorLinearAccel>:
bno055_vector_t bno055_getVectorLinearAccel() {
 8001cbc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cc0:	b090      	sub	sp, #64	; 0x40
 8001cc2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
 8001cc4:	2028      	movs	r0, #40	; 0x28
 8001cc6:	f7ff fe2f 	bl	8001928 <bno055_getVector>
 8001cca:	eeb0 4a40 	vmov.f32	s8, s0
 8001cce:	eef0 4a60 	vmov.f32	s9, s1
 8001cd2:	eeb0 5a41 	vmov.f32	s10, s2
 8001cd6:	eef0 5a61 	vmov.f32	s11, s3
 8001cda:	eeb0 6a42 	vmov.f32	s12, s4
 8001cde:	eef0 6a62 	vmov.f32	s13, s5
 8001ce2:	eeb0 7a43 	vmov.f32	s14, s6
 8001ce6:	eef0 7a63 	vmov.f32	s15, s7
 8001cea:	ed87 4b08 	vstr	d4, [r7, #32]
 8001cee:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8001cf2:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8001cf6:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8001cfa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cfe:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001d02:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d06:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d0a:	ec49 8b14 	vmov	d4, r8, r9
 8001d0e:	ec45 4b15 	vmov	d5, r4, r5
 8001d12:	ec41 0b16 	vmov	d6, r0, r1
 8001d16:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d1a:	eeb0 0a44 	vmov.f32	s0, s8
 8001d1e:	eef0 0a64 	vmov.f32	s1, s9
 8001d22:	eeb0 1a45 	vmov.f32	s2, s10
 8001d26:	eef0 1a65 	vmov.f32	s3, s11
 8001d2a:	eeb0 2a46 	vmov.f32	s4, s12
 8001d2e:	eef0 2a66 	vmov.f32	s5, s13
 8001d32:	eeb0 3a47 	vmov.f32	s6, s14
 8001d36:	eef0 3a67 	vmov.f32	s7, s15
 8001d3a:	3740      	adds	r7, #64	; 0x40
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001d42 <bno055_getVectorQuaternion>:
bno055_vector_t bno055_getVectorGravity() {
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
}
bno055_vector_t bno055_getVectorQuaternion() {
 8001d42:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d46:	b090      	sub	sp, #64	; 0x40
 8001d48:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
 8001d4a:	2020      	movs	r0, #32
 8001d4c:	f7ff fdec 	bl	8001928 <bno055_getVector>
 8001d50:	eeb0 4a40 	vmov.f32	s8, s0
 8001d54:	eef0 4a60 	vmov.f32	s9, s1
 8001d58:	eeb0 5a41 	vmov.f32	s10, s2
 8001d5c:	eef0 5a61 	vmov.f32	s11, s3
 8001d60:	eeb0 6a42 	vmov.f32	s12, s4
 8001d64:	eef0 6a62 	vmov.f32	s13, s5
 8001d68:	eeb0 7a43 	vmov.f32	s14, s6
 8001d6c:	eef0 7a63 	vmov.f32	s15, s7
 8001d70:	ed87 4b08 	vstr	d4, [r7, #32]
 8001d74:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8001d78:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8001d7c:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8001d80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d84:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001d88:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d90:	ec49 8b14 	vmov	d4, r8, r9
 8001d94:	ec45 4b15 	vmov	d5, r4, r5
 8001d98:	ec41 0b16 	vmov	d6, r0, r1
 8001d9c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001da0:	eeb0 0a44 	vmov.f32	s0, s8
 8001da4:	eef0 0a64 	vmov.f32	s1, s9
 8001da8:	eeb0 1a45 	vmov.f32	s2, s10
 8001dac:	eef0 1a65 	vmov.f32	s3, s11
 8001db0:	eeb0 2a46 	vmov.f32	s4, s12
 8001db4:	eef0 2a66 	vmov.f32	s5, s13
 8001db8:	eeb0 3a47 	vmov.f32	s6, s14
 8001dbc:	eef0 3a67 	vmov.f32	s7, s15
 8001dc0:	3740      	adds	r7, #64	; 0x40
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001dc8 <colir_one_init>:
uint32_t current_address;
uint16_t log_buf_counter = 0;

W25QXX_result_t res;

void colir_one_init(SPI_HandleTypeDef *hspi) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
	if(hspi->State != HAL_SPI_STATE_READY)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d002      	beq.n	8001de2 <colir_one_init+0x1a>
		HAL_SPI_Init(hspi);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f007 fe13 	bl	8009a08 <HAL_SPI_Init>

	res = w25qxx_init(&w25qxx, hspi, SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	4a23      	ldr	r2, [pc, #140]	; (8001e74 <colir_one_init+0xac>)
 8001de6:	6879      	ldr	r1, [r7, #4]
 8001de8:	4823      	ldr	r0, [pc, #140]	; (8001e78 <colir_one_init+0xb0>)
 8001dea:	f002 ff0a 	bl	8004c02 <w25qxx_init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b22      	ldr	r3, [pc, #136]	; (8001e7c <colir_one_init+0xb4>)
 8001df4:	701a      	strb	r2, [r3, #0]

	sectors = w25qxx.block_count * w25qxx.sectors_in_block;
 8001df6:	4b20      	ldr	r3, [pc, #128]	; (8001e78 <colir_one_init+0xb0>)
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	4a1f      	ldr	r2, [pc, #124]	; (8001e78 <colir_one_init+0xb0>)
 8001dfc:	69d2      	ldr	r2, [r2, #28]
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	4a1f      	ldr	r2, [pc, #124]	; (8001e80 <colir_one_init+0xb8>)
 8001e04:	6013      	str	r3, [r2, #0]
	flash_size = w25qxx.block_count * w25qxx.block_size;
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <colir_one_init+0xb0>)
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	4a1b      	ldr	r2, [pc, #108]	; (8001e78 <colir_one_init+0xb0>)
 8001e0c:	6912      	ldr	r2, [r2, #16]
 8001e0e:	fb02 f303 	mul.w	r3, r2, r3
 8001e12:	4a1c      	ldr	r2, [pc, #112]	; (8001e84 <colir_one_init+0xbc>)
 8001e14:	6013      	str	r3, [r2, #0]
	//w25qxx_chip_erase(&w25qxx);
	w25qxx_read(&w25qxx, 0, (uint8_t*)&config_buf, sizeof(config_buf));
 8001e16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e1a:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <colir_one_init+0xc0>)
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4816      	ldr	r0, [pc, #88]	; (8001e78 <colir_one_init+0xb0>)
 8001e20:	f002 ff70 	bl	8004d04 <w25qxx_read>

	logs_config = (flash_config*)config_buf;
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <colir_one_init+0xc4>)
 8001e26:	4a18      	ldr	r2, [pc, #96]	; (8001e88 <colir_one_init+0xc0>)
 8001e28:	601a      	str	r2, [r3, #0]
	if(logs_config->last_log == 0 || logs_config->last_log == 255){
 8001e2a:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <colir_one_init+0xc4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d005      	beq.n	8001e42 <colir_one_init+0x7a>
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <colir_one_init+0xc4>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001e3e:	2bff      	cmp	r3, #255	; 0xff
 8001e40:	d111      	bne.n	8001e66 <colir_one_init+0x9e>
		logs_config->last_log = 0;
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <colir_one_init+0xc4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
		logs_config->last_address = CONFIG_SIZE;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <colir_one_init+0xc4>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e54:	601a      	str	r2, [r3, #0]
		memset(&logs_config->log_address, 0, sizeof(logs_config->log_address));
 8001e56:	4b0d      	ldr	r3, [pc, #52]	; (8001e8c <colir_one_init+0xc4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	2280      	movs	r2, #128	; 0x80
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f00f fcbd 	bl	80117e0 <memset>
	}

	HAL_SPI_DeInit(hspi);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f007 fe57 	bl	8009b1a <HAL_SPI_DeInit>
}
 8001e6c:	bf00      	nop
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40020c00 	.word	0x40020c00
 8001e78:	20000258 	.word	0x20000258
 8001e7c:	20000eb2 	.word	0x20000eb2
 8001e80:	20000280 	.word	0x20000280
 8001e84:	20000284 	.word	0x20000284
 8001e88:	200006a8 	.word	0x200006a8
 8001e8c:	20000ea8 	.word	0x20000ea8

08001e90 <log_data>:

void log_data(char cmd[]){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	memcpy(&log_buf[log_buf_counter], cmd, sizeof(log_buf[log_buf_counter]));
 8001e98:	4b59      	ldr	r3, [pc, #356]	; (8002000 <log_data+0x170>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	015b      	lsls	r3, r3, #5
 8001e9e:	4a59      	ldr	r2, [pc, #356]	; (8002004 <log_data+0x174>)
 8001ea0:	4413      	add	r3, r2
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f00f fdb5 	bl	8011a16 <memcpy>
	log_buf_counter++;
 8001eac:	4b54      	ldr	r3, [pc, #336]	; (8002000 <log_data+0x170>)
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b52      	ldr	r3, [pc, #328]	; (8002000 <log_data+0x170>)
 8001eb6:	801a      	strh	r2, [r3, #0]
	if(log_buf_counter >= LOG_BUF_SIZE){
 8001eb8:	4b51      	ldr	r3, [pc, #324]	; (8002000 <log_data+0x170>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	2b1f      	cmp	r3, #31
 8001ebe:	f240 809a 	bls.w	8001ff6 <log_data+0x166>
		if(w25qxx.spiHandle->State != HAL_SPI_STATE_READY)
 8001ec2:	4b51      	ldr	r3, [pc, #324]	; (8002008 <log_data+0x178>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d004      	beq.n	8001eda <log_data+0x4a>
			HAL_SPI_Init(w25qxx.spiHandle);
 8001ed0:	4b4d      	ldr	r3, [pc, #308]	; (8002008 <log_data+0x178>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f007 fd97 	bl	8009a08 <HAL_SPI_Init>

		log_buf_counter = 0;
 8001eda:	4b49      	ldr	r3, [pc, #292]	; (8002000 <log_data+0x170>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	801a      	strh	r2, [r3, #0]

		current_address = logs_config->last_address;
 8001ee0:	4b4a      	ldr	r3, [pc, #296]	; (800200c <log_data+0x17c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a4a      	ldr	r2, [pc, #296]	; (8002010 <log_data+0x180>)
 8001ee8:	6013      	str	r3, [r2, #0]
		//logs_config->last_address = current_address;

		res = w25qxx_erase(&w25qxx, current_address, sizeof(log_buf));
 8001eea:	4b49      	ldr	r3, [pc, #292]	; (8002010 <log_data+0x180>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4844      	ldr	r0, [pc, #272]	; (8002008 <log_data+0x178>)
 8001ef6:	f002 ffdc 	bl	8004eb2 <w25qxx_erase>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b45      	ldr	r3, [pc, #276]	; (8002014 <log_data+0x184>)
 8001f00:	701a      	strb	r2, [r3, #0]
		HAL_Delay(35);
 8001f02:	2023      	movs	r0, #35	; 0x23
 8001f04:	f003 f8fe 	bl	8005104 <HAL_Delay>
		res = w25qxx_write(&w25qxx, current_address, (uint8_t*)&log_buf, sizeof(log_buf));
 8001f08:	4b41      	ldr	r3, [pc, #260]	; (8002010 <log_data+0x180>)
 8001f0a:	6819      	ldr	r1, [r3, #0]
 8001f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f10:	4a3c      	ldr	r2, [pc, #240]	; (8002004 <log_data+0x174>)
 8001f12:	483d      	ldr	r0, [pc, #244]	; (8002008 <log_data+0x178>)
 8001f14:	f002 ff36 	bl	8004d84 <w25qxx_write>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <log_data+0x184>)
 8001f1e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(35);
 8001f20:	2023      	movs	r0, #35	; 0x23
 8001f22:	f003 f8ef 	bl	8005104 <HAL_Delay>
		w25qxx_read(&w25qxx, current_address, (uint8_t*)&log_buf, sizeof(log_buf));
 8001f26:	4b3a      	ldr	r3, [pc, #232]	; (8002010 <log_data+0x180>)
 8001f28:	6819      	ldr	r1, [r3, #0]
 8001f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f2e:	4a35      	ldr	r2, [pc, #212]	; (8002004 <log_data+0x174>)
 8001f30:	4835      	ldr	r0, [pc, #212]	; (8002008 <log_data+0x178>)
 8001f32:	f002 fee7 	bl	8004d04 <w25qxx_read>

		if(current_log == 255){
 8001f36:	4b38      	ldr	r3, [pc, #224]	; (8002018 <log_data+0x188>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	2bff      	cmp	r3, #255	; 0xff
 8001f3c:	d114      	bne.n	8001f68 <log_data+0xd8>
			current_log = logs_config->last_log + 1;
 8001f3e:	4b33      	ldr	r3, [pc, #204]	; (800200c <log_data+0x17c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f46:	3301      	adds	r3, #1
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4b33      	ldr	r3, [pc, #204]	; (8002018 <log_data+0x188>)
 8001f4c:	701a      	strb	r2, [r3, #0]
			if(current_log >= 32)
 8001f4e:	4b32      	ldr	r3, [pc, #200]	; (8002018 <log_data+0x188>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b1f      	cmp	r3, #31
 8001f54:	d902      	bls.n	8001f5c <log_data+0xcc>
				current_log = 1;
 8001f56:	4b30      	ldr	r3, [pc, #192]	; (8002018 <log_data+0x188>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
			logs_config->last_log = current_log;
 8001f5c:	4b2b      	ldr	r3, [pc, #172]	; (800200c <log_data+0x17c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a2d      	ldr	r2, [pc, #180]	; (8002018 <log_data+0x188>)
 8001f62:	7812      	ldrb	r2, [r2, #0]
 8001f64:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
		}

		current_address += PAGE_SIZE;
 8001f68:	4b29      	ldr	r3, [pc, #164]	; (8002010 <log_data+0x180>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f70:	4a27      	ldr	r2, [pc, #156]	; (8002010 <log_data+0x180>)
 8001f72:	6013      	str	r3, [r2, #0]
		logs_config->last_address = current_address;
 8001f74:	4b25      	ldr	r3, [pc, #148]	; (800200c <log_data+0x17c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a25      	ldr	r2, [pc, #148]	; (8002010 <log_data+0x180>)
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	601a      	str	r2, [r3, #0]
		logs_config->log_address[current_log - 1] = current_address;
 8001f7e:	4b23      	ldr	r3, [pc, #140]	; (800200c <log_data+0x17c>)
 8001f80:	6819      	ldr	r1, [r3, #0]
 8001f82:	4b25      	ldr	r3, [pc, #148]	; (8002018 <log_data+0x188>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	4a21      	ldr	r2, [pc, #132]	; (8002010 <log_data+0x180>)
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	605a      	str	r2, [r3, #4]

		res = w25qxx_erase(&w25qxx, 0, sizeof(config_buf));
 8001f92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f96:	2100      	movs	r1, #0
 8001f98:	481b      	ldr	r0, [pc, #108]	; (8002008 <log_data+0x178>)
 8001f9a:	f002 ff8a 	bl	8004eb2 <w25qxx_erase>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4b1c      	ldr	r3, [pc, #112]	; (8002014 <log_data+0x184>)
 8001fa4:	701a      	strb	r2, [r3, #0]
		if(res == W25QXX_Ok){
 8001fa6:	4b1b      	ldr	r3, [pc, #108]	; (8002014 <log_data+0x184>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d11e      	bne.n	8001fec <log_data+0x15c>

			memcpy(&config_buf, (uint8_t*)logs_config, sizeof(config_buf));
 8001fae:	4b17      	ldr	r3, [pc, #92]	; (800200c <log_data+0x17c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a1a      	ldr	r2, [pc, #104]	; (800201c <log_data+0x18c>)
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f00f fd2a 	bl	8011a16 <memcpy>
			res = w25qxx_write(&w25qxx, 0, (uint8_t*)&config_buf, sizeof(config_buf));
 8001fc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fc6:	4a15      	ldr	r2, [pc, #84]	; (800201c <log_data+0x18c>)
 8001fc8:	2100      	movs	r1, #0
 8001fca:	480f      	ldr	r0, [pc, #60]	; (8002008 <log_data+0x178>)
 8001fcc:	f002 feda 	bl	8004d84 <w25qxx_write>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <log_data+0x184>)
 8001fd6:	701a      	strb	r2, [r3, #0]
			HAL_Delay(35);
 8001fd8:	2023      	movs	r0, #35	; 0x23
 8001fda:	f003 f893 	bl	8005104 <HAL_Delay>
			w25qxx_read(&w25qxx, 0, (uint8_t*)&config_buf, sizeof(config_buf));
 8001fde:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fe2:	4a0e      	ldr	r2, [pc, #56]	; (800201c <log_data+0x18c>)
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <log_data+0x178>)
 8001fe8:	f002 fe8c 	bl	8004d04 <w25qxx_read>
		}

		HAL_SPI_DeInit(w25qxx.spiHandle);
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <log_data+0x178>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f007 fd92 	bl	8009b1a <HAL_SPI_DeInit>
	}
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000eb0 	.word	0x20000eb0
 8002004:	200002a8 	.word	0x200002a8
 8002008:	20000258 	.word	0x20000258
 800200c:	20000ea8 	.word	0x20000ea8
 8002010:	20000eac 	.word	0x20000eac
 8002014:	20000eb2 	.word	0x20000eb2
 8002018:	2000000a 	.word	0x2000000a
 800201c:	200006a8 	.word	0x200006a8

08002020 <read_logs_to_sd>:

FRESULT FR_Status;
char end_of_the_line[2] = "\n";

void read_logs_to_sd(){
 8002020:	b580      	push	{r7, lr}
 8002022:	b094      	sub	sp, #80	; 0x50
 8002024:	af00      	add	r7, sp, #0
	FR_Status = f_mount(&SDFatFS, SDPath, 1);
 8002026:	2201      	movs	r2, #1
 8002028:	4950      	ldr	r1, [pc, #320]	; (800216c <read_logs_to_sd+0x14c>)
 800202a:	4851      	ldr	r0, [pc, #324]	; (8002170 <read_logs_to_sd+0x150>)
 800202c:	f00c fdc6 	bl	800ebbc <f_mount>
 8002030:	4603      	mov	r3, r0
 8002032:	461a      	mov	r2, r3
 8002034:	4b4f      	ldr	r3, [pc, #316]	; (8002174 <read_logs_to_sd+0x154>)
 8002036:	701a      	strb	r2, [r3, #0]
	if(FR_Status == FR_OK){
 8002038:	4b4e      	ldr	r3, [pc, #312]	; (8002174 <read_logs_to_sd+0x154>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	f040 8091 	bne.w	8002164 <read_logs_to_sd+0x144>
		DIR dir;
		uint32_t lastAddress = CONFIG_SIZE;
 8002042:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002046:	64fb      	str	r3, [r7, #76]	; 0x4c
		uint32_t currentReadAdress = CONFIG_SIZE;
 8002048:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800204c:	643b      	str	r3, [r7, #64]	; 0x40
		FR_Status = f_opendir(&dir, SDPath);
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	4946      	ldr	r1, [pc, #280]	; (800216c <read_logs_to_sd+0x14c>)
 8002052:	4618      	mov	r0, r3
 8002054:	f00d fafc 	bl	800f650 <f_opendir>
 8002058:	4603      	mov	r3, r0
 800205a:	461a      	mov	r2, r3
 800205c:	4b45      	ldr	r3, [pc, #276]	; (8002174 <read_logs_to_sd+0x154>)
 800205e:	701a      	strb	r2, [r3, #0]
		if(FR_Status == FR_OK) {
 8002060:	4b44      	ldr	r3, [pc, #272]	; (8002174 <read_logs_to_sd+0x154>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d178      	bne.n	800215a <read_logs_to_sd+0x13a>
			if(w25qxx.spiHandle->State != HAL_SPI_STATE_READY)
 8002068:	4b43      	ldr	r3, [pc, #268]	; (8002178 <read_logs_to_sd+0x158>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b01      	cmp	r3, #1
 8002074:	d004      	beq.n	8002080 <read_logs_to_sd+0x60>
				HAL_SPI_Init(w25qxx.spiHandle);
 8002076:	4b40      	ldr	r3, [pc, #256]	; (8002178 <read_logs_to_sd+0x158>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f007 fcc4 	bl	8009a08 <HAL_SPI_Init>

			for(uint8_t i = 1; i <= logs_config->last_log; i++){
 8002080:	2301      	movs	r3, #1
 8002082:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8002086:	e05b      	b.n	8002140 <read_logs_to_sd+0x120>
				if(i < logs_config->last_log)
 8002088:	4b3c      	ldr	r3, [pc, #240]	; (800217c <read_logs_to_sd+0x15c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002090:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8002094:	429a      	cmp	r2, r3
 8002096:	d208      	bcs.n	80020aa <read_logs_to_sd+0x8a>
					lastAddress = logs_config->log_address[i];
 8002098:	4b38      	ldr	r3, [pc, #224]	; (800217c <read_logs_to_sd+0x15c>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020a8:	e003      	b.n	80020b2 <read_logs_to_sd+0x92>
				else
					lastAddress = logs_config->last_address;
 80020aa:	4b34      	ldr	r3, [pc, #208]	; (800217c <read_logs_to_sd+0x15c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	64fb      	str	r3, [r7, #76]	; 0x4c

				char fileName[8];
				memset(&fileName, 0, sizeof(fileName));
 80020b2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020b6:	2208      	movs	r2, #8
 80020b8:	2100      	movs	r1, #0
 80020ba:	4618      	mov	r0, r3
 80020bc:	f00f fb90 	bl	80117e0 <memset>
				sprintf(fileName, "%d.txt", i);
 80020c0:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80020c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020c8:	492d      	ldr	r1, [pc, #180]	; (8002180 <read_logs_to_sd+0x160>)
 80020ca:	4618      	mov	r0, r3
 80020cc:	f00f fa90 	bl	80115f0 <siprintf>
				FR_Status = f_open(&SDFile, fileName, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 80020d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020d4:	220b      	movs	r2, #11
 80020d6:	4619      	mov	r1, r3
 80020d8:	482a      	ldr	r0, [pc, #168]	; (8002184 <read_logs_to_sd+0x164>)
 80020da:	f00c fdb5 	bl	800ec48 <f_open>
 80020de:	4603      	mov	r3, r0
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b24      	ldr	r3, [pc, #144]	; (8002174 <read_logs_to_sd+0x154>)
 80020e4:	701a      	strb	r2, [r3, #0]
				if(FR_Status == FR_OK){
 80020e6:	4b23      	ldr	r3, [pc, #140]	; (8002174 <read_logs_to_sd+0x154>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d123      	bne.n	8002136 <read_logs_to_sd+0x116>
					currentReadAdress = logs_config->log_address[i - 1];
 80020ee:	4b23      	ldr	r3, [pc, #140]	; (800217c <read_logs_to_sd+0x15c>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80020f6:	3b01      	subs	r3, #1
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	643b      	str	r3, [r7, #64]	; 0x40
					for(uint32_t address = currentReadAdress; address < lastAddress; address += LOG_SIZE){
 8002100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002102:	647b      	str	r3, [r7, #68]	; 0x44
 8002104:	e010      	b.n	8002128 <read_logs_to_sd+0x108>
						w25qxx_read(&w25qxx, address, (uint8_t*)&buf, sizeof(buf));
 8002106:	2320      	movs	r3, #32
 8002108:	4a1f      	ldr	r2, [pc, #124]	; (8002188 <read_logs_to_sd+0x168>)
 800210a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800210c:	481a      	ldr	r0, [pc, #104]	; (8002178 <read_logs_to_sd+0x158>)
 800210e:	f002 fdf9 	bl	8004d04 <w25qxx_read>
						f_puts(&buf, &SDFile);
 8002112:	491c      	ldr	r1, [pc, #112]	; (8002184 <read_logs_to_sd+0x164>)
 8002114:	481c      	ldr	r0, [pc, #112]	; (8002188 <read_logs_to_sd+0x168>)
 8002116:	f00d fbcf 	bl	800f8b8 <f_puts>
						f_puts(&end_of_the_line, &SDFile);
 800211a:	491a      	ldr	r1, [pc, #104]	; (8002184 <read_logs_to_sd+0x164>)
 800211c:	481b      	ldr	r0, [pc, #108]	; (800218c <read_logs_to_sd+0x16c>)
 800211e:	f00d fbcb 	bl	800f8b8 <f_puts>
					for(uint32_t address = currentReadAdress; address < lastAddress; address += LOG_SIZE){
 8002122:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002124:	3320      	adds	r3, #32
 8002126:	647b      	str	r3, [r7, #68]	; 0x44
 8002128:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800212a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800212c:	429a      	cmp	r2, r3
 800212e:	d3ea      	bcc.n	8002106 <read_logs_to_sd+0xe6>
					}
					f_close(&SDFile);
 8002130:	4814      	ldr	r0, [pc, #80]	; (8002184 <read_logs_to_sd+0x164>)
 8002132:	f00d fa63 	bl	800f5fc <f_close>
			for(uint8_t i = 1; i <= logs_config->last_log; i++){
 8002136:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800213a:	3301      	adds	r3, #1
 800213c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8002140:	4b0e      	ldr	r3, [pc, #56]	; (800217c <read_logs_to_sd+0x15c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002148:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 800214c:	429a      	cmp	r2, r3
 800214e:	d99b      	bls.n	8002088 <read_logs_to_sd+0x68>
				}
			}
			HAL_SPI_DeInit(w25qxx.spiHandle);
 8002150:	4b09      	ldr	r3, [pc, #36]	; (8002178 <read_logs_to_sd+0x158>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f007 fce0 	bl	8009b1a <HAL_SPI_DeInit>
		}
		f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2100      	movs	r1, #0
 800215e:	4804      	ldr	r0, [pc, #16]	; (8002170 <read_logs_to_sd+0x150>)
 8002160:	f00c fd2c 	bl	800ebbc <f_mount>
	}
}
 8002164:	bf00      	nop
 8002166:	3750      	adds	r7, #80	; 0x50
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20001550 	.word	0x20001550
 8002170:	20001554 	.word	0x20001554
 8002174:	20000eb3 	.word	0x20000eb3
 8002178:	20000258 	.word	0x20000258
 800217c:	20000ea8 	.word	0x20000ea8
 8002180:	0801515c 	.word	0x0801515c
 8002184:	2000258c 	.word	0x2000258c
 8002188:	20000288 	.word	0x20000288
 800218c:	2000000c 	.word	0x2000000c

08002190 <reset_logs>:

void reset_logs(){
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
	if(w25qxx.spiHandle->State != HAL_SPI_STATE_READY)
 8002194:	4b1e      	ldr	r3, [pc, #120]	; (8002210 <reset_logs+0x80>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d004      	beq.n	80021ac <reset_logs+0x1c>
		HAL_SPI_Init(w25qxx.spiHandle);
 80021a2:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <reset_logs+0x80>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f007 fc2e 	bl	8009a08 <HAL_SPI_Init>

	w25qxx_chip_erase(&w25qxx);
 80021ac:	4818      	ldr	r0, [pc, #96]	; (8002210 <reset_logs+0x80>)
 80021ae:	f002 fee0 	bl	8004f72 <w25qxx_chip_erase>
	w25qxx_read(&w25qxx, 0, (uint8_t*)&config_buf, sizeof(config_buf));
 80021b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021b6:	4a17      	ldr	r2, [pc, #92]	; (8002214 <reset_logs+0x84>)
 80021b8:	2100      	movs	r1, #0
 80021ba:	4815      	ldr	r0, [pc, #84]	; (8002210 <reset_logs+0x80>)
 80021bc:	f002 fda2 	bl	8004d04 <w25qxx_read>

	logs_config = (flash_config*)config_buf;
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <reset_logs+0x88>)
 80021c2:	4a14      	ldr	r2, [pc, #80]	; (8002214 <reset_logs+0x84>)
 80021c4:	601a      	str	r2, [r3, #0]
	if(logs_config->last_log == 0 || logs_config->last_log == 255){
 80021c6:	4b14      	ldr	r3, [pc, #80]	; (8002218 <reset_logs+0x88>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d005      	beq.n	80021de <reset_logs+0x4e>
 80021d2:	4b11      	ldr	r3, [pc, #68]	; (8002218 <reset_logs+0x88>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021da:	2bff      	cmp	r3, #255	; 0xff
 80021dc:	d111      	bne.n	8002202 <reset_logs+0x72>
		logs_config->last_log = 0;
 80021de:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <reset_logs+0x88>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
		logs_config->last_address = CONFIG_SIZE;
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <reset_logs+0x88>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021f0:	601a      	str	r2, [r3, #0]
		memset(&logs_config->log_address, 0, sizeof(logs_config->log_address));
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <reset_logs+0x88>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	3304      	adds	r3, #4
 80021f8:	2280      	movs	r2, #128	; 0x80
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f00f faef 	bl	80117e0 <memset>
	}
	HAL_SPI_DeInit(w25qxx.spiHandle);
 8002202:	4b03      	ldr	r3, [pc, #12]	; (8002210 <reset_logs+0x80>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f007 fc87 	bl	8009b1a <HAL_SPI_DeInit>
}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000258 	.word	0x20000258
 8002214:	200006a8 	.word	0x200006a8
 8002218:	20000ea8 	.word	0x20000ea8

0800221c <get_logs_config>:

flash_config* get_logs_config() {
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
	return logs_config;
 8002220:	4b03      	ldr	r3, [pc, #12]	; (8002230 <get_logs_config+0x14>)
 8002222:	681b      	ldr	r3, [r3, #0]
}
 8002224:	4618      	mov	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20000ea8 	.word	0x20000ea8

08002234 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 800223c:	4a04      	ldr	r2, [pc, #16]	; (8002250 <bno055_assignI2C+0x1c>)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6013      	str	r3, [r2, #0]
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	20000eb4 	.word	0x20000eb4

08002254 <bno055_delay>:

void bno055_delay(int time) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4618      	mov	r0, r3
 8002260:	f002 ff50 	bl	8005104 <HAL_Delay>
#endif
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af02      	add	r7, sp, #8
 8002272:	4603      	mov	r3, r0
 8002274:	460a      	mov	r2, r1
 8002276:	71fb      	strb	r3, [r7, #7]
 8002278:	4613      	mov	r3, r2
 800227a:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	733b      	strb	r3, [r7, #12]
 8002280:	79bb      	ldrb	r3, [r7, #6]
 8002282:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8002284:	4b5a      	ldr	r3, [pc, #360]	; (80023f0 <bno055_writeData+0x184>)
 8002286:	6818      	ldr	r0, [r3, #0]
 8002288:	f107 020c 	add.w	r2, r7, #12
 800228c:	230a      	movs	r3, #10
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2302      	movs	r3, #2
 8002292:	2150      	movs	r1, #80	; 0x50
 8002294:	f004 f83c 	bl	8006310 <HAL_I2C_Master_Transmit>
 8002298:	4603      	mov	r3, r0
 800229a:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 800229c:	7dfb      	ldrb	r3, [r7, #23]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 80a0 	beq.w	80023e4 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 80022a4:	7dfb      	ldrb	r3, [r7, #23]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d103      	bne.n	80022b2 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 80022aa:	4852      	ldr	r0, [pc, #328]	; (80023f4 <bno055_writeData+0x188>)
 80022ac:	f00f f998 	bl	80115e0 <puts>
 80022b0:	e012      	b.n	80022d8 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 80022b2:	7dfb      	ldrb	r3, [r7, #23]
 80022b4:	2b03      	cmp	r3, #3
 80022b6:	d103      	bne.n	80022c0 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 80022b8:	484f      	ldr	r0, [pc, #316]	; (80023f8 <bno055_writeData+0x18c>)
 80022ba:	f00f f991 	bl	80115e0 <puts>
 80022be:	e00b      	b.n	80022d8 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 80022c0:	7dfb      	ldrb	r3, [r7, #23]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d103      	bne.n	80022ce <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 80022c6:	484d      	ldr	r0, [pc, #308]	; (80023fc <bno055_writeData+0x190>)
 80022c8:	f00f f98a 	bl	80115e0 <puts>
 80022cc:	e004      	b.n	80022d8 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
 80022d0:	4619      	mov	r1, r3
 80022d2:	484b      	ldr	r0, [pc, #300]	; (8002400 <bno055_writeData+0x194>)
 80022d4:	f00f f91e 	bl	8011514 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 80022d8:	4b45      	ldr	r3, [pc, #276]	; (80023f0 <bno055_writeData+0x184>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 ffaf 	bl	8007240 <HAL_I2C_GetError>
 80022e2:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d07e      	beq.n	80023e8 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d103      	bne.n	80022f8 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 80022f0:	4844      	ldr	r0, [pc, #272]	; (8002404 <bno055_writeData+0x198>)
 80022f2:	f00f f975 	bl	80115e0 <puts>
 80022f6:	e021      	b.n	800233c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d103      	bne.n	8002306 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 80022fe:	4842      	ldr	r0, [pc, #264]	; (8002408 <bno055_writeData+0x19c>)
 8002300:	f00f f96e 	bl	80115e0 <puts>
 8002304:	e01a      	b.n	800233c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	2b04      	cmp	r3, #4
 800230a:	d103      	bne.n	8002314 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 800230c:	483f      	ldr	r0, [pc, #252]	; (800240c <bno055_writeData+0x1a0>)
 800230e:	f00f f967 	bl	80115e0 <puts>
 8002312:	e013      	b.n	800233c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b08      	cmp	r3, #8
 8002318:	d103      	bne.n	8002322 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 800231a:	483d      	ldr	r0, [pc, #244]	; (8002410 <bno055_writeData+0x1a4>)
 800231c:	f00f f960 	bl	80115e0 <puts>
 8002320:	e00c      	b.n	800233c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	2b10      	cmp	r3, #16
 8002326:	d103      	bne.n	8002330 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8002328:	483a      	ldr	r0, [pc, #232]	; (8002414 <bno055_writeData+0x1a8>)
 800232a:	f00f f959 	bl	80115e0 <puts>
 800232e:	e005      	b.n	800233c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	2b20      	cmp	r3, #32
 8002334:	d102      	bne.n	800233c <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 8002336:	4838      	ldr	r0, [pc, #224]	; (8002418 <bno055_writeData+0x1ac>)
 8002338:	f00f f952 	bl	80115e0 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 800233c:	4b2c      	ldr	r3, [pc, #176]	; (80023f0 <bno055_writeData+0x184>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f004 ff6f 	bl	8007224 <HAL_I2C_GetState>
 8002346:	4603      	mov	r3, r0
 8002348:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d103      	bne.n	8002358 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8002350:	4832      	ldr	r0, [pc, #200]	; (800241c <bno055_writeData+0x1b0>)
 8002352:	f00f f945 	bl	80115e0 <puts>
 8002356:	e048      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	2b20      	cmp	r3, #32
 800235c:	d103      	bne.n	8002366 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 800235e:	482f      	ldr	r0, [pc, #188]	; (800241c <bno055_writeData+0x1b0>)
 8002360:	f00f f93e 	bl	80115e0 <puts>
 8002364:	e041      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	2b24      	cmp	r3, #36	; 0x24
 800236a:	d103      	bne.n	8002374 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 800236c:	482c      	ldr	r0, [pc, #176]	; (8002420 <bno055_writeData+0x1b4>)
 800236e:	f00f f937 	bl	80115e0 <puts>
 8002372:	e03a      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8002374:	7bfb      	ldrb	r3, [r7, #15]
 8002376:	2b21      	cmp	r3, #33	; 0x21
 8002378:	d103      	bne.n	8002382 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 800237a:	482a      	ldr	r0, [pc, #168]	; (8002424 <bno055_writeData+0x1b8>)
 800237c:	f00f f930 	bl	80115e0 <puts>
 8002380:	e033      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	2b22      	cmp	r3, #34	; 0x22
 8002386:	d103      	bne.n	8002390 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8002388:	4827      	ldr	r0, [pc, #156]	; (8002428 <bno055_writeData+0x1bc>)
 800238a:	f00f f929 	bl	80115e0 <puts>
 800238e:	e02c      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8002390:	7bfb      	ldrb	r3, [r7, #15]
 8002392:	2b28      	cmp	r3, #40	; 0x28
 8002394:	d103      	bne.n	800239e <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8002396:	4825      	ldr	r0, [pc, #148]	; (800242c <bno055_writeData+0x1c0>)
 8002398:	f00f f922 	bl	80115e0 <puts>
 800239c:	e025      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	2b29      	cmp	r3, #41	; 0x29
 80023a2:	d103      	bne.n	80023ac <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 80023a4:	4822      	ldr	r0, [pc, #136]	; (8002430 <bno055_writeData+0x1c4>)
 80023a6:	f00f f91b 	bl	80115e0 <puts>
 80023aa:	e01e      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	2b2a      	cmp	r3, #42	; 0x2a
 80023b0:	d103      	bne.n	80023ba <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 80023b2:	4820      	ldr	r0, [pc, #128]	; (8002434 <bno055_writeData+0x1c8>)
 80023b4:	f00f f914 	bl	80115e0 <puts>
 80023b8:	e017      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	2b60      	cmp	r3, #96	; 0x60
 80023be:	d103      	bne.n	80023c8 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 80023c0:	481d      	ldr	r0, [pc, #116]	; (8002438 <bno055_writeData+0x1cc>)
 80023c2:	f00f f90d 	bl	80115e0 <puts>
 80023c6:	e010      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	2ba0      	cmp	r3, #160	; 0xa0
 80023cc:	d103      	bne.n	80023d6 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 80023ce:	481b      	ldr	r0, [pc, #108]	; (800243c <bno055_writeData+0x1d0>)
 80023d0:	f00f f906 	bl	80115e0 <puts>
 80023d4:	e009      	b.n	80023ea <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	2be0      	cmp	r3, #224	; 0xe0
 80023da:	d106      	bne.n	80023ea <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 80023dc:	4818      	ldr	r0, [pc, #96]	; (8002440 <bno055_writeData+0x1d4>)
 80023de:	f00f f8ff 	bl	80115e0 <puts>
 80023e2:	e002      	b.n	80023ea <bno055_writeData+0x17e>
    return;
 80023e4:	bf00      	nop
 80023e6:	e000      	b.n	80023ea <bno055_writeData+0x17e>
    return;
 80023e8:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000eb4 	.word	0x20000eb4
 80023f4:	08015164 	.word	0x08015164
 80023f8:	08015188 	.word	0x08015188
 80023fc:	080151b0 	.word	0x080151b0
 8002400:	080151d4 	.word	0x080151d4
 8002404:	080151ec 	.word	0x080151ec
 8002408:	08015200 	.word	0x08015200
 800240c:	08015214 	.word	0x08015214
 8002410:	08015228 	.word	0x08015228
 8002414:	0801523c 	.word	0x0801523c
 8002418:	08015250 	.word	0x08015250
 800241c:	08015268 	.word	0x08015268
 8002420:	08015280 	.word	0x08015280
 8002424:	08015294 	.word	0x08015294
 8002428:	080152ac 	.word	0x080152ac
 800242c:	080152c4 	.word	0x080152c4
 8002430:	080152dc 	.word	0x080152dc
 8002434:	080152fc 	.word	0x080152fc
 8002438:	0801531c 	.word	0x0801531c
 800243c:	08015334 	.word	0x08015334
 8002440:	0801534c 	.word	0x0801534c

08002444 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af02      	add	r7, sp, #8
 800244a:	4603      	mov	r3, r0
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	71fb      	strb	r3, [r7, #7]
 8002450:	4613      	mov	r3, r2
 8002452:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8002454:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <bno055_readData+0x40>)
 8002456:	6818      	ldr	r0, [r3, #0]
 8002458:	1dfa      	adds	r2, r7, #7
 800245a:	2364      	movs	r3, #100	; 0x64
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	2301      	movs	r3, #1
 8002460:	2150      	movs	r1, #80	; 0x50
 8002462:	f003 ff55 	bl	8006310 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8002466:	4b07      	ldr	r3, [pc, #28]	; (8002484 <bno055_readData+0x40>)
 8002468:	6818      	ldr	r0, [r3, #0]
 800246a:	79bb      	ldrb	r3, [r7, #6]
 800246c:	b29b      	uxth	r3, r3
 800246e:	2264      	movs	r2, #100	; 0x64
 8002470:	9200      	str	r2, [sp, #0]
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	2150      	movs	r1, #80	; 0x50
 8002476:	f004 f849 	bl	800650c <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000eb4 	.word	0x20000eb4

08002488 <ParseReceivedCommand>:
float apogee = 0;

colir_one_rocket_state rState;

void ParseReceivedCommand(char cmd[], uint8_t payloadSize)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	; 0x28
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	460b      	mov	r3, r1
 8002492:	70fb      	strb	r3, [r7, #3]
	if(cmd[0] == '\0')
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 80cf 	beq.w	800263c <ParseReceivedCommand+0x1b4>
		return;

	cmdSymbol = cmd[0];
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	781a      	ldrb	r2, [r3, #0]
 80024a2:	4b68      	ldr	r3, [pc, #416]	; (8002644 <ParseReceivedCommand+0x1bc>)
 80024a4:	701a      	strb	r2, [r3, #0]
	int cmdCounter = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
	int cmdParamCounter = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	623b      	str	r3, [r7, #32]
	for(uint8_t i = 2; i < payloadSize; i++){
 80024ae:	2302      	movs	r3, #2
 80024b0:	77fb      	strb	r3, [r7, #31]
 80024b2:	e020      	b.n	80024f6 <ParseReceivedCommand+0x6e>
		if(cmd[i] == ' '){
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d105      	bne.n	80024cc <ParseReceivedCommand+0x44>
			cmdCounter++;
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	3301      	adds	r3, #1
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
			cmdParamCounter = 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
 80024ca:	e011      	b.n	80024f0 <ParseReceivedCommand+0x68>
		}
		else{
			cmdParams[cmdCounter][cmdParamCounter] = cmd[i];
 80024cc:	7ffb      	ldrb	r3, [r7, #31]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	7818      	ldrb	r0, [r3, #0]
 80024d4:	495c      	ldr	r1, [pc, #368]	; (8002648 <ParseReceivedCommand+0x1c0>)
 80024d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	18ca      	adds	r2, r1, r3
 80024e2:	6a3b      	ldr	r3, [r7, #32]
 80024e4:	4413      	add	r3, r2
 80024e6:	4602      	mov	r2, r0
 80024e8:	701a      	strb	r2, [r3, #0]
			cmdParamCounter++;
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	3301      	adds	r3, #1
 80024ee:	623b      	str	r3, [r7, #32]
	for(uint8_t i = 2; i < payloadSize; i++){
 80024f0:	7ffb      	ldrb	r3, [r7, #31]
 80024f2:	3301      	adds	r3, #1
 80024f4:	77fb      	strb	r3, [r7, #31]
 80024f6:	7ffa      	ldrb	r2, [r7, #31]
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d3da      	bcc.n	80024b4 <ParseReceivedCommand+0x2c>
		}
	}

	if(cmdSymbol == 's'){ //format like "s {servoNumber} {servoAngle} {servoNumber} {servoAngle}"
 80024fe:	4b51      	ldr	r3, [pc, #324]	; (8002644 <ParseReceivedCommand+0x1bc>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b73      	cmp	r3, #115	; 0x73
 8002504:	d123      	bne.n	800254e <ParseReceivedCommand+0xc6>
		int servoNumber = atoi(cmdParams[0]);
 8002506:	4850      	ldr	r0, [pc, #320]	; (8002648 <ParseReceivedCommand+0x1c0>)
 8002508:	f00d fb1c 	bl	800fb44 <atoi>
 800250c:	6178      	str	r0, [r7, #20]
		int servoAngle = atoi(cmdParams[1]);
 800250e:	484f      	ldr	r0, [pc, #316]	; (800264c <ParseReceivedCommand+0x1c4>)
 8002510:	f00d fb18 	bl	800fb44 <atoi>
 8002514:	6138      	str	r0, [r7, #16]

		HAL_I2C_DeInit(&hi2c2);
 8002516:	484e      	ldr	r0, [pc, #312]	; (8002650 <ParseReceivedCommand+0x1c8>)
 8002518:	f003 feca 	bl	80062b0 <HAL_I2C_DeInit>
		MX_I2C2_Init();
 800251c:	f000 fd56 	bl	8002fcc <MX_I2C2_Init>

		  PCA9685_Init(&hi2c2);
 8002520:	484b      	ldr	r0, [pc, #300]	; (8002650 <ParseReceivedCommand+0x1c8>)
 8002522:	f001 fe3d 	bl	80041a0 <PCA9685_Init>
		  PCA9685_SetPwmFrequency(50);
 8002526:	2032      	movs	r0, #50	; 0x32
 8002528:	f001 fcbe 	bl	8003ea8 <PCA9685_SetPwmFrequency>

		PCA9685_STATUS servoAngleStatus = PCA9685_SetServoAngle(servoNumber - 1, servoAngle);
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	b2db      	uxtb	r3, r3
 8002530:	3b01      	subs	r3, #1
 8002532:	b2db      	uxtb	r3, r3
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	ee07 2a90 	vmov	s15, r2
 800253a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800253e:	eeb0 0a67 	vmov.f32	s0, s15
 8002542:	4618      	mov	r0, r3
 8002544:	f001 fdd0 	bl	80040e8 <PCA9685_SetServoAngle>
 8002548:	4603      	mov	r3, r0
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e072      	b.n	8002634 <ParseReceivedCommand+0x1ac>
			servoNumber = atoi(cmdParams[2]);
			servoAngle = atoi(cmdParams[3]);
			PCA9685_SetServoAngle(servoNumber - 1, servoAngle);
		}*/
	}
	else if(cmdSymbol == 'l'){ //format like "s {servoNumber} {servoAngle}"
 800254e:	4b3d      	ldr	r3, [pc, #244]	; (8002644 <ParseReceivedCommand+0x1bc>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	2b6c      	cmp	r3, #108	; 0x6c
 8002554:	d10d      	bne.n	8002572 <ParseReceivedCommand+0xea>
		int lighterNumber = atoi(cmdParams[0]);
 8002556:	483c      	ldr	r0, [pc, #240]	; (8002648 <ParseReceivedCommand+0x1c0>)
 8002558:	f00d faf4 	bl	800fb44 <atoi>
 800255c:	61b8      	str	r0, [r7, #24]
		write_logs = 1;
 800255e:	4b3d      	ldr	r3, [pc, #244]	; (8002654 <ParseReceivedCommand+0x1cc>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
		rState = COLIRONE_CRUISE;
 8002564:	4b3c      	ldr	r3, [pc, #240]	; (8002658 <ParseReceivedCommand+0x1d0>)
 8002566:	2202      	movs	r2, #2
 8002568:	701a      	strb	r2, [r3, #0]
		FigherLighter(lighterNumber);
 800256a:	69b8      	ldr	r0, [r7, #24]
 800256c:	f000 f880 	bl	8002670 <FigherLighter>
 8002570:	e060      	b.n	8002634 <ParseReceivedCommand+0x1ac>
	}
	else if(cmdSymbol == 'w' && cmdParams[0][0] == 'e'){
 8002572:	4b34      	ldr	r3, [pc, #208]	; (8002644 <ParseReceivedCommand+0x1bc>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b77      	cmp	r3, #119	; 0x77
 8002578:	d107      	bne.n	800258a <ParseReceivedCommand+0x102>
 800257a:	4b33      	ldr	r3, [pc, #204]	; (8002648 <ParseReceivedCommand+0x1c0>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2b65      	cmp	r3, #101	; 0x65
 8002580:	d103      	bne.n	800258a <ParseReceivedCommand+0x102>
		write_logs= 1;
 8002582:	4b34      	ldr	r3, [pc, #208]	; (8002654 <ParseReceivedCommand+0x1cc>)
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	e054      	b.n	8002634 <ParseReceivedCommand+0x1ac>
	}
	else if(cmdSymbol == 'w' && cmdParams[0][0] == 'd'){
 800258a:	4b2e      	ldr	r3, [pc, #184]	; (8002644 <ParseReceivedCommand+0x1bc>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b77      	cmp	r3, #119	; 0x77
 8002590:	d107      	bne.n	80025a2 <ParseReceivedCommand+0x11a>
 8002592:	4b2d      	ldr	r3, [pc, #180]	; (8002648 <ParseReceivedCommand+0x1c0>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b64      	cmp	r3, #100	; 0x64
 8002598:	d103      	bne.n	80025a2 <ParseReceivedCommand+0x11a>
		write_logs= 0;
 800259a:	4b2e      	ldr	r3, [pc, #184]	; (8002654 <ParseReceivedCommand+0x1cc>)
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]
 80025a0:	e048      	b.n	8002634 <ParseReceivedCommand+0x1ac>
	}
	else if(cmdSymbol == 'w' && cmdParams[0][0] == 's'){
 80025a2:	4b28      	ldr	r3, [pc, #160]	; (8002644 <ParseReceivedCommand+0x1bc>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b77      	cmp	r3, #119	; 0x77
 80025a8:	d110      	bne.n	80025cc <ParseReceivedCommand+0x144>
 80025aa:	4b27      	ldr	r3, [pc, #156]	; (8002648 <ParseReceivedCommand+0x1c0>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	2b73      	cmp	r3, #115	; 0x73
 80025b0:	d10c      	bne.n	80025cc <ParseReceivedCommand+0x144>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 80025b2:	2201      	movs	r2, #1
 80025b4:	2104      	movs	r1, #4
 80025b6:	4829      	ldr	r0, [pc, #164]	; (800265c <ParseReceivedCommand+0x1d4>)
 80025b8:	f003 fd1c 	bl	8005ff4 <HAL_GPIO_WritePin>
		read_logs_to_sd();
 80025bc:	f7ff fd30 	bl	8002020 <read_logs_to_sd>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 80025c0:	2200      	movs	r2, #0
 80025c2:	2104      	movs	r1, #4
 80025c4:	4825      	ldr	r0, [pc, #148]	; (800265c <ParseReceivedCommand+0x1d4>)
 80025c6:	f003 fd15 	bl	8005ff4 <HAL_GPIO_WritePin>
 80025ca:	e033      	b.n	8002634 <ParseReceivedCommand+0x1ac>
	}
	else if(cmdSymbol == 'r' && cmdParams[0][0] == 'a'){
 80025cc:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <ParseReceivedCommand+0x1bc>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b72      	cmp	r3, #114	; 0x72
 80025d2:	d11f      	bne.n	8002614 <ParseReceivedCommand+0x18c>
 80025d4:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <ParseReceivedCommand+0x1c0>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b61      	cmp	r3, #97	; 0x61
 80025da:	d11b      	bne.n	8002614 <ParseReceivedCommand+0x18c>
		HAL_SPI_Init(&hspi1);
 80025dc:	4820      	ldr	r0, [pc, #128]	; (8002660 <ParseReceivedCommand+0x1d8>)
 80025de:	f007 fa13 	bl	8009a08 <HAL_SPI_Init>
		int8_t err = getSensorData(&bmpData);
 80025e2:	4820      	ldr	r0, [pc, #128]	; (8002664 <ParseReceivedCommand+0x1dc>)
 80025e4:	f7ff f8d6 	bl	8001794 <getSensorData>
 80025e8:	4603      	mov	r3, r0
 80025ea:	77bb      	strb	r3, [r7, #30]
		zeroAltitude = calcAltitude(bmpData.pressure);
 80025ec:	4b1d      	ldr	r3, [pc, #116]	; (8002664 <ParseReceivedCommand+0x1dc>)
 80025ee:	edd3 7a00 	vldr	s15, [r3]
 80025f2:	eeb0 0a67 	vmov.f32	s0, s15
 80025f6:	f7ff f8df 	bl	80017b8 <calcAltitude>
 80025fa:	eef0 7a40 	vmov.f32	s15, s0
 80025fe:	4b1a      	ldr	r3, [pc, #104]	; (8002668 <ParseReceivedCommand+0x1e0>)
 8002600:	edc3 7a00 	vstr	s15, [r3]
		apogee = 0;
 8002604:	4b19      	ldr	r3, [pc, #100]	; (800266c <ParseReceivedCommand+0x1e4>)
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
		HAL_SPI_DeInit(&hspi1);
 800260c:	4814      	ldr	r0, [pc, #80]	; (8002660 <ParseReceivedCommand+0x1d8>)
 800260e:	f007 fa84 	bl	8009b1a <HAL_SPI_DeInit>
	else if(cmdSymbol == 'r' && cmdParams[0][0] == 'a'){
 8002612:	e00f      	b.n	8002634 <ParseReceivedCommand+0x1ac>
	}
	else if(cmdSymbol == 'r' && cmdParams[0][0] == 'l'){
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <ParseReceivedCommand+0x1bc>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b72      	cmp	r3, #114	; 0x72
 800261a:	d10b      	bne.n	8002634 <ParseReceivedCommand+0x1ac>
 800261c:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <ParseReceivedCommand+0x1c0>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b6c      	cmp	r3, #108	; 0x6c
 8002622:	d107      	bne.n	8002634 <ParseReceivedCommand+0x1ac>
		HAL_SPI_Init(&hspi1);
 8002624:	480e      	ldr	r0, [pc, #56]	; (8002660 <ParseReceivedCommand+0x1d8>)
 8002626:	f007 f9ef 	bl	8009a08 <HAL_SPI_Init>
		reset_logs();
 800262a:	f7ff fdb1 	bl	8002190 <reset_logs>
		HAL_SPI_DeInit(&hspi1);
 800262e:	480c      	ldr	r0, [pc, #48]	; (8002660 <ParseReceivedCommand+0x1d8>)
 8002630:	f007 fa73 	bl	8009b1a <HAL_SPI_DeInit>
	}
	LogData(cmd);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f83b 	bl	80026b0 <LogData>
 800263a:	e000      	b.n	800263e <ParseReceivedCommand+0x1b6>
		return;
 800263c:	bf00      	nop
}
 800263e:	3728      	adds	r7, #40	; 0x28
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20001248 	.word	0x20001248
 8002648:	2000124c 	.word	0x2000124c
 800264c:	20001252 	.word	0x20001252
 8002650:	20000eb8 	.word	0x20000eb8
 8002654:	20001270 	.word	0x20001270
 8002658:	20001500 	.word	0x20001500
 800265c:	40021000 	.word	0x40021000
 8002660:	20001050 	.word	0x20001050
 8002664:	200014f4 	.word	0x200014f4
 8002668:	200014f0 	.word	0x200014f0
 800266c:	200014fc 	.word	0x200014fc

08002670 <FigherLighter>:

void FigherLighter(uint8_t lighterNumber){
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	71fb      	strb	r3, [r7, #7]
	uint16_t pinNumber = 0 | (1<<(6+lighterNumber));
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	3306      	adds	r3, #6
 800267e:	2201      	movs	r2, #1
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	81fb      	strh	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOE, pinNumber, GPIO_PIN_SET);
 8002686:	89fb      	ldrh	r3, [r7, #14]
 8002688:	2201      	movs	r2, #1
 800268a:	4619      	mov	r1, r3
 800268c:	4807      	ldr	r0, [pc, #28]	; (80026ac <FigherLighter+0x3c>)
 800268e:	f003 fcb1 	bl	8005ff4 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 8002692:	200f      	movs	r0, #15
 8002694:	f002 fd36 	bl	8005104 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE, pinNumber, GPIO_PIN_RESET);
 8002698:	89fb      	ldrh	r3, [r7, #14]
 800269a:	2200      	movs	r2, #0
 800269c:	4619      	mov	r1, r3
 800269e:	4803      	ldr	r0, [pc, #12]	; (80026ac <FigherLighter+0x3c>)
 80026a0:	f003 fca8 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 80026a4:	bf00      	nop
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000

080026b0 <LogData>:

void LogData(char data[]){
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
	if(write_logs == 1)
 80026b8:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <LogData+0x20>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d102      	bne.n	80026c6 <LogData+0x16>
		log_data(data);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f7ff fbe5 	bl	8001e90 <log_data>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20001270 	.word	0x20001270

080026d4 <HAL_UARTEx_RxEventCallback>:
/*
 * UART buffer handler based on the DMA receive function, every implementation is valid,
 * as long as you pass a sufficiently long receive buffer to the library.
 * */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	807b      	strh	r3, [r7, #2]
    oldPos = newPos; //keep track of the last position in the buffer
 80026e0:	4b28      	ldr	r3, [pc, #160]	; (8002784 <HAL_UARTEx_RxEventCallback+0xb0>)
 80026e2:	881a      	ldrh	r2, [r3, #0]
 80026e4:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 80026e6:	801a      	strh	r2, [r3, #0]
    if(oldPos + Size > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 80026e8:	4b27      	ldr	r3, [pc, #156]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	887b      	ldrh	r3, [r7, #2]
 80026f0:	4413      	add	r3, r2
 80026f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026f6:	dd22      	ble.n	800273e <HAL_UARTEx_RxEventCallback+0x6a>

        uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 80026f8:	4b23      	ldr	r3, [pc, #140]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002700:	81fb      	strh	r3, [r7, #14]
        memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 8002702:	4b21      	ldr	r3, [pc, #132]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002704:	881b      	ldrh	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	4b20      	ldr	r3, [pc, #128]	; (800278c <HAL_UARTEx_RxEventCallback+0xb8>)
 800270a:	4413      	add	r3, r2
 800270c:	89fa      	ldrh	r2, [r7, #14]
 800270e:	4920      	ldr	r1, [pc, #128]	; (8002790 <HAL_UARTEx_RxEventCallback+0xbc>)
 8002710:	4618      	mov	r0, r3
 8002712:	f00f f980 	bl	8011a16 <memcpy>

        oldPos = 0;  // point to the start of the buffer
 8002716:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002718:	2200      	movs	r2, #0
 800271a:	801a      	strh	r2, [r3, #0]
        memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (Size-datatocopy));  // copy the remaining data
 800271c:	89fb      	ldrh	r3, [r7, #14]
 800271e:	4a1c      	ldr	r2, [pc, #112]	; (8002790 <HAL_UARTEx_RxEventCallback+0xbc>)
 8002720:	1899      	adds	r1, r3, r2
 8002722:	887a      	ldrh	r2, [r7, #2]
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	461a      	mov	r2, r3
 800272a:	4818      	ldr	r0, [pc, #96]	; (800278c <HAL_UARTEx_RxEventCallback+0xb8>)
 800272c:	f00f f973 	bl	8011a16 <memcpy>
        newPos = (Size-datatocopy);  // update the position
 8002730:	887a      	ldrh	r2, [r7, #2]
 8002732:	89fb      	ldrh	r3, [r7, #14]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	b29a      	uxth	r2, r3
 8002738:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_UARTEx_RxEventCallback+0xb0>)
 800273a:	801a      	strh	r2, [r3, #0]
 800273c:	e010      	b.n	8002760 <HAL_UARTEx_RxEventCallback+0x8c>
    }
    else{
        memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, Size); //copy received data to the buffer
 800273e:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	4b11      	ldr	r3, [pc, #68]	; (800278c <HAL_UARTEx_RxEventCallback+0xb8>)
 8002746:	4413      	add	r3, r2
 8002748:	887a      	ldrh	r2, [r7, #2]
 800274a:	4911      	ldr	r1, [pc, #68]	; (8002790 <HAL_UARTEx_RxEventCallback+0xbc>)
 800274c:	4618      	mov	r0, r3
 800274e:	f00f f962 	bl	8011a16 <memcpy>
        newPos = Size+oldPos; //update buffer position
 8002752:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002754:	881a      	ldrh	r2, [r3, #0]
 8002756:	887b      	ldrh	r3, [r7, #2]
 8002758:	4413      	add	r3, r2
 800275a:	b29a      	uxth	r2, r3
 800275c:	4b09      	ldr	r3, [pc, #36]	; (8002784 <HAL_UARTEx_RxEventCallback+0xb0>)
 800275e:	801a      	strh	r2, [r3, #0]

    }
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)RxBuffer, RxBuffer_SIZE); //re-enable the DMA interrupt
 8002760:	2240      	movs	r2, #64	; 0x40
 8002762:	490b      	ldr	r1, [pc, #44]	; (8002790 <HAL_UARTEx_RxEventCallback+0xbc>)
 8002764:	480b      	ldr	r0, [pc, #44]	; (8002794 <HAL_UARTEx_RxEventCallback+0xc0>)
 8002766:	f007 ff9d 	bl	800a6a4 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT); //disable the half transfer interrupt
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_UARTEx_RxEventCallback+0xc4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4b09      	ldr	r3, [pc, #36]	; (8002798 <HAL_UARTEx_RxEventCallback+0xc4>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0208 	bic.w	r2, r2, #8
 8002778:	601a      	str	r2, [r3, #0]
}
 800277a:	bf00      	nop
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20001274 	.word	0x20001274
 8002788:	20001272 	.word	0x20001272
 800278c:	200012b8 	.word	0x200012b8
 8002790:	20001278 	.word	0x20001278
 8002794:	20001100 	.word	0x20001100
 8002798:	20001148 	.word	0x20001148
 800279c:	00000000 	.word	0x00000000

080027a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027a4:	b0c0      	sub	sp, #256	; 0x100
 80027a6:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a8:	f002 fc3a 	bl	8005020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ac:	f000 fba4 	bl	8002ef8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027b0:	f000 fd36 	bl	8003220 <MX_GPIO_Init>
  MX_DMA_Init();
 80027b4:	f000 fcee 	bl	8003194 <MX_DMA_Init>
  MX_I2C2_Init();
 80027b8:	f000 fc08 	bl	8002fcc <MX_I2C2_Init>
  MX_SPI3_Init();
 80027bc:	f000 fc8a 	bl	80030d4 <MX_SPI3_Init>
  MX_SDIO_SD_Init();
 80027c0:	f000 fc32 	bl	8003028 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80027c4:	f009 fe5a 	bl	800c47c <MX_FATFS_Init>
  MX_SPI1_Init();
 80027c8:	f000 fc4e 	bl	8003068 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80027cc:	f000 fcb8 	bl	8003140 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 80027d0:	2240      	movs	r2, #64	; 0x40
 80027d2:	491c      	ldr	r1, [pc, #112]	; (8002844 <main+0xa4>)
 80027d4:	481c      	ldr	r0, [pc, #112]	; (8002848 <main+0xa8>)
 80027d6:	f007 ff65 	bl	800a6a4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 80027da:	4b1c      	ldr	r3, [pc, #112]	; (800284c <main+0xac>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4b1a      	ldr	r3, [pc, #104]	; (800284c <main+0xac>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0208 	bic.w	r2, r2, #8
 80027e8:	601a      	str	r2, [r3, #0]

  //HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&value_adc,1);

  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 80027ea:	2201      	movs	r2, #1
 80027ec:	2104      	movs	r1, #4
 80027ee:	4818      	ldr	r0, [pc, #96]	; (8002850 <main+0xb0>)
 80027f0:	f003 fc00 	bl	8005ff4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80027f4:	2201      	movs	r2, #1
 80027f6:	2108      	movs	r1, #8
 80027f8:	4815      	ldr	r0, [pc, #84]	; (8002850 <main+0xb0>)
 80027fa:	f003 fbfb 	bl	8005ff4 <HAL_GPIO_WritePin>

  colir_one_init(&hspi1);
 80027fe:	4815      	ldr	r0, [pc, #84]	; (8002854 <main+0xb4>)
 8002800:	f7ff fae2 	bl	8001dc8 <colir_one_init>
  HAL_Delay(100);
 8002804:	2064      	movs	r0, #100	; 0x64
 8002806:	f002 fc7d 	bl	8005104 <HAL_Delay>

  read_logs_to_sd();
 800280a:	f7ff fc09 	bl	8002020 <read_logs_to_sd>

  NRF24_Init();
 800280e:	f7fe fd4d 	bl	80012ac <NRF24_Init>
  NRF24_TxRxMode(TxAddress, RxAddress, 76);
 8002812:	224c      	movs	r2, #76	; 0x4c
 8002814:	4910      	ldr	r1, [pc, #64]	; (8002858 <main+0xb8>)
 8002816:	4811      	ldr	r0, [pc, #68]	; (800285c <main+0xbc>)
 8002818:	f7fe fd6f 	bl	80012fa <NRF24_TxRxMode>
  NRF24_RxMode();
 800281c:	f7fe fdd0 	bl	80013c0 <NRF24_RxMode>

  bno055_assignI2C(&hi2c2);
 8002820:	480f      	ldr	r0, [pc, #60]	; (8002860 <main+0xc0>)
 8002822:	f7ff fd07 	bl	8002234 <bno055_assignI2C>
  bno055_setup();
 8002826:	f7ff f857 	bl	80018d8 <bno055_setup>
  bno055_setOperationModeNDOF();
 800282a:	f7ff f842 	bl	80018b2 <bno055_setOperationModeNDOF>

  PCA9685_Init(&hi2c2);
 800282e:	480c      	ldr	r0, [pc, #48]	; (8002860 <main+0xc0>)
 8002830:	f001 fcb6 	bl	80041a0 <PCA9685_Init>
  PCA9685_SetPwmFrequency(50);
 8002834:	2032      	movs	r0, #50	; 0x32
 8002836:	f001 fb37 	bl	8003ea8 <PCA9685_SetPwmFrequency>
  //PCA9685_SetServoAngle(2, 83);
  //PCA9685_SetServoAngle(3, 84);

  //PCA9685_SetServoAngle(7, 90);

  HAL_SPI_Init(&hspi1);
 800283a:	4806      	ldr	r0, [pc, #24]	; (8002854 <main+0xb4>)
 800283c:	f007 f8e4 	bl	8009a08 <HAL_SPI_Init>
  while(beginSPI() != BMP5_OK)
 8002840:	e014      	b.n	800286c <main+0xcc>
 8002842:	bf00      	nop
 8002844:	20001278 	.word	0x20001278
 8002848:	20001100 	.word	0x20001100
 800284c:	20001148 	.word	0x20001148
 8002850:	40021000 	.word	0x40021000
 8002854:	20001050 	.word	0x20001050
 8002858:	20000018 	.word	0x20000018
 800285c:	20000010 	.word	0x20000010
 8002860:	20000eb8 	.word	0x20000eb8
  {
    // Wait a bit to see if connection is established
    HAL_Delay(1000);
 8002864:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002868:	f002 fc4c 	bl	8005104 <HAL_Delay>
  while(beginSPI() != BMP5_OK)
 800286c:	f7fe ff24 	bl	80016b8 <beginSPI>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f6      	bne.n	8002864 <main+0xc4>
  }
  HAL_Delay(1000);
 8002876:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800287a:	f002 fc43 	bl	8005104 <HAL_Delay>
  int8_t err = getSensorData(&bmpData);
 800287e:	48d0      	ldr	r0, [pc, #832]	; (8002bc0 <main+0x420>)
 8002880:	f7fe ff88 	bl	8001794 <getSensorData>
 8002884:	4603      	mov	r3, r0
 8002886:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
  zeroAltitude = calcAltitude(bmpData.pressure);
 800288a:	4bcd      	ldr	r3, [pc, #820]	; (8002bc0 <main+0x420>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	eeb0 0a67 	vmov.f32	s0, s15
 8002894:	f7fe ff90 	bl	80017b8 <calcAltitude>
 8002898:	eef0 7a40 	vmov.f32	s15, s0
 800289c:	4bc9      	ldr	r3, [pc, #804]	; (8002bc4 <main+0x424>)
 800289e:	edc3 7a00 	vstr	s15, [r3]
  HAL_SPI_DeInit(&hspi1);
 80028a2:	48c9      	ldr	r0, [pc, #804]	; (8002bc8 <main+0x428>)
 80028a4:	f007 f939 	bl	8009b1a <HAL_SPI_DeInit>

  rState = COLIRONE_READY_TO_LAUNCH;
 80028a8:	4bc8      	ldr	r3, [pc, #800]	; (8002bcc <main+0x42c>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 80028ae:	2200      	movs	r2, #0
 80028b0:	2104      	movs	r1, #4
 80028b2:	48c7      	ldr	r0, [pc, #796]	; (8002bd0 <main+0x430>)
 80028b4:	f003 fb9e 	bl	8005ff4 <HAL_GPIO_WritePin>

  uint32_t lastRxMode = HAL_GetTick();
 80028b8:	f002 fc18 	bl	80050ec <HAL_GetTick>
 80028bc:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
  uint32_t lastTimestamp = HAL_GetTick();
 80028c0:	f002 fc14 	bl	80050ec <HAL_GetTick>
 80028c4:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
  bool rxMode = false;
 80028c8:	2300      	movs	r3, #0
 80028ca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  float VBatt;
  float lastAltitude = 0;
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  float verticalVelocity = 0;
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  float altitude = 0;
 80028de:	f04f 0300 	mov.w	r3, #0
 80028e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  flash_config* logsConfig = get_logs_config();
 80028e6:	f7ff fc99 	bl	800221c <get_logs_config>
 80028ea:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

  double latitude = 0, longitude = 0;
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
 80028fa:	f04f 0200 	mov.w	r2, #0
 80028fe:	f04f 0300 	mov.w	r3, #0
 8002902:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	uint32_t timestamp = HAL_GetTick();
 8002906:	f002 fbf1 	bl	80050ec <HAL_GetTick>
 800290a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	bno055_vector_t orientation = bno055_getVectorEuler();
 800290e:	f7ff f992 	bl	8001c36 <bno055_getVectorEuler>
 8002912:	eeb0 4a40 	vmov.f32	s8, s0
 8002916:	eef0 4a60 	vmov.f32	s9, s1
 800291a:	eeb0 5a41 	vmov.f32	s10, s2
 800291e:	eef0 5a61 	vmov.f32	s11, s3
 8002922:	eeb0 6a42 	vmov.f32	s12, s4
 8002926:	eef0 6a62 	vmov.f32	s13, s5
 800292a:	eeb0 7a43 	vmov.f32	s14, s6
 800292e:	eef0 7a63 	vmov.f32	s15, s7
 8002932:	ed87 4b08 	vstr	d4, [r7, #32]
 8002936:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 800293a:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 800293e:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
	bno055_vector_t linearAccel = bno055_getVectorLinearAccel();
 8002942:	f7ff f9bb 	bl	8001cbc <bno055_getVectorLinearAccel>
 8002946:	eeb0 4a40 	vmov.f32	s8, s0
 800294a:	eef0 4a60 	vmov.f32	s9, s1
 800294e:	eeb0 5a41 	vmov.f32	s10, s2
 8002952:	eef0 5a61 	vmov.f32	s11, s3
 8002956:	eeb0 6a42 	vmov.f32	s12, s4
 800295a:	eef0 6a62 	vmov.f32	s13, s5
 800295e:	eeb0 7a43 	vmov.f32	s14, s6
 8002962:	eef0 7a63 	vmov.f32	s15, s7
 8002966:	ed87 4b10 	vstr	d4, [r7, #64]	; 0x40
 800296a:	ed87 5b12 	vstr	d5, [r7, #72]	; 0x48
 800296e:	ed87 6b14 	vstr	d6, [r7, #80]	; 0x50
 8002972:	ed87 7b16 	vstr	d7, [r7, #88]	; 0x58
	bno055_vector_t quaternion = bno055_getVectorQuaternion();
 8002976:	f7ff f9e4 	bl	8001d42 <bno055_getVectorQuaternion>
 800297a:	eeb0 4a40 	vmov.f32	s8, s0
 800297e:	eef0 4a60 	vmov.f32	s9, s1
 8002982:	eeb0 5a41 	vmov.f32	s10, s2
 8002986:	eef0 5a61 	vmov.f32	s11, s3
 800298a:	eeb0 6a42 	vmov.f32	s12, s4
 800298e:	eef0 6a62 	vmov.f32	s13, s5
 8002992:	eeb0 7a43 	vmov.f32	s14, s6
 8002996:	eef0 7a63 	vmov.f32	s15, s7
 800299a:	ed87 4b18 	vstr	d4, [r7, #96]	; 0x60
 800299e:	ed87 5b1a 	vstr	d5, [r7, #104]	; 0x68
 80029a2:	ed87 6b1c 	vstr	d6, [r7, #112]	; 0x70
 80029a6:	ed87 7b1e 	vstr	d7, [r7, #120]	; 0x78
	bno055_vector_t gyro = bno055_getVectorGyroscope();
 80029aa:	f7ff f901 	bl	8001bb0 <bno055_getVectorGyroscope>
 80029ae:	eeb0 4a40 	vmov.f32	s8, s0
 80029b2:	eef0 4a60 	vmov.f32	s9, s1
 80029b6:	eeb0 5a41 	vmov.f32	s10, s2
 80029ba:	eef0 5a61 	vmov.f32	s11, s3
 80029be:	eeb0 6a42 	vmov.f32	s12, s4
 80029c2:	eef0 6a62 	vmov.f32	s13, s5
 80029c6:	eeb0 7a43 	vmov.f32	s14, s6
 80029ca:	eef0 7a63 	vmov.f32	s15, s7
 80029ce:	ed87 4b20 	vstr	d4, [r7, #128]	; 0x80
 80029d2:	ed87 5b22 	vstr	d5, [r7, #136]	; 0x88
 80029d6:	ed87 6b24 	vstr	d6, [r7, #144]	; 0x90
 80029da:	ed87 7b26 	vstr	d7, [r7, #152]	; 0x98
	logsConfig = get_logs_config();
 80029de:	f7ff fc1d 	bl	800221c <get_logs_config>
 80029e2:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	HAL_SPI_Init(&hspi1);
 80029e6:	4878      	ldr	r0, [pc, #480]	; (8002bc8 <main+0x428>)
 80029e8:	f007 f80e 	bl	8009a08 <HAL_SPI_Init>
	int8_t err = getSensorData(&bmpData);
 80029ec:	4874      	ldr	r0, [pc, #464]	; (8002bc0 <main+0x420>)
 80029ee:	f7fe fed1 	bl	8001794 <getSensorData>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
	HAL_SPI_DeInit(&hspi1);
 80029f8:	4873      	ldr	r0, [pc, #460]	; (8002bc8 <main+0x428>)
 80029fa:	f007 f88e 	bl	8009b1a <HAL_SPI_DeInit>
	if(bmpData.pressure > 10000){
 80029fe:	4b70      	ldr	r3, [pc, #448]	; (8002bc0 <main+0x420>)
 8002a00:	edd3 7a00 	vldr	s15, [r3]
 8002a04:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002bd4 <main+0x434>
 8002a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a10:	dd71      	ble.n	8002af6 <main+0x356>
		altitude = calcAltitude(bmpData.pressure) - zeroAltitude;
 8002a12:	4b6b      	ldr	r3, [pc, #428]	; (8002bc0 <main+0x420>)
 8002a14:	edd3 7a00 	vldr	s15, [r3]
 8002a18:	eeb0 0a67 	vmov.f32	s0, s15
 8002a1c:	f7fe fecc 	bl	80017b8 <calcAltitude>
 8002a20:	eeb0 7a40 	vmov.f32	s14, s0
 8002a24:	4b67      	ldr	r3, [pc, #412]	; (8002bc4 <main+0x424>)
 8002a26:	edd3 7a00 	vldr	s15, [r3]
 8002a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a2e:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
		if(altitude > apogee)
 8002a32:	4b69      	ldr	r3, [pc, #420]	; (8002bd8 <main+0x438>)
 8002a34:	edd3 7a00 	vldr	s15, [r3]
 8002a38:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002a3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a44:	dd03      	ble.n	8002a4e <main+0x2ae>
			apogee = altitude;
 8002a46:	4a64      	ldr	r2, [pc, #400]	; (8002bd8 <main+0x438>)
 8002a48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a4c:	6013      	str	r3, [r2, #0]

		float deltaT = timestamp - lastTimestamp;
 8002a4e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a60:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
		if(deltaT != 0)
 8002a64:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a70:	d00f      	beq.n	8002a92 <main+0x2f2>
			verticalVelocity = (altitude - lastAltitude) / (deltaT / 1000);
 8002a72:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002a76:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002a7a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002a7e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a82:	ed9f 6a56 	vldr	s12, [pc, #344]	; 8002bdc <main+0x43c>
 8002a86:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8002a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a8e:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc

		lastAltitude = altitude;
 8002a92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a96:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		lastTimestamp = timestamp;
 8002a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

		if(verticalVelocity < -3 && altitude > 5 && altitude < 150 && (rState == COLIRONE_CRUISE || rState == COLIRONE_SHUTES_DEPLOYED)){
 8002aa2:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002aa6:	eeb8 7a08 	vmov.f32	s14, #136	; 0xc0400000 -3.0
 8002aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab2:	d520      	bpl.n	8002af6 <main+0x356>
 8002ab4:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002ab8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac4:	dd17      	ble.n	8002af6 <main+0x356>
 8002ac6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002aca:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002be0 <main+0x440>
 8002ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	d50e      	bpl.n	8002af6 <main+0x356>
 8002ad8:	4b3c      	ldr	r3, [pc, #240]	; (8002bcc <main+0x42c>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d003      	beq.n	8002ae8 <main+0x348>
 8002ae0:	4b3a      	ldr	r3, [pc, #232]	; (8002bcc <main+0x42c>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b10      	cmp	r3, #16
 8002ae6:	d106      	bne.n	8002af6 <main+0x356>
			rState = COLIRONE_SHUTES_DEPLOYED;
 8002ae8:	4b38      	ldr	r3, [pc, #224]	; (8002bcc <main+0x42c>)
 8002aea:	2210      	movs	r2, #16
 8002aec:	701a      	strb	r2, [r3, #0]
			ParseReceivedCommand("s 8 90", 32);
 8002aee:	2120      	movs	r1, #32
 8002af0:	483c      	ldr	r0, [pc, #240]	; (8002be4 <main+0x444>)
 8002af2:	f7ff fcc9 	bl	8002488 <ParseReceivedCommand>
		}
	}

	VBatt = (value_adc * 2 / 4095) * 7.4;
 8002af6:	4b3c      	ldr	r3, [pc, #240]	; (8002be8 <main+0x448>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	005a      	lsls	r2, r3, #1
 8002afc:	4b3b      	ldr	r3, [pc, #236]	; (8002bec <main+0x44c>)
 8002afe:	fba3 1302 	umull	r1, r3, r3, r2
 8002b02:	1ad2      	subs	r2, r2, r3
 8002b04:	0852      	lsrs	r2, r2, #1
 8002b06:	4413      	add	r3, r2
 8002b08:	0adb      	lsrs	r3, r3, #11
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fd fcfa 	bl	8000504 <__aeabi_ui2d>
 8002b10:	a329      	add	r3, pc, #164	; (adr r3, 8002bb8 <main+0x418>)
 8002b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b16:	f7fd fd6f 	bl	80005f8 <__aeabi_dmul>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	f7fe f861 	bl	8000be8 <__aeabi_d2f>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	nmea_parse(&myData, DataBuffer);
 8002b2c:	4930      	ldr	r1, [pc, #192]	; (8002bf0 <main+0x450>)
 8002b2e:	4831      	ldr	r0, [pc, #196]	; (8002bf4 <main+0x454>)
 8002b30:	f001 f862 	bl	8003bf8 <nmea_parse>
	latitude = myData.latitude;
 8002b34:	4b2f      	ldr	r3, [pc, #188]	; (8002bf4 <main+0x454>)
 8002b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3a:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	longitude = myData.longitude;
 8002b3e:	4b2d      	ldr	r3, [pc, #180]	; (8002bf4 <main+0x454>)
 8002b40:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002b44:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	if(longitude > 1000)
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <main+0x458>)
 8002b4e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002b52:	f7fd ffe1 	bl	8000b18 <__aeabi_dcmpgt>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00a      	beq.n	8002b72 <main+0x3d2>
		longitude = longitude / 1000;
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	4b25      	ldr	r3, [pc, #148]	; (8002bf8 <main+0x458>)
 8002b62:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002b66:	f7fd fe71 	bl	800084c <__aeabi_ddiv>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	if(myData.lonSide == 'W')
 8002b72:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <main+0x454>)
 8002b74:	7e1b      	ldrb	r3, [r3, #24]
 8002b76:	2b57      	cmp	r3, #87	; 0x57
 8002b78:	d10b      	bne.n	8002b92 <main+0x3f2>
		longitude = -longitude;
 8002b7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	ed97 7b02 	vldr	d7, [r7, #8]
 8002b8e:	ed87 7b2e 	vstr	d7, [r7, #184]	; 0xb8
	if(myData.latSide == 'S')
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <main+0x454>)
 8002b94:	7a1b      	ldrb	r3, [r3, #8]
 8002b96:	2b53      	cmp	r3, #83	; 0x53
 8002b98:	d130      	bne.n	8002bfc <main+0x45c>
		latitude = -latitude;
 8002b9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ba4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	ed97 7b00 	vldr	d7, [r7]
 8002bae:	ed87 7b30 	vstr	d7, [r7, #192]	; 0xc0
 8002bb2:	e023      	b.n	8002bfc <main+0x45c>
 8002bb4:	f3af 8000 	nop.w
 8002bb8:	9999999a 	.word	0x9999999a
 8002bbc:	401d9999 	.word	0x401d9999
 8002bc0:	200014f4 	.word	0x200014f4
 8002bc4:	200014f0 	.word	0x200014f0
 8002bc8:	20001050 	.word	0x20001050
 8002bcc:	20001500 	.word	0x20001500
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	461c4000 	.word	0x461c4000
 8002bd8:	200014fc 	.word	0x200014fc
 8002bdc:	447a0000 	.word	0x447a0000
 8002be0:	43160000 	.word	0x43160000
 8002be4:	08015364 	.word	0x08015364
 8002be8:	2000126c 	.word	0x2000126c
 8002bec:	00100101 	.word	0x00100101
 8002bf0:	200012b8 	.word	0x200012b8
 8002bf4:	200014b8 	.word	0x200014b8
 8002bf8:	408f4000 	.word	0x408f4000
	//ParseReceivedCommand("s 8 90", 32);
	HAL_Delay(10);
 8002bfc:	200a      	movs	r0, #10
 8002bfe:	f002 fa81 	bl	8005104 <HAL_Delay>
	if(!rxMode){
 8002c02:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8002c06:	f083 0301 	eor.w	r3, r3, #1
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 812b 	beq.w	8002e68 <main+0x6c8>
		NRF24_TxMode();
 8002c12:	f7fe fbb5 	bl	8001380 <NRF24_TxMode>
		memset(&TxData, 0, sizeof(TxData));
 8002c16:	2220      	movs	r2, #32
 8002c18:	2100      	movs	r1, #0
 8002c1a:	48a9      	ldr	r0, [pc, #676]	; (8002ec0 <main+0x720>)
 8002c1c:	f00e fde0 	bl	80117e0 <memset>
		sprintf(TxData, "p %d %f %f %d", timestamp, latitude, longitude, myData.satelliteCount);
 8002c20:	4ba8      	ldr	r3, [pc, #672]	; (8002ec4 <main+0x724>)
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	9304      	str	r3, [sp, #16]
 8002c26:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8002c2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c2e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002c32:	e9cd 2300 	strd	r2, r3, [sp]
 8002c36:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c3a:	49a3      	ldr	r1, [pc, #652]	; (8002ec8 <main+0x728>)
 8002c3c:	48a0      	ldr	r0, [pc, #640]	; (8002ec0 <main+0x720>)
 8002c3e:	f00e fcd7 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002c42:	489f      	ldr	r0, [pc, #636]	; (8002ec0 <main+0x720>)
 8002c44:	f7fe fbdc 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002c48:	489d      	ldr	r0, [pc, #628]	; (8002ec0 <main+0x720>)
 8002c4a:	f7ff fd31 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002c4e:	200f      	movs	r0, #15
 8002c50:	f002 fa58 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002c54:	2220      	movs	r2, #32
 8002c56:	2100      	movs	r1, #0
 8002c58:	4899      	ldr	r0, [pc, #612]	; (8002ec0 <main+0x720>)
 8002c5a:	f00e fdc1 	bl	80117e0 <memset>
		sprintf(TxData, "h %d %.2f", timestamp, altitude);
 8002c5e:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8002c62:	f7fd fc71 	bl	8000548 <__aeabi_f2d>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	e9cd 2300 	strd	r2, r3, [sp]
 8002c6e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c72:	4996      	ldr	r1, [pc, #600]	; (8002ecc <main+0x72c>)
 8002c74:	4892      	ldr	r0, [pc, #584]	; (8002ec0 <main+0x720>)
 8002c76:	f00e fcbb 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002c7a:	4891      	ldr	r0, [pc, #580]	; (8002ec0 <main+0x720>)
 8002c7c:	f7fe fbc0 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002c80:	488f      	ldr	r0, [pc, #572]	; (8002ec0 <main+0x720>)
 8002c82:	f7ff fd15 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002c86:	200f      	movs	r0, #15
 8002c88:	f002 fa3c 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	2100      	movs	r1, #0
 8002c90:	488b      	ldr	r0, [pc, #556]	; (8002ec0 <main+0x720>)
 8002c92:	f00e fda5 	bl	80117e0 <memset>
		sprintf(TxData, "v %d %.2f", timestamp, verticalVelocity);
 8002c96:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8002c9a:	f7fd fc55 	bl	8000548 <__aeabi_f2d>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	e9cd 2300 	strd	r2, r3, [sp]
 8002ca6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002caa:	4989      	ldr	r1, [pc, #548]	; (8002ed0 <main+0x730>)
 8002cac:	4884      	ldr	r0, [pc, #528]	; (8002ec0 <main+0x720>)
 8002cae:	f00e fc9f 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002cb2:	4883      	ldr	r0, [pc, #524]	; (8002ec0 <main+0x720>)
 8002cb4:	f7fe fba4 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002cb8:	4881      	ldr	r0, [pc, #516]	; (8002ec0 <main+0x720>)
 8002cba:	f7ff fcf9 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002cbe:	200f      	movs	r0, #15
 8002cc0:	f002 fa20 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	487d      	ldr	r0, [pc, #500]	; (8002ec0 <main+0x720>)
 8002cca:	f00e fd89 	bl	80117e0 <memset>
		sprintf(TxData, "o %d %.2f %.2f %.2f", timestamp, -orientation.x, -orientation.y, -orientation.z);
 8002cce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002cd2:	4692      	mov	sl, r2
 8002cd4:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8002cd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002cdc:	61ba      	str	r2, [r7, #24]
 8002cde:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002ce2:	61fb      	str	r3, [r7, #28]
 8002ce4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ce8:	613a      	str	r2, [r7, #16]
 8002cea:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	ed97 7b04 	vldr	d7, [r7, #16]
 8002cf4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002cf8:	ed97 7b06 	vldr	d7, [r7, #24]
 8002cfc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002d00:	e9cd ab00 	strd	sl, fp, [sp]
 8002d04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002d08:	4972      	ldr	r1, [pc, #456]	; (8002ed4 <main+0x734>)
 8002d0a:	486d      	ldr	r0, [pc, #436]	; (8002ec0 <main+0x720>)
 8002d0c:	f00e fc70 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002d10:	486b      	ldr	r0, [pc, #428]	; (8002ec0 <main+0x720>)
 8002d12:	f7fe fb75 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002d16:	486a      	ldr	r0, [pc, #424]	; (8002ec0 <main+0x720>)
 8002d18:	f7ff fcca 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002d1c:	200f      	movs	r0, #15
 8002d1e:	f002 f9f1 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002d22:	2220      	movs	r2, #32
 8002d24:	2100      	movs	r1, #0
 8002d26:	4866      	ldr	r0, [pc, #408]	; (8002ec0 <main+0x720>)
 8002d28:	f00e fd5a 	bl	80117e0 <memset>
		sprintf(TxData, "g %d %.2f %.2f %.2f", timestamp, gyro.x, gyro.y, gyro.z);
 8002d2c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002d30:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d34:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002d38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d3c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d40:	e9cd 0100 	strd	r0, r1, [sp]
 8002d44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002d48:	4963      	ldr	r1, [pc, #396]	; (8002ed8 <main+0x738>)
 8002d4a:	485d      	ldr	r0, [pc, #372]	; (8002ec0 <main+0x720>)
 8002d4c:	f00e fc50 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002d50:	485b      	ldr	r0, [pc, #364]	; (8002ec0 <main+0x720>)
 8002d52:	f7fe fb55 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002d56:	485a      	ldr	r0, [pc, #360]	; (8002ec0 <main+0x720>)
 8002d58:	f7ff fcaa 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002d5c:	200f      	movs	r0, #15
 8002d5e:	f002 f9d1 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002d62:	2220      	movs	r2, #32
 8002d64:	2100      	movs	r1, #0
 8002d66:	4856      	ldr	r0, [pc, #344]	; (8002ec0 <main+0x720>)
 8002d68:	f00e fd3a 	bl	80117e0 <memset>
		sprintf(TxData, "a %d %.2f %.2f %.2f", timestamp, linearAccel.x, linearAccel.y, linearAccel.z);
 8002d6c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002d70:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002d74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002d7c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d80:	e9cd 0100 	strd	r0, r1, [sp]
 8002d84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002d88:	4954      	ldr	r1, [pc, #336]	; (8002edc <main+0x73c>)
 8002d8a:	484d      	ldr	r0, [pc, #308]	; (8002ec0 <main+0x720>)
 8002d8c:	f00e fc30 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002d90:	484b      	ldr	r0, [pc, #300]	; (8002ec0 <main+0x720>)
 8002d92:	f7fe fb35 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002d96:	484a      	ldr	r0, [pc, #296]	; (8002ec0 <main+0x720>)
 8002d98:	f7ff fc8a 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002d9c:	200f      	movs	r0, #15
 8002d9e:	f002 f9b1 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002da2:	2220      	movs	r2, #32
 8002da4:	2100      	movs	r1, #0
 8002da6:	4846      	ldr	r0, [pc, #280]	; (8002ec0 <main+0x720>)
 8002da8:	f00e fd1a 	bl	80117e0 <memset>
		sprintf(TxData, "q %d %.2f %.2f %.2f %.2f", timestamp, quaternion.x, quaternion.y, quaternion.z, quaternion.w);
 8002dac:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8002db0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002db4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002db8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002dbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002dc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002dc4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002dc8:	e9cd 4500 	strd	r4, r5, [sp]
 8002dcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002dd0:	4943      	ldr	r1, [pc, #268]	; (8002ee0 <main+0x740>)
 8002dd2:	483b      	ldr	r0, [pc, #236]	; (8002ec0 <main+0x720>)
 8002dd4:	f00e fc0c 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002dd8:	4839      	ldr	r0, [pc, #228]	; (8002ec0 <main+0x720>)
 8002dda:	f7fe fb11 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002dde:	4838      	ldr	r0, [pc, #224]	; (8002ec0 <main+0x720>)
 8002de0:	f7ff fc66 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002de4:	200f      	movs	r0, #15
 8002de6:	f002 f98d 	bl	8005104 <HAL_Delay>
		memset(&TxData, 0, sizeof(TxData));
 8002dea:	2220      	movs	r2, #32
 8002dec:	2100      	movs	r1, #0
 8002dee:	4834      	ldr	r0, [pc, #208]	; (8002ec0 <main+0x720>)
 8002df0:	f00e fcf6 	bl	80117e0 <memset>
		sprintf(TxData, "s %d %d %d %d", timestamp, write_logs, rState, logsConfig->last_log);
 8002df4:	4b3b      	ldr	r3, [pc, #236]	; (8002ee4 <main+0x744>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4b3b      	ldr	r3, [pc, #236]	; (8002ee8 <main+0x748>)
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002e04:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002e08:	9301      	str	r3, [sp, #4]
 8002e0a:	9200      	str	r2, [sp, #0]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e12:	4936      	ldr	r1, [pc, #216]	; (8002eec <main+0x74c>)
 8002e14:	482a      	ldr	r0, [pc, #168]	; (8002ec0 <main+0x720>)
 8002e16:	f00e fbeb 	bl	80115f0 <siprintf>
		NRF24_Transmit(TxData);
 8002e1a:	4829      	ldr	r0, [pc, #164]	; (8002ec0 <main+0x720>)
 8002e1c:	f7fe faf0 	bl	8001400 <NRF24_Transmit>
		LogData(TxData);
 8002e20:	4827      	ldr	r0, [pc, #156]	; (8002ec0 <main+0x720>)
 8002e22:	f7ff fc45 	bl	80026b0 <LogData>

		HAL_Delay(15);
 8002e26:	200f      	movs	r0, #15
 8002e28:	f002 f96c 	bl	8005104 <HAL_Delay>
		if(timestamp - lastRxMode > 500){
 8002e2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002e3a:	d93c      	bls.n	8002eb6 <main+0x716>
			memset(&TxData, 0, sizeof(TxData));
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	2100      	movs	r1, #0
 8002e40:	481f      	ldr	r0, [pc, #124]	; (8002ec0 <main+0x720>)
 8002e42:	f00e fccd 	bl	80117e0 <memset>
			sprintf(TxData, "c");
 8002e46:	492a      	ldr	r1, [pc, #168]	; (8002ef0 <main+0x750>)
 8002e48:	481d      	ldr	r0, [pc, #116]	; (8002ec0 <main+0x720>)
 8002e4a:	f00e fbd1 	bl	80115f0 <siprintf>
			NRF24_Transmit(TxData);
 8002e4e:	481c      	ldr	r0, [pc, #112]	; (8002ec0 <main+0x720>)
 8002e50:	f7fe fad6 	bl	8001400 <NRF24_Transmit>
			rxMode = true;
 8002e54:	2301      	movs	r3, #1
 8002e56:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			NRF24_RxMode();
 8002e5a:	f7fe fab1 	bl	80013c0 <NRF24_RxMode>
			lastRxMode = HAL_GetTick();
 8002e5e:	f002 f945 	bl	80050ec <HAL_GetTick>
 8002e62:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 8002e66:	e026      	b.n	8002eb6 <main+0x716>
		}
	}
	else{
		if (isDataAvailable() == 1)
 8002e68:	f7fe fb40 	bl	80014ec <isDataAvailable>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d113      	bne.n	8002e9a <main+0x6fa>
		{
			memset(&RxData, 0, sizeof(RxData));
 8002e72:	2220      	movs	r2, #32
 8002e74:	2100      	movs	r1, #0
 8002e76:	481f      	ldr	r0, [pc, #124]	; (8002ef4 <main+0x754>)
 8002e78:	f00e fcb2 	bl	80117e0 <memset>
			NRF24_Receive(RxData);
 8002e7c:	481d      	ldr	r0, [pc, #116]	; (8002ef4 <main+0x754>)
 8002e7e:	f7fe fb57 	bl	8001530 <NRF24_Receive>
			rxMode = false;
 8002e82:	2300      	movs	r3, #0
 8002e84:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			lastRxMode = HAL_GetTick();
 8002e88:	f002 f930 	bl	80050ec <HAL_GetTick>
 8002e8c:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
			ParseReceivedCommand(RxData, sizeof(RxData));
 8002e90:	2120      	movs	r1, #32
 8002e92:	4818      	ldr	r0, [pc, #96]	; (8002ef4 <main+0x754>)
 8002e94:	f7ff faf8 	bl	8002488 <ParseReceivedCommand>
 8002e98:	e00d      	b.n	8002eb6 <main+0x716>
		}
		else if(timestamp - lastRxMode > 250){
 8002e9a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2bfa      	cmp	r3, #250	; 0xfa
 8002ea6:	d906      	bls.n	8002eb6 <main+0x716>
			rxMode = false;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			lastRxMode = HAL_GetTick();
 8002eae:	f002 f91d 	bl	80050ec <HAL_GetTick>
 8002eb2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		}
	}

	HAL_Delay(70);
 8002eb6:	2046      	movs	r0, #70	; 0x46
 8002eb8:	f002 f924 	bl	8005104 <HAL_Delay>
  {
 8002ebc:	e523      	b.n	8002906 <main+0x166>
 8002ebe:	bf00      	nop
 8002ec0:	20001208 	.word	0x20001208
 8002ec4:	200014b8 	.word	0x200014b8
 8002ec8:	0801536c 	.word	0x0801536c
 8002ecc:	0801537c 	.word	0x0801537c
 8002ed0:	08015388 	.word	0x08015388
 8002ed4:	08015394 	.word	0x08015394
 8002ed8:	080153a8 	.word	0x080153a8
 8002edc:	080153bc 	.word	0x080153bc
 8002ee0:	080153d0 	.word	0x080153d0
 8002ee4:	20001270 	.word	0x20001270
 8002ee8:	20001500 	.word	0x20001500
 8002eec:	080153ec 	.word	0x080153ec
 8002ef0:	080153fc 	.word	0x080153fc
 8002ef4:	20001228 	.word	0x20001228

08002ef8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b094      	sub	sp, #80	; 0x50
 8002efc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002efe:	f107 0320 	add.w	r3, r7, #32
 8002f02:	2230      	movs	r2, #48	; 0x30
 8002f04:	2100      	movs	r1, #0
 8002f06:	4618      	mov	r0, r3
 8002f08:	f00e fc6a 	bl	80117e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f0c:	f107 030c 	add.w	r3, r7, #12
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60bb      	str	r3, [r7, #8]
 8002f20:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <SystemClock_Config+0xcc>)
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	4a27      	ldr	r2, [pc, #156]	; (8002fc4 <SystemClock_Config+0xcc>)
 8002f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2c:	4b25      	ldr	r3, [pc, #148]	; (8002fc4 <SystemClock_Config+0xcc>)
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f38:	2300      	movs	r3, #0
 8002f3a:	607b      	str	r3, [r7, #4]
 8002f3c:	4b22      	ldr	r3, [pc, #136]	; (8002fc8 <SystemClock_Config+0xd0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a21      	ldr	r2, [pc, #132]	; (8002fc8 <SystemClock_Config+0xd0>)
 8002f42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b1f      	ldr	r3, [pc, #124]	; (8002fc8 <SystemClock_Config+0xd0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f50:	607b      	str	r3, [r7, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f54:	2302      	movs	r3, #2
 8002f56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f60:	2302      	movs	r3, #2
 8002f62:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f64:	2300      	movs	r3, #0
 8002f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f68:	2308      	movs	r3, #8
 8002f6a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002f6c:	2350      	movs	r3, #80	; 0x50
 8002f6e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f70:	2302      	movs	r3, #2
 8002f72:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f74:	2304      	movs	r3, #4
 8002f76:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f78:	f107 0320 	add.w	r3, r7, #32
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f004 fe6f 	bl	8007c60 <HAL_RCC_OscConfig>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002f88:	f000 fa20 	bl	80033cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f8c:	230f      	movs	r3, #15
 8002f8e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f90:	2302      	movs	r3, #2
 8002f92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002f98:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002f9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002fa4:	f107 030c 	add.w	r3, r7, #12
 8002fa8:	2102      	movs	r1, #2
 8002faa:	4618      	mov	r0, r3
 8002fac:	f005 f8d0 	bl	8008150 <HAL_RCC_ClockConfig>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002fb6:	f000 fa09 	bl	80033cc <Error_Handler>
  }
}
 8002fba:	bf00      	nop
 8002fbc:	3750      	adds	r7, #80	; 0x50
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40007000 	.word	0x40007000

08002fcc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <MX_I2C2_Init+0x50>)
 8002fd2:	4a13      	ldr	r2, [pc, #76]	; (8003020 <MX_I2C2_Init+0x54>)
 8002fd4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002fd6:	4b11      	ldr	r3, [pc, #68]	; (800301c <MX_I2C2_Init+0x50>)
 8002fd8:	4a12      	ldr	r2, [pc, #72]	; (8003024 <MX_I2C2_Init+0x58>)
 8002fda:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	; (800301c <MX_I2C2_Init+0x50>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	; (800301c <MX_I2C2_Init+0x50>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	; (800301c <MX_I2C2_Init+0x50>)
 8002fea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	; (800301c <MX_I2C2_Init+0x50>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <MX_I2C2_Init+0x50>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ffc:	4b07      	ldr	r3, [pc, #28]	; (800301c <MX_I2C2_Init+0x50>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003002:	4b06      	ldr	r3, [pc, #24]	; (800301c <MX_I2C2_Init+0x50>)
 8003004:	2200      	movs	r2, #0
 8003006:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003008:	4804      	ldr	r0, [pc, #16]	; (800301c <MX_I2C2_Init+0x50>)
 800300a:	f003 f80d 	bl	8006028 <HAL_I2C_Init>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003014:	f000 f9da 	bl	80033cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003018:	bf00      	nop
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000eb8 	.word	0x20000eb8
 8003020:	40005800 	.word	0x40005800
 8003024:	000186a0 	.word	0x000186a0

08003028 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800302c:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 800302e:	4a0d      	ldr	r2, [pc, #52]	; (8003064 <MX_SDIO_SD_Init+0x3c>)
 8003030:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003032:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 8003034:	2200      	movs	r2, #0
 8003036:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003038:	4b09      	ldr	r3, [pc, #36]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800303e:	4b08      	ldr	r3, [pc, #32]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 8003040:	2200      	movs	r2, #0
 8003042:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003044:	4b06      	ldr	r3, [pc, #24]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 8003046:	2200      	movs	r2, #0
 8003048:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800304a:	4b05      	ldr	r3, [pc, #20]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 800304c:	2200      	movs	r2, #0
 800304e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <MX_SDIO_SD_Init+0x38>)
 8003052:	2204      	movs	r2, #4
 8003054:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8003056:	bf00      	nop
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr
 8003060:	20000f0c 	.word	0x20000f0c
 8003064:	40012c00 	.word	0x40012c00

08003068 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800306c:	4b17      	ldr	r3, [pc, #92]	; (80030cc <MX_SPI1_Init+0x64>)
 800306e:	4a18      	ldr	r2, [pc, #96]	; (80030d0 <MX_SPI1_Init+0x68>)
 8003070:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003072:	4b16      	ldr	r3, [pc, #88]	; (80030cc <MX_SPI1_Init+0x64>)
 8003074:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003078:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800307a:	4b14      	ldr	r3, [pc, #80]	; (80030cc <MX_SPI1_Init+0x64>)
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003080:	4b12      	ldr	r3, [pc, #72]	; (80030cc <MX_SPI1_Init+0x64>)
 8003082:	2200      	movs	r2, #0
 8003084:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003086:	4b11      	ldr	r3, [pc, #68]	; (80030cc <MX_SPI1_Init+0x64>)
 8003088:	2200      	movs	r2, #0
 800308a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800308c:	4b0f      	ldr	r3, [pc, #60]	; (80030cc <MX_SPI1_Init+0x64>)
 800308e:	2200      	movs	r2, #0
 8003090:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003092:	4b0e      	ldr	r3, [pc, #56]	; (80030cc <MX_SPI1_Init+0x64>)
 8003094:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003098:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800309a:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <MX_SPI1_Init+0x64>)
 800309c:	2200      	movs	r2, #0
 800309e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030a0:	4b0a      	ldr	r3, [pc, #40]	; (80030cc <MX_SPI1_Init+0x64>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030a6:	4b09      	ldr	r3, [pc, #36]	; (80030cc <MX_SPI1_Init+0x64>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ac:	4b07      	ldr	r3, [pc, #28]	; (80030cc <MX_SPI1_Init+0x64>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <MX_SPI1_Init+0x64>)
 80030b4:	220a      	movs	r2, #10
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030b8:	4804      	ldr	r0, [pc, #16]	; (80030cc <MX_SPI1_Init+0x64>)
 80030ba:	f006 fca5 	bl	8009a08 <HAL_SPI_Init>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80030c4:	f000 f982 	bl	80033cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80030c8:	bf00      	nop
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20001050 	.word	0x20001050
 80030d0:	40013000 	.word	0x40013000

080030d4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80030d8:	4b17      	ldr	r3, [pc, #92]	; (8003138 <MX_SPI3_Init+0x64>)
 80030da:	4a18      	ldr	r2, [pc, #96]	; (800313c <MX_SPI3_Init+0x68>)
 80030dc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80030de:	4b16      	ldr	r3, [pc, #88]	; (8003138 <MX_SPI3_Init+0x64>)
 80030e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030e4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80030e6:	4b14      	ldr	r3, [pc, #80]	; (8003138 <MX_SPI3_Init+0x64>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80030ec:	4b12      	ldr	r3, [pc, #72]	; (8003138 <MX_SPI3_Init+0x64>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <MX_SPI3_Init+0x64>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030f8:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <MX_SPI3_Init+0x64>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <MX_SPI3_Init+0x64>)
 8003100:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003104:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <MX_SPI3_Init+0x64>)
 8003108:	2200      	movs	r2, #0
 800310a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800310c:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <MX_SPI3_Init+0x64>)
 800310e:	2200      	movs	r2, #0
 8003110:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003112:	4b09      	ldr	r3, [pc, #36]	; (8003138 <MX_SPI3_Init+0x64>)
 8003114:	2200      	movs	r2, #0
 8003116:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <MX_SPI3_Init+0x64>)
 800311a:	2200      	movs	r2, #0
 800311c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <MX_SPI3_Init+0x64>)
 8003120:	220a      	movs	r2, #10
 8003122:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003124:	4804      	ldr	r0, [pc, #16]	; (8003138 <MX_SPI3_Init+0x64>)
 8003126:	f006 fc6f 	bl	8009a08 <HAL_SPI_Init>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003130:	f000 f94c 	bl	80033cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	200010a8 	.word	0x200010a8
 800313c:	40003c00 	.word	0x40003c00

08003140 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003144:	4b11      	ldr	r3, [pc, #68]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003146:	4a12      	ldr	r2, [pc, #72]	; (8003190 <MX_USART2_UART_Init+0x50>)
 8003148:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <MX_USART2_UART_Init+0x4c>)
 800314c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003150:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003158:	4b0c      	ldr	r3, [pc, #48]	; (800318c <MX_USART2_UART_Init+0x4c>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800315e:	4b0b      	ldr	r3, [pc, #44]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003160:	2200      	movs	r2, #0
 8003162:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003164:	4b09      	ldr	r3, [pc, #36]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003166:	220c      	movs	r2, #12
 8003168:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800316a:	4b08      	ldr	r3, [pc, #32]	; (800318c <MX_USART2_UART_Init+0x4c>)
 800316c:	2200      	movs	r2, #0
 800316e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003172:	2200      	movs	r2, #0
 8003174:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003176:	4805      	ldr	r0, [pc, #20]	; (800318c <MX_USART2_UART_Init+0x4c>)
 8003178:	f007 fa44 	bl	800a604 <HAL_UART_Init>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003182:	f000 f923 	bl	80033cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20001100 	.word	0x20001100
 8003190:	40004400 	.word	0x40004400

08003194 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	607b      	str	r3, [r7, #4]
 800319e:	4b1f      	ldr	r3, [pc, #124]	; (800321c <MX_DMA_Init+0x88>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	4a1e      	ldr	r2, [pc, #120]	; (800321c <MX_DMA_Init+0x88>)
 80031a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30
 80031aa:	4b1c      	ldr	r3, [pc, #112]	; (800321c <MX_DMA_Init+0x88>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031b2:	607b      	str	r3, [r7, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	603b      	str	r3, [r7, #0]
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <MX_DMA_Init+0x88>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	4a17      	ldr	r2, [pc, #92]	; (800321c <MX_DMA_Init+0x88>)
 80031c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031c4:	6313      	str	r3, [r2, #48]	; 0x30
 80031c6:	4b15      	ldr	r3, [pc, #84]	; (800321c <MX_DMA_Init+0x88>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ce:	603b      	str	r3, [r7, #0]
 80031d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	2010      	movs	r0, #16
 80031d8:	f002 f893 	bl	8005302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80031dc:	2010      	movs	r0, #16
 80031de:	f002 f8ac 	bl	800533a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	2011      	movs	r0, #17
 80031e8:	f002 f88b 	bl	8005302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80031ec:	2011      	movs	r0, #17
 80031ee:	f002 f8a4 	bl	800533a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	203b      	movs	r0, #59	; 0x3b
 80031f8:	f002 f883 	bl	8005302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80031fc:	203b      	movs	r0, #59	; 0x3b
 80031fe:	f002 f89c 	bl	800533a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8003202:	2200      	movs	r2, #0
 8003204:	2100      	movs	r1, #0
 8003206:	2045      	movs	r0, #69	; 0x45
 8003208:	f002 f87b 	bl	8005302 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800320c:	2045      	movs	r0, #69	; 0x45
 800320e:	f002 f894 	bl	800533a <HAL_NVIC_EnableIRQ>

}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40023800 	.word	0x40023800

08003220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08c      	sub	sp, #48	; 0x30
 8003224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003226:	f107 031c 	add.w	r3, r7, #28
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	605a      	str	r2, [r3, #4]
 8003230:	609a      	str	r2, [r3, #8]
 8003232:	60da      	str	r2, [r3, #12]
 8003234:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
 800323a:	4b5f      	ldr	r3, [pc, #380]	; (80033b8 <MX_GPIO_Init+0x198>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	4a5e      	ldr	r2, [pc, #376]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003240:	f043 0310 	orr.w	r3, r3, #16
 8003244:	6313      	str	r3, [r2, #48]	; 0x30
 8003246:	4b5c      	ldr	r3, [pc, #368]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	61bb      	str	r3, [r7, #24]
 8003250:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	4b58      	ldr	r3, [pc, #352]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325a:	4a57      	ldr	r2, [pc, #348]	; (80033b8 <MX_GPIO_Init+0x198>)
 800325c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003260:	6313      	str	r3, [r2, #48]	; 0x30
 8003262:	4b55      	ldr	r3, [pc, #340]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	4b51      	ldr	r3, [pc, #324]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	4a50      	ldr	r2, [pc, #320]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6313      	str	r3, [r2, #48]	; 0x30
 800327e:	4b4e      	ldr	r3, [pc, #312]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	613b      	str	r3, [r7, #16]
 8003288:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	4b4a      	ldr	r3, [pc, #296]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	4a49      	ldr	r2, [pc, #292]	; (80033b8 <MX_GPIO_Init+0x198>)
 8003294:	f043 0304 	orr.w	r3, r3, #4
 8003298:	6313      	str	r3, [r2, #48]	; 0x30
 800329a:	4b47      	ldr	r3, [pc, #284]	; (80033b8 <MX_GPIO_Init+0x198>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
 80032aa:	4b43      	ldr	r3, [pc, #268]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	4a42      	ldr	r2, [pc, #264]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032b0:	f043 0302 	orr.w	r3, r3, #2
 80032b4:	6313      	str	r3, [r2, #48]	; 0x30
 80032b6:	4b40      	ldr	r3, [pc, #256]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	60bb      	str	r3, [r7, #8]
 80032c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	607b      	str	r3, [r7, #4]
 80032c6:	4b3c      	ldr	r3, [pc, #240]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	4a3b      	ldr	r2, [pc, #236]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032cc:	f043 0308 	orr.w	r3, r3, #8
 80032d0:	6313      	str	r3, [r2, #48]	; 0x30
 80032d2:	4b39      	ldr	r3, [pc, #228]	; (80033b8 <MX_GPIO_Init+0x198>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	607b      	str	r3, [r7, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 80032de:	2200      	movs	r2, #0
 80032e0:	f641 718c 	movw	r1, #8076	; 0x1f8c
 80032e4:	4835      	ldr	r0, [pc, #212]	; (80033bc <MX_GPIO_Init+0x19c>)
 80032e6:	f002 fe85 	bl	8005ff4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80032ea:	2200      	movs	r2, #0
 80032ec:	2110      	movs	r1, #16
 80032ee:	4834      	ldr	r0, [pc, #208]	; (80033c0 <MX_GPIO_Init+0x1a0>)
 80032f0:	f002 fe80 	bl	8005ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 80032f4:	2201      	movs	r2, #1
 80032f6:	2180      	movs	r1, #128	; 0x80
 80032f8:	4832      	ldr	r0, [pc, #200]	; (80033c4 <MX_GPIO_Init+0x1a4>)
 80032fa:	f002 fe7b 	bl	8005ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CE_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 80032fe:	2200      	movs	r2, #0
 8003300:	21c0      	movs	r1, #192	; 0xc0
 8003302:	4831      	ldr	r0, [pc, #196]	; (80033c8 <MX_GPIO_Init+0x1a8>)
 8003304:	f002 fe76 	bl	8005ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE7 PE8
                           PE9 PE10 PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 8003308:	f641 738c 	movw	r3, #8076	; 0x1f8c
 800330c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800330e:	2301      	movs	r3, #1
 8003310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003316:	2300      	movs	r3, #0
 8003318:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800331a:	f107 031c 	add.w	r3, r7, #28
 800331e:	4619      	mov	r1, r3
 8003320:	4826      	ldr	r0, [pc, #152]	; (80033bc <MX_GPIO_Init+0x19c>)
 8003322:	f002 fbb7 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003326:	2310      	movs	r3, #16
 8003328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800332a:	2301      	movs	r3, #1
 800332c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	2300      	movs	r3, #0
 8003334:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003336:	f107 031c 	add.w	r3, r7, #28
 800333a:	4619      	mov	r1, r3
 800333c:	4820      	ldr	r0, [pc, #128]	; (80033c0 <MX_GPIO_Init+0x1a0>)
 800333e:	f002 fba9 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003348:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800334c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334e:	2300      	movs	r3, #0
 8003350:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003352:	f107 031c 	add.w	r3, r7, #28
 8003356:	4619      	mov	r1, r3
 8003358:	481a      	ldr	r0, [pc, #104]	; (80033c4 <MX_GPIO_Init+0x1a4>)
 800335a:	f002 fb9b 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800335e:	2380      	movs	r3, #128	; 0x80
 8003360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003366:	2302      	movs	r3, #2
 8003368:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800336a:	f107 031c 	add.w	r3, r7, #28
 800336e:	4619      	mov	r1, r3
 8003370:	4813      	ldr	r0, [pc, #76]	; (80033c0 <MX_GPIO_Init+0x1a0>)
 8003372:	f002 fb8f 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800337a:	2301      	movs	r3, #1
 800337c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	2300      	movs	r3, #0
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003382:	2300      	movs	r3, #0
 8003384:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003386:	f107 031c 	add.w	r3, r7, #28
 800338a:	4619      	mov	r1, r3
 800338c:	480d      	ldr	r0, [pc, #52]	; (80033c4 <MX_GPIO_Init+0x1a4>)
 800338e:	f002 fb81 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CE_Pin NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|NRF_CSN_Pin;
 8003392:	23c0      	movs	r3, #192	; 0xc0
 8003394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003396:	2301      	movs	r3, #1
 8003398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339a:	2300      	movs	r3, #0
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339e:	2300      	movs	r3, #0
 80033a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a2:	f107 031c 	add.w	r3, r7, #28
 80033a6:	4619      	mov	r1, r3
 80033a8:	4807      	ldr	r0, [pc, #28]	; (80033c8 <MX_GPIO_Init+0x1a8>)
 80033aa:	f002 fb73 	bl	8005a94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80033ae:	bf00      	nop
 80033b0:	3730      	adds	r7, #48	; 0x30
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40020800 	.word	0x40020800
 80033c4:	40020c00 	.word	0x40020c00
 80033c8:	40020400 	.word	0x40020400

080033cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033d0:	b672      	cpsid	i
}
 80033d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033d4:	e7fe      	b.n	80033d4 <Error_Handler+0x8>

080033d6 <gps_checksum>:


char *data[15];

int gps_checksum(char *nmea_data)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b086      	sub	sp, #24
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fc ff46 	bl	8000270 <strlen>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d801      	bhi.n	80033ee <gps_checksum+0x18>
 80033ea:	2300      	movs	r3, #0
 80033ec:	e038      	b.n	8003460 <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7fc ff3e 	bl	8000270 <strlen>
 80033f4:	4603      	mov	r3, r0
 80033f6:	3b04      	subs	r3, #4
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	4413      	add	r3, r2
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f7fc ff35 	bl	8000270 <strlen>
 8003406:	4603      	mov	r3, r0
 8003408:	3b03      	subs	r3, #3
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	4413      	add	r3, r2
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8003416:	2300      	movs	r3, #0
 8003418:	613b      	str	r3, [r7, #16]
 800341a:	e00a      	b.n	8003432 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	4413      	add	r3, r2
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	461a      	mov	r2, r3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	4053      	eors	r3, r2
 800342a:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	3301      	adds	r3, #1
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fc ff1c 	bl	8000270 <strlen>
 8003438:	4603      	mov	r3, r0
 800343a:	1f5a      	subs	r2, r3, #5
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	429a      	cmp	r2, r3
 8003440:	d8ec      	bhi.n	800341c <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8003442:	f107 0308 	add.w	r3, r7, #8
 8003446:	2210      	movs	r2, #16
 8003448:	2100      	movs	r1, #0
 800344a:	4618      	mov	r0, r3
 800344c:	f00d fb30 	bl	8010ab0 <strtol>
 8003450:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	429a      	cmp	r2, r3
 8003458:	d101      	bne.n	800345e <gps_checksum+0x88>
        return 1;
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <gps_checksum+0x8a>
    }
    else{
        return 0;
 800345e:	2300      	movs	r3, #0
    }
}
 8003460:	4618      	mov	r0, r3
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 8003468:	b590      	push	{r4, r7, lr}
 800346a:	b0b7      	sub	sp, #220	; 0xdc
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    memset(values, 0, sizeof(values));
 8003478:	f107 0320 	add.w	r3, r7, #32
 800347c:	2264      	movs	r2, #100	; 0x64
 800347e:	2100      	movs	r1, #0
 8003480:	4618      	mov	r0, r3
 8003482:	f00e f9ad 	bl	80117e0 <memset>
    char *marker = strtok(inputString, ",");
 8003486:	49c2      	ldr	r1, [pc, #776]	; (8003790 <nmea_GPGGA+0x328>)
 8003488:	6838      	ldr	r0, [r7, #0]
 800348a:	f00e f9c3 	bl	8011814 <strtok>
 800348e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8003492:	e027      	b.n	80034e4 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003494:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8003498:	f7fc feea 	bl	8000270 <strlen>
 800349c:	4603      	mov	r3, r0
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 80034a4:	1c63      	adds	r3, r4, #1
 80034a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80034aa:	4610      	mov	r0, r2
 80034ac:	f00c fb4e 	bl	800fb4c <malloc>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	00a3      	lsls	r3, r4, #2
 80034b6:	33d8      	adds	r3, #216	; 0xd8
 80034b8:	443b      	add	r3, r7
 80034ba:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 80034be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034c2:	3b01      	subs	r3, #1
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	33d8      	adds	r3, #216	; 0xd8
 80034c8:	443b      	add	r3, r7
 80034ca:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80034ce:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f00e fa97 	bl	8011a06 <strcpy>
        marker = strtok(NULL, ",");
 80034d8:	49ad      	ldr	r1, [pc, #692]	; (8003790 <nmea_GPGGA+0x328>)
 80034da:	2000      	movs	r0, #0
 80034dc:	f00e f99a 	bl	8011814 <strtok>
 80034e0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 80034e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1d3      	bne.n	8003494 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 80034ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    char latSide = values[3][0];
 80034f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	332c      	adds	r3, #44	; 0x2c
 8003500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003502:	4611      	mov	r1, r2
 8003504:	4618      	mov	r0, r3
 8003506:	f00e fa7e 	bl	8011a06 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 800350a:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800350e:	2b53      	cmp	r3, #83	; 0x53
 8003510:	d004      	beq.n	800351c <nmea_GPGGA+0xb4>
 8003512:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8003516:	2b4e      	cmp	r3, #78	; 0x4e
 8003518:	f040 8159 	bne.w	80037ce <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 800351c:	2300      	movs	r3, #0
 800351e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003522:	e010      	b.n	8003546 <nmea_GPGGA+0xde>
 8003524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003526:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800352a:	4413      	add	r3, r2
 800352c:	7819      	ldrb	r1, [r3, #0]
 800352e:	f107 021c 	add.w	r2, r7, #28
 8003532:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003536:	4413      	add	r3, r2
 8003538:	460a      	mov	r2, r1
 800353a:	701a      	strb	r2, [r3, #0]
 800353c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003540:	3301      	adds	r3, #1
 8003542:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003546:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800354a:	2b01      	cmp	r3, #1
 800354c:	ddea      	ble.n	8003524 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 800354e:	2300      	movs	r3, #0
 8003550:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003554:	e011      	b.n	800357a <nmea_GPGGA+0x112>
 8003556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003558:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800355c:	3302      	adds	r3, #2
 800355e:	4413      	add	r3, r2
 8003560:	7819      	ldrb	r1, [r3, #0]
 8003562:	f107 0214 	add.w	r2, r7, #20
 8003566:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800356a:	4413      	add	r3, r2
 800356c:	460a      	mov	r2, r1
 800356e:	701a      	strb	r2, [r3, #0]
 8003570:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003574:	3301      	adds	r3, #1
 8003576:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800357a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800357e:	2b05      	cmp	r3, #5
 8003580:	dde9      	ble.n	8003556 <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8003582:	f107 031c 	add.w	r3, r7, #28
 8003586:	220a      	movs	r2, #10
 8003588:	2100      	movs	r1, #0
 800358a:	4618      	mov	r0, r3
 800358c:	f00d fa90 	bl	8010ab0 <strtol>
 8003590:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	2100      	movs	r1, #0
 800359a:	4618      	mov	r0, r3
 800359c:	f00d f9a0 	bl	80108e0 <strtof>
 80035a0:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 80035a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80035a8:	ee07 3a90 	vmov	s15, r3
 80035ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035b0:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 80035b4:	ed9f 6a77 	vldr	s12, [pc, #476]	; 8003794 <nmea_GPGGA+0x32c>
 80035b8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80035bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035c0:	ee17 0a90 	vmov	r0, s15
 80035c4:	f7fc ffc0 	bl	8000548 <__aeabi_f2d>
 80035c8:	4602      	mov	r2, r0
 80035ca:	460b      	mov	r3, r1
 80035cc:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 80035d0:	2300      	movs	r3, #0
 80035d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80035d6:	e010      	b.n	80035fa <nmea_GPGGA+0x192>
 80035d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035de:	4413      	add	r3, r2
 80035e0:	7819      	ldrb	r1, [r3, #0]
 80035e2:	f107 0210 	add.w	r2, r7, #16
 80035e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035ea:	4413      	add	r3, r2
 80035ec:	460a      	mov	r2, r1
 80035ee:	701a      	strb	r2, [r3, #0]
 80035f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035f4:	3301      	adds	r3, #1
 80035f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80035fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035fe:	2b02      	cmp	r3, #2
 8003600:	ddea      	ble.n	80035d8 <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8003602:	2300      	movs	r3, #0
 8003604:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003608:	e011      	b.n	800362e <nmea_GPGGA+0x1c6>
 800360a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800360c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003610:	3303      	adds	r3, #3
 8003612:	4413      	add	r3, r2
 8003614:	7819      	ldrb	r1, [r3, #0]
 8003616:	f107 0208 	add.w	r2, r7, #8
 800361a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800361e:	4413      	add	r3, r2
 8003620:	460a      	mov	r2, r1
 8003622:	701a      	strb	r2, [r3, #0]
 8003624:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003628:	3301      	adds	r3, #1
 800362a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800362e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003632:	2b05      	cmp	r3, #5
 8003634:	dde9      	ble.n	800360a <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8003636:	f107 0310 	add.w	r3, r7, #16
 800363a:	220a      	movs	r2, #10
 800363c:	2100      	movs	r1, #0
 800363e:	4618      	mov	r0, r3
 8003640:	f00d fa36 	bl	8010ab0 <strtol>
 8003644:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8003648:	f107 0308 	add.w	r3, r7, #8
 800364c:	2100      	movs	r1, #0
 800364e:	4618      	mov	r0, r3
 8003650:	f00d f946 	bl	80108e0 <strtof>
 8003654:	ed87 0a26 	vstr	s0, [r7, #152]	; 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8003658:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800365c:	ee07 3a90 	vmov	s15, r3
 8003660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003664:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 8003668:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8003794 <nmea_GPGGA+0x32c>
 800366c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003674:	ee17 0a90 	vmov	r0, s15
 8003678:	f7fc ff66 	bl	8000548 <__aeabi_f2d>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8003684:	f04f 0200 	mov.w	r2, #0
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003690:	f7fd fa1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d176      	bne.n	8003788 <nmea_GPGGA+0x320>
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	f04f 0300 	mov.w	r3, #0
 80036a2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80036a6:	f7fd fa0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d16b      	bne.n	8003788 <nmea_GPGGA+0x320>
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	4b38      	ldr	r3, [pc, #224]	; (8003798 <nmea_GPGGA+0x330>)
 80036b6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80036ba:	f7fd fa0f 	bl	8000adc <__aeabi_dcmplt>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d061      	beq.n	8003788 <nmea_GPGGA+0x320>
 80036c4:	f04f 0200 	mov.w	r2, #0
 80036c8:	4b34      	ldr	r3, [pc, #208]	; (800379c <nmea_GPGGA+0x334>)
 80036ca:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80036ce:	f7fd fa05 	bl	8000adc <__aeabi_dcmplt>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d057      	beq.n	8003788 <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80036de:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f897 20b6 	ldrb.w	r2, [r7, #182]	; 0xb6
 80036e8:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80036f0:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f897 20b7 	ldrb.w	r2, [r7, #183]	; 0xb7
 80036fa:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 80036fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036fe:	2100      	movs	r1, #0
 8003700:	4618      	mov	r0, r3
 8003702:	f00d f8ed 	bl	80108e0 <strtof>
 8003706:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 800370a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800370e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003716:	d102      	bne.n	800371e <nmea_GPGGA+0x2b6>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	e001      	b.n	8003722 <nmea_GPGGA+0x2ba>
 800371e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 8003726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003728:	220a      	movs	r2, #10
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f00d f9bf 	bl	8010ab0 <strtol>
 8003732:	4602      	mov	r2, r0
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	625a      	str	r2, [r3, #36]	; 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8003738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373a:	220a      	movs	r2, #10
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f00d f9b6 	bl	8010ab0 <strtol>
 8003744:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 8003748:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800374c:	2b00      	cmp	r3, #0
 800374e:	bfcc      	ite	gt
 8003750:	2301      	movgt	r3, #1
 8003752:	2300      	movle	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	461a      	mov	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	629a      	str	r2, [r3, #40]	; 0x28

            float hdop = strtof(values[8], NULL);
 800375c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800375e:	2100      	movs	r1, #0
 8003760:	4618      	mov	r0, r3
 8003762:	f00d f8bd 	bl	80108e0 <strtof>
 8003766:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 800376a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800376e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003776:	d102      	bne.n	800377e <nmea_GPGGA+0x316>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	e001      	b.n	8003782 <nmea_GPGGA+0x31a>
 800377e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8003786:	e022      	b.n	80037ce <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 8003788:	2300      	movs	r3, #0
 800378a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800378e:	e016      	b.n	80037be <nmea_GPGGA+0x356>
 8003790:	08015400 	.word	0x08015400
 8003794:	42700000 	.word	0x42700000
 8003798:	40568000 	.word	0x40568000
 800379c:	40668000 	.word	0x40668000
 80037a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	33d8      	adds	r3, #216	; 0xd8
 80037a8:	443b      	add	r3, r7
 80037aa:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f00c f9d4 	bl	800fb5c <free>
 80037b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037b8:	3301      	adds	r3, #1
 80037ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80037be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80037c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80037c6:	429a      	cmp	r2, r3
 80037c8:	dbea      	blt.n	80037a0 <nmea_GPGGA+0x338>
            return 0;
 80037ca:	2300      	movs	r3, #0
 80037cc:	e019      	b.n	8003802 <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 80037ce:	2300      	movs	r3, #0
 80037d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037d4:	e00e      	b.n	80037f4 <nmea_GPGGA+0x38c>
 80037d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	33d8      	adds	r3, #216	; 0xd8
 80037de:	443b      	add	r3, r7
 80037e0:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f00c f9b9 	bl	800fb5c <free>
 80037ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80037ee:	3301      	adds	r3, #1
 80037f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037f4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80037fc:	429a      	cmp	r2, r3
 80037fe:	dbea      	blt.n	80037d6 <nmea_GPGGA+0x36e>
    return 1;
 8003800:	2301      	movs	r3, #1
}
 8003802:	4618      	mov	r0, r3
 8003804:	37dc      	adds	r7, #220	; 0xdc
 8003806:	46bd      	mov	sp, r7
 8003808:	bd90      	pop	{r4, r7, pc}
 800380a:	bf00      	nop

0800380c <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 800380c:	b590      	push	{r4, r7, lr}
 800380e:	b0a3      	sub	sp, #140	; 0x8c
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    memset(values, 0, sizeof(values));
 800381c:	f107 030c 	add.w	r3, r7, #12
 8003820:	2264      	movs	r2, #100	; 0x64
 8003822:	2100      	movs	r1, #0
 8003824:	4618      	mov	r0, r3
 8003826:	f00d ffdb 	bl	80117e0 <memset>
    char *marker = strtok(inputString, ",");
 800382a:	493b      	ldr	r1, [pc, #236]	; (8003918 <nmea_GPGSA+0x10c>)
 800382c:	6838      	ldr	r0, [r7, #0]
 800382e:	f00d fff1 	bl	8011814 <strtok>
 8003832:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8003836:	e027      	b.n	8003888 <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003838:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800383c:	f7fc fd18 	bl	8000270 <strlen>
 8003840:	4603      	mov	r3, r0
 8003842:	1c5a      	adds	r2, r3, #1
 8003844:	f8d7 4084 	ldr.w	r4, [r7, #132]	; 0x84
 8003848:	1c63      	adds	r3, r4, #1
 800384a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800384e:	4610      	mov	r0, r2
 8003850:	f00c f97c 	bl	800fb4c <malloc>
 8003854:	4603      	mov	r3, r0
 8003856:	461a      	mov	r2, r3
 8003858:	00a3      	lsls	r3, r4, #2
 800385a:	3388      	adds	r3, #136	; 0x88
 800385c:	443b      	add	r3, r7
 800385e:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 8003862:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003866:	3b01      	subs	r3, #1
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	3388      	adds	r3, #136	; 0x88
 800386c:	443b      	add	r3, r7
 800386e:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8003872:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8003876:	4618      	mov	r0, r3
 8003878:	f00e f8c5 	bl	8011a06 <strcpy>
        marker = strtok(NULL, ",");
 800387c:	4926      	ldr	r1, [pc, #152]	; (8003918 <nmea_GPGSA+0x10c>)
 800387e:	2000      	movs	r0, #0
 8003880:	f00d ffc8 	bl	8011814 <strtok>
 8003884:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8003888:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1d3      	bne.n	8003838 <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	220a      	movs	r2, #10
 8003894:	2100      	movs	r1, #0
 8003896:	4618      	mov	r0, r3
 8003898:	f00d f90a 	bl	8010ab0 <strtol>
 800389c:	6738      	str	r0, [r7, #112]	; 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 800389e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	bfcc      	ite	gt
 80038a4:	2301      	movgt	r3, #1
 80038a6:	2300      	movle	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28
    int satelliteCount = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 80038b4:	2303      	movs	r3, #3
 80038b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80038b8:	e00e      	b.n	80038d8 <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 80038ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	3388      	adds	r3, #136	; 0x88
 80038c0:	443b      	add	r3, r7
 80038c2:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <nmea_GPGSA+0xc6>
            satelliteCount++;
 80038cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038ce:	3301      	adds	r3, #1
 80038d0:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 80038d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038d4:	3301      	adds	r3, #1
 80038d6:	67bb      	str	r3, [r7, #120]	; 0x78
 80038d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038da:	2b0e      	cmp	r3, #14
 80038dc:	dded      	ble.n	80038ba <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 80038e4:	2300      	movs	r3, #0
 80038e6:	677b      	str	r3, [r7, #116]	; 0x74
 80038e8:	e00b      	b.n	8003902 <nmea_GPGSA+0xf6>
 80038ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	3388      	adds	r3, #136	; 0x88
 80038f0:	443b      	add	r3, r7
 80038f2:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f00c f930 	bl	800fb5c <free>
 80038fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038fe:	3301      	adds	r3, #1
 8003900:	677b      	str	r3, [r7, #116]	; 0x74
 8003902:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003904:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003908:	429a      	cmp	r2, r3
 800390a:	dbee      	blt.n	80038ea <nmea_GPGSA+0xde>
    return 1;
 800390c:	2301      	movs	r3, #1
}
 800390e:	4618      	mov	r0, r3
 8003910:	378c      	adds	r7, #140	; 0x8c
 8003912:	46bd      	mov	sp, r7
 8003914:	bd90      	pop	{r4, r7, pc}
 8003916:	bf00      	nop
 8003918:	08015400 	.word	0x08015400

0800391c <nmea_GPGLL>:



int nmea_GPGLL(GPS *gps_data, char*inputString) {
 800391c:	b590      	push	{r4, r7, lr}
 800391e:	b0b7      	sub	sp, #220	; 0xdc
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]

    char *values[25];
    int counter = 0;
 8003926:	2300      	movs	r3, #0
 8003928:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    memset(values, 0, sizeof(values));
 800392c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003930:	2264      	movs	r2, #100	; 0x64
 8003932:	2100      	movs	r1, #0
 8003934:	4618      	mov	r0, r3
 8003936:	f00d ff53 	bl	80117e0 <memset>
    char *marker = strtok(inputString, ",");
 800393a:	49ad      	ldr	r1, [pc, #692]	; (8003bf0 <nmea_GPGLL+0x2d4>)
 800393c:	6838      	ldr	r0, [r7, #0]
 800393e:	f00d ff69 	bl	8011814 <strtok>
 8003942:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8003946:	e027      	b.n	8003998 <nmea_GPGLL+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003948:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800394c:	f7fc fc90 	bl	8000270 <strlen>
 8003950:	4603      	mov	r3, r0
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 8003958:	1c63      	adds	r3, r4, #1
 800395a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800395e:	4610      	mov	r0, r2
 8003960:	f00c f8f4 	bl	800fb4c <malloc>
 8003964:	4603      	mov	r3, r0
 8003966:	461a      	mov	r2, r3
 8003968:	00a3      	lsls	r3, r4, #2
 800396a:	33d8      	adds	r3, #216	; 0xd8
 800396c:	443b      	add	r3, r7
 800396e:	f843 2cb4 	str.w	r2, [r3, #-180]
        strcpy(values[counter - 1], marker);
 8003972:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003976:	3b01      	subs	r3, #1
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	33d8      	adds	r3, #216	; 0xd8
 800397c:	443b      	add	r3, r7
 800397e:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8003982:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8003986:	4618      	mov	r0, r3
 8003988:	f00e f83d 	bl	8011a06 <strcpy>
        marker = strtok(NULL, ",");
 800398c:	4998      	ldr	r1, [pc, #608]	; (8003bf0 <nmea_GPGLL+0x2d4>)
 800398e:	2000      	movs	r0, #0
 8003990:	f00d ff40 	bl	8011814 <strtok>
 8003994:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8003998:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1d3      	bne.n	8003948 <nmea_GPGLL+0x2c>
    }
    char latSide = values[2][0];
 80039a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    if (latSide == 'S' || latSide == 'N') { //check if data is sorta intact
 80039a8:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80039ac:	2b53      	cmp	r3, #83	; 0x53
 80039ae:	d004      	beq.n	80039ba <nmea_GPGLL+0x9e>
 80039b0:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80039b4:	2b4e      	cmp	r3, #78	; 0x4e
 80039b6:	f040 8116 	bne.w	8003be6 <nmea_GPGLL+0x2ca>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[1][z];
 80039ba:	2300      	movs	r3, #0
 80039bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80039c0:	e010      	b.n	80039e4 <nmea_GPGLL+0xc8>
 80039c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80039c8:	4413      	add	r3, r2
 80039ca:	7819      	ldrb	r1, [r3, #0]
 80039cc:	f107 0220 	add.w	r2, r7, #32
 80039d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80039d4:	4413      	add	r3, r2
 80039d6:	460a      	mov	r2, r1
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80039de:	3301      	adds	r3, #1
 80039e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80039e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	ddea      	ble.n	80039c2 <nmea_GPGLL+0xa6>
        for (int z = 0; z < 6; z++) lat_m[z] = values[1][z + 2];
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039f2:	e011      	b.n	8003a18 <nmea_GPGLL+0xfc>
 80039f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80039fa:	3302      	adds	r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	7819      	ldrb	r1, [r3, #0]
 8003a00:	f107 0218 	add.w	r2, r7, #24
 8003a04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a08:	4413      	add	r3, r2
 8003a0a:	460a      	mov	r2, r1
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a12:	3301      	adds	r3, #1
 8003a14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003a1c:	2b05      	cmp	r3, #5
 8003a1e:	dde9      	ble.n	80039f4 <nmea_GPGLL+0xd8>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8003a20:	f107 0320 	add.w	r3, r7, #32
 8003a24:	220a      	movs	r2, #10
 8003a26:	2100      	movs	r1, #0
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f00d f841 	bl	8010ab0 <strtol>
 8003a2e:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8003a32:	f107 0318 	add.w	r3, r7, #24
 8003a36:	2100      	movs	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f00c ff51 	bl	80108e0 <strtof>
 8003a3e:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8003a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003a46:	ee07 3a90 	vmov	s15, r3
 8003a4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a4e:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8003a52:	ed9f 6a68 	vldr	s12, [pc, #416]	; 8003bf4 <nmea_GPGLL+0x2d8>
 8003a56:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003a5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a5e:	ee17 0a90 	vmov	r0, s15
 8003a62:	f7fc fd71 	bl	8000548 <__aeabi_f2d>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0

        char lon_d[3];
        char lon_m[7];
        char lonSide = values[4][0];
 8003a6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
        for (int z = 0; z < 3; z++) lon_d[z] = values[3][z];
 8003a76:	2300      	movs	r3, #0
 8003a78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a7c:	e010      	b.n	8003aa0 <nmea_GPGLL+0x184>
 8003a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a84:	4413      	add	r3, r2
 8003a86:	7819      	ldrb	r1, [r3, #0]
 8003a88:	f107 0214 	add.w	r2, r7, #20
 8003a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a90:	4413      	add	r3, r2
 8003a92:	460a      	mov	r2, r1
 8003a94:	701a      	strb	r2, [r3, #0]
 8003a96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003aa0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	ddea      	ble.n	8003a7e <nmea_GPGLL+0x162>
        for (int z = 0; z < 6; z++) lon_m[z] = values[3][z + 3];
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003aae:	e011      	b.n	8003ad4 <nmea_GPGLL+0x1b8>
 8003ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ab6:	3303      	adds	r3, #3
 8003ab8:	4413      	add	r3, r2
 8003aba:	7819      	ldrb	r1, [r3, #0]
 8003abc:	f107 020c 	add.w	r2, r7, #12
 8003ac0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ac4:	4413      	add	r3, r2
 8003ac6:	460a      	mov	r2, r1
 8003ac8:	701a      	strb	r2, [r3, #0]
 8003aca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ad8:	2b05      	cmp	r3, #5
 8003ada:	dde9      	ble.n	8003ab0 <nmea_GPGLL+0x194>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8003adc:	f107 0314 	add.w	r3, r7, #20
 8003ae0:	220a      	movs	r2, #10
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f00c ffe3 	bl	8010ab0 <strtol>
 8003aea:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
        float lon_min_strtof = strtof(lon_m, NULL);
 8003aee:	f107 030c 	add.w	r3, r7, #12
 8003af2:	2100      	movs	r1, #0
 8003af4:	4618      	mov	r0, r3
 8003af6:	f00c fef3 	bl	80108e0 <strtof>
 8003afa:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8003afe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b0a:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8003b0e:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8003bf4 <nmea_GPGLL+0x2d8>
 8003b12:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b1a:	ee17 0a90 	vmov	r0, s15
 8003b1e:	f7fc fd13 	bl	8000548 <__aeabi_f2d>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
        //confirm that we aren't on null island
        if(lon_deg_strtol == 0 || lon_min_strtof == 0 || lat_deg_strtol == 0 || lat_min_strtof == 0) {
 8003b2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d011      	beq.n	8003b56 <nmea_GPGLL+0x23a>
 8003b32:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003b36:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b3e:	d00a      	beq.n	8003b56 <nmea_GPGLL+0x23a>
 8003b40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d006      	beq.n	8003b56 <nmea_GPGLL+0x23a>
 8003b48:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003b4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b54:	d11a      	bne.n	8003b8c <nmea_GPGLL+0x270>
            for(int i = 0; i<counter; i++) free(values[i]);
 8003b56:	2300      	movs	r3, #0
 8003b58:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003b5c:	e00e      	b.n	8003b7c <nmea_GPGLL+0x260>
 8003b5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	33d8      	adds	r3, #216	; 0xd8
 8003b66:	443b      	add	r3, r7
 8003b68:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f00b fff5 	bl	800fb5c <free>
 8003b72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003b76:	3301      	adds	r3, #1
 8003b78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003b7c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003b84:	429a      	cmp	r2, r3
 8003b86:	dbea      	blt.n	8003b5e <nmea_GPGLL+0x242>
            return 0;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	e02d      	b.n	8003be8 <nmea_GPGLL+0x2cc>
        }
        else{
            gps_data->latitude = lat_deg;
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8003b92:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->longitude = lon_deg;
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003b9c:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->latSide = latSide;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f897 20b7 	ldrb.w	r2, [r7, #183]	; 0xb7
 8003ba6:	721a      	strb	r2, [r3, #8]
            gps_data->lonSide = lonSide;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 8003bae:	761a      	strb	r2, [r3, #24]
            for(int i = 0; i<counter; i++) free(values[i]);
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bb6:	e00e      	b.n	8003bd6 <nmea_GPGLL+0x2ba>
 8003bb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	33d8      	adds	r3, #216	; 0xd8
 8003bc0:	443b      	add	r3, r7
 8003bc2:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f00b ffc8 	bl	800fb5c <free>
 8003bcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bde:	429a      	cmp	r2, r3
 8003be0:	dbea      	blt.n	8003bb8 <nmea_GPGLL+0x29c>
            return 1;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <nmea_GPGLL+0x2cc>
        }
    }
    else return 0;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	37dc      	adds	r7, #220	; 0xdc
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd90      	pop	{r4, r7, pc}
 8003bf0:	08015400 	.word	0x08015400
 8003bf4:	42700000 	.word	0x42700000

08003bf8 <nmea_parse>:

void nmea_parse(GPS *gps_data, uint8_t *buffer){
 8003bf8:	b590      	push	{r4, r7, lr}
 8003bfa:	b089      	sub	sp, #36	; 0x24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 8003c02:	223c      	movs	r2, #60	; 0x3c
 8003c04:	2100      	movs	r1, #0
 8003c06:	4850      	ldr	r0, [pc, #320]	; (8003d48 <nmea_parse+0x150>)
 8003c08:	f00d fdea 	bl	80117e0 <memset>
    char * token = strtok(buffer, "$");
 8003c0c:	494f      	ldr	r1, [pc, #316]	; (8003d4c <nmea_parse+0x154>)
 8003c0e:	6838      	ldr	r0, [r7, #0]
 8003c10:	f00d fe00 	bl	8011814 <strtok>
 8003c14:	61f8      	str	r0, [r7, #28]
    int cnt = 0;
 8003c16:	2300      	movs	r3, #0
 8003c18:	61bb      	str	r3, [r7, #24]
    while(token !=NULL){
 8003c1a:	e01d      	b.n	8003c58 <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8003c1c:	69f8      	ldr	r0, [r7, #28]
 8003c1e:	f7fc fb27 	bl	8000270 <strlen>
 8003c22:	4603      	mov	r3, r0
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	69bc      	ldr	r4, [r7, #24]
 8003c28:	1c63      	adds	r3, r4, #1
 8003c2a:	61bb      	str	r3, [r7, #24]
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	f00b ff8d 	bl	800fb4c <malloc>
 8003c32:	4603      	mov	r3, r0
 8003c34:	461a      	mov	r2, r3
 8003c36:	4b44      	ldr	r3, [pc, #272]	; (8003d48 <nmea_parse+0x150>)
 8003c38:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	4a41      	ldr	r2, [pc, #260]	; (8003d48 <nmea_parse+0x150>)
 8003c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c46:	69f9      	ldr	r1, [r7, #28]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f00d fedc 	bl	8011a06 <strcpy>
        token = strtok(NULL, "$");
 8003c4e:	493f      	ldr	r1, [pc, #252]	; (8003d4c <nmea_parse+0x154>)
 8003c50:	2000      	movs	r0, #0
 8003c52:	f00d fddf 	bl	8011814 <strtok>
 8003c56:	61f8      	str	r0, [r7, #28]
    while(token !=NULL){
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1de      	bne.n	8003c1c <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	e052      	b.n	8003d0a <nmea_parse+0x112>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8003c64:	4a38      	ldr	r2, [pc, #224]	; (8003d48 <nmea_parse+0x150>)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c6c:	4938      	ldr	r1, [pc, #224]	; (8003d50 <nmea_parse+0x158>)
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f00d fe2c 	bl	80118cc <strstr>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d044      	beq.n	8003d04 <nmea_parse+0x10c>
 8003c7a:	4a33      	ldr	r2, [pc, #204]	; (8003d48 <nmea_parse+0x150>)
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff fba7 	bl	80033d6 <gps_checksum>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d03a      	beq.n	8003d04 <nmea_parse+0x10c>
           if(strstr(data[i], "GPGLL")!=NULL){
 8003c8e:	4a2e      	ldr	r2, [pc, #184]	; (8003d48 <nmea_parse+0x150>)
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c96:	492f      	ldr	r1, [pc, #188]	; (8003d54 <nmea_parse+0x15c>)
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f00d fe17 	bl	80118cc <strstr>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d008      	beq.n	8003cb6 <nmea_parse+0xbe>
               nmea_GPGLL(gps_data, data[i]);
 8003ca4:	4a28      	ldr	r2, [pc, #160]	; (8003d48 <nmea_parse+0x150>)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cac:	4619      	mov	r1, r3
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7ff fe34 	bl	800391c <nmea_GPGLL>
 8003cb4:	e026      	b.n	8003d04 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GPGSA")!=NULL){
 8003cb6:	4a24      	ldr	r2, [pc, #144]	; (8003d48 <nmea_parse+0x150>)
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cbe:	4926      	ldr	r1, [pc, #152]	; (8003d58 <nmea_parse+0x160>)
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f00d fe03 	bl	80118cc <strstr>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d008      	beq.n	8003cde <nmea_parse+0xe6>
               nmea_GPGSA(gps_data, data[i]);
 8003ccc:	4a1e      	ldr	r2, [pc, #120]	; (8003d48 <nmea_parse+0x150>)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7ff fd98 	bl	800380c <nmea_GPGSA>
 8003cdc:	e012      	b.n	8003d04 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GPGGA")!=NULL){
 8003cde:	4a1a      	ldr	r2, [pc, #104]	; (8003d48 <nmea_parse+0x150>)
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce6:	491d      	ldr	r1, [pc, #116]	; (8003d5c <nmea_parse+0x164>)
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f00d fdef 	bl	80118cc <strstr>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d007      	beq.n	8003d04 <nmea_parse+0x10c>
               nmea_GPGGA(gps_data, data[i]);
 8003cf4:	4a14      	ldr	r2, [pc, #80]	; (8003d48 <nmea_parse+0x150>)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7ff fbb2 	bl	8003468 <nmea_GPGGA>
    for(int i = 0; i<cnt; i++){
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	3301      	adds	r3, #1
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	dba8      	blt.n	8003c64 <nmea_parse+0x6c>
           }
       }

    }
    for(int i = 0; i<cnt; i++) {
 8003d12:	2300      	movs	r3, #0
 8003d14:	613b      	str	r3, [r7, #16]
 8003d16:	e00e      	b.n	8003d36 <nmea_parse+0x13e>
    	int a = sizeof(data);
 8003d18:	233c      	movs	r3, #60	; 0x3c
 8003d1a:	60fb      	str	r3, [r7, #12]
    	if(i < sizeof(data) - 1)
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b3a      	cmp	r3, #58	; 0x3a
 8003d20:	d806      	bhi.n	8003d30 <nmea_parse+0x138>
    		free(data[i]);
 8003d22:	4a09      	ldr	r2, [pc, #36]	; (8003d48 <nmea_parse+0x150>)
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f00b ff16 	bl	800fb5c <free>
    for(int i = 0; i<cnt; i++) {
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	3301      	adds	r3, #1
 8003d34:	613b      	str	r3, [r7, #16]
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	dbec      	blt.n	8003d18 <nmea_parse+0x120>
    }


}
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	3724      	adds	r7, #36	; 0x24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd90      	pop	{r4, r7, pc}
 8003d48:	20001504 	.word	0x20001504
 8003d4c:	08015404 	.word	0x08015404
 8003d50:	08015408 	.word	0x08015408
 8003d54:	0801540c 	.word	0x0801540c
 8003d58:	08015414 	.word	0x08015414
 8003d5c:	0801541c 	.word	0x0801541c

08003d60 <PCA9685_SetBit>:
#include "math.h"

I2C_HandleTypeDef *pca9685_i2c;

PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af04      	add	r7, sp, #16
 8003d66:	4603      	mov	r3, r0
 8003d68:	71fb      	strb	r3, [r7, #7]
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	71bb      	strb	r3, [r7, #6]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(Value) Value = 1;
 8003d72:	797b      	ldrb	r3, [r7, #5]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <PCA9685_SetBit+0x1c>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	717b      	strb	r3, [r7, #5]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8003d7c:	4b24      	ldr	r3, [pc, #144]	; (8003e10 <PCA9685_SetBit+0xb0>)
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	230a      	movs	r3, #10
 8003d86:	9302      	str	r3, [sp, #8]
 8003d88:	2301      	movs	r3, #1
 8003d8a:	9301      	str	r3, [sp, #4]
 8003d8c:	f107 030f 	add.w	r3, r7, #15
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	2301      	movs	r3, #1
 8003d94:	2180      	movs	r1, #128	; 0x80
 8003d96:	f002 fee5 	bl	8006b64 <HAL_I2C_Mem_Read>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <PCA9685_SetBit+0x44>
	{
		return PCA9685_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e031      	b.n	8003e08 <PCA9685_SetBit+0xa8>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 8003da4:	79bb      	ldrb	r3, [r7, #6]
 8003da6:	2201      	movs	r2, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	b25b      	sxtb	r3, r3
 8003dae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003db2:	b25b      	sxtb	r3, r3
 8003db4:	43db      	mvns	r3, r3
 8003db6:	b25a      	sxtb	r2, r3
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	b25b      	sxtb	r3, r3
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	b25b      	sxtb	r3, r3
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 8003dc4:	797b      	ldrb	r3, [r7, #5]
 8003dc6:	f003 0201 	and.w	r2, r3, #1
 8003dca:	79bb      	ldrb	r3, [r7, #6]
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	b25a      	sxtb	r2, r3
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	b25b      	sxtb	r3, r3
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	b25b      	sxtb	r3, r3
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8003dde:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <PCA9685_SetBit+0xb0>)
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	230a      	movs	r3, #10
 8003de8:	9302      	str	r3, [sp, #8]
 8003dea:	2301      	movs	r3, #1
 8003dec:	9301      	str	r3, [sp, #4]
 8003dee:	f107 030f 	add.w	r3, r7, #15
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	2301      	movs	r3, #1
 8003df6:	2180      	movs	r1, #128	; 0x80
 8003df8:	f002 fdba 	bl	8006970 <HAL_I2C_Mem_Write>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <PCA9685_SetBit+0xa6>
	{
		return PCA9685_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <PCA9685_SetBit+0xa8>
	}

	return PCA9685_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	20001540 	.word	0x20001540

08003e14 <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af02      	add	r7, sp, #8
	uint8_t cmd = 0x6;
 8003e1a:	2306      	movs	r3, #6
 8003e1c:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 8003e1e:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <PCA9685_SoftwareReset+0x30>)
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	1dfa      	adds	r2, r7, #7
 8003e24:	230a      	movs	r3, #10
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	2301      	movs	r3, #1
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	f002 fa70 	bl	8006310 <HAL_I2C_Master_Transmit>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <PCA9685_SoftwareReset+0x26>
	{
		return PCA9685_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	e000      	b.n	8003e3c <PCA9685_SoftwareReset+0x28>
	}
	return PCA9685_ERROR;
 8003e3a:	2301      	movs	r3, #1
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	20001540 	.word	0x20001540

08003e48 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	461a      	mov	r2, r3
 8003e56:	2104      	movs	r1, #4
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f7ff ff81 	bl	8003d60 <PCA9685_SetBit>
 8003e5e:	4603      	mov	r3, r0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	461a      	mov	r2, r3
 8003e76:	2107      	movs	r1, #7
 8003e78:	2000      	movs	r0, #0
 8003e7a:	f7ff ff71 	bl	8003d60 <PCA9685_SetBit>
 8003e7e:	4603      	mov	r3, r0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	461a      	mov	r2, r3
 8003e96:	2105      	movs	r1, #5
 8003e98:	2000      	movs	r0, #0
 8003e9a:	f7ff ff61 	bl	8003d60 <PCA9685_SetBit>
 8003e9e:	4603      	mov	r3, r0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	4603      	mov	r3, r0
 8003eb0:	80fb      	strh	r3, [r7, #6]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d902      	bls.n	8003ec2 <PCA9685_SetPwmFrequency+0x1a>
	{
		Prescale = 0x03;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	72fb      	strb	r3, [r7, #11]
 8003ec0:	e046      	b.n	8003f50 <PCA9685_SetPwmFrequency+0xa8>
	}
	else if(Frequency <= 24)
 8003ec2:	88fb      	ldrh	r3, [r7, #6]
 8003ec4:	2b18      	cmp	r3, #24
 8003ec6:	d802      	bhi.n	8003ece <PCA9685_SetPwmFrequency+0x26>
	{
		Prescale = 0xFF;
 8003ec8:	23ff      	movs	r3, #255	; 0xff
 8003eca:	72fb      	strb	r3, [r7, #11]
 8003ecc:	e040      	b.n	8003f50 <PCA9685_SetPwmFrequency+0xa8>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 8003ece:	88fb      	ldrh	r3, [r7, #6]
 8003ed0:	ee07 3a90 	vmov	s15, r3
 8003ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed8:	ee17 0a90 	vmov	r0, s15
 8003edc:	f7fc fb34 	bl	8000548 <__aeabi_f2d>
 8003ee0:	f04f 0200 	mov.w	r2, #0
 8003ee4:	4b2a      	ldr	r3, [pc, #168]	; (8003f90 <PCA9685_SetPwmFrequency+0xe8>)
 8003ee6:	f7fc fb87 	bl	80005f8 <__aeabi_dmul>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	a126      	add	r1, pc, #152	; (adr r1, 8003f88 <PCA9685_SetPwmFrequency+0xe0>)
 8003ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ef4:	f7fc fcaa 	bl	800084c <__aeabi_ddiv>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	460b      	mov	r3, r1
 8003efc:	4610      	mov	r0, r2
 8003efe:	4619      	mov	r1, r3
 8003f00:	f04f 0200 	mov.w	r2, #0
 8003f04:	4b23      	ldr	r3, [pc, #140]	; (8003f94 <PCA9685_SetPwmFrequency+0xec>)
 8003f06:	f7fc f9bf 	bl	8000288 <__aeabi_dsub>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4610      	mov	r0, r2
 8003f10:	4619      	mov	r1, r3
 8003f12:	f7fc fe69 	bl	8000be8 <__aeabi_d2f>
 8003f16:	4603      	mov	r3, r0
 8003f18:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f7fc fb14 	bl	8000548 <__aeabi_f2d>
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	4b1c      	ldr	r3, [pc, #112]	; (8003f98 <PCA9685_SetPwmFrequency+0xf0>)
 8003f26:	f7fc f9b1 	bl	800028c <__adddf3>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	ec43 2b17 	vmov	d7, r2, r3
 8003f32:	eeb0 0a47 	vmov.f32	s0, s14
 8003f36:	eef0 0a67 	vmov.f32	s1, s15
 8003f3a:	f010 f9a1 	bl	8014280 <floor>
 8003f3e:	ec53 2b10 	vmov	r2, r3, d0
 8003f42:	4610      	mov	r0, r2
 8003f44:	4619      	mov	r1, r3
 8003f46:	f7fc fe2f 	bl	8000ba8 <__aeabi_d2uiz>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(1);
 8003f50:	2001      	movs	r0, #1
 8003f52:	f7ff ff79 	bl	8003e48 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 8003f56:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <PCA9685_SetPwmFrequency+0xf4>)
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	230a      	movs	r3, #10
 8003f5c:	9302      	str	r3, [sp, #8]
 8003f5e:	2301      	movs	r3, #1
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	f107 030b 	add.w	r3, r7, #11
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	2301      	movs	r3, #1
 8003f6a:	22fe      	movs	r2, #254	; 0xfe
 8003f6c:	2180      	movs	r1, #128	; 0x80
 8003f6e:	f002 fcff 	bl	8006970 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(0);
 8003f72:	2000      	movs	r0, #0
 8003f74:	f7ff ff68 	bl	8003e48 <PCA9685_SleepMode>
	PCA9685_RestartMode(1);
 8003f78:	2001      	movs	r0, #1
 8003f7a:	f7ff ff75 	bl	8003e68 <PCA9685_RestartMode>
	return PCA9685_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	00000000 	.word	0x00000000
 8003f8c:	4177d784 	.word	0x4177d784
 8003f90:	40b00000 	.word	0x40b00000
 8003f94:	3ff00000 	.word	0x3ff00000
 8003f98:	3fe00000 	.word	0x3fe00000
 8003f9c:	20001540 	.word	0x20001540

08003fa0 <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af04      	add	r7, sp, #16
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
 8003faa:	460b      	mov	r3, r1
 8003fac:	80bb      	strh	r3, [r7, #4]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	807b      	strh	r3, [r7, #2]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8003fb2:	79fb      	ldrb	r3, [r7, #7]
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	3306      	adds	r3, #6
 8003fba:	73fb      	strb	r3, [r7, #15]
	Message[0] = OnTime & 0xFF;
 8003fbc:	88bb      	ldrh	r3, [r7, #4]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	723b      	strb	r3, [r7, #8]
	Message[1] = OnTime>>8;
 8003fc2:	88bb      	ldrh	r3, [r7, #4]
 8003fc4:	0a1b      	lsrs	r3, r3, #8
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	727b      	strb	r3, [r7, #9]
	Message[2] = OffTime & 0xFF;
 8003fcc:	887b      	ldrh	r3, [r7, #2]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	72bb      	strb	r3, [r7, #10]
	Message[3] = OffTime>>8;
 8003fd2:	887b      	ldrh	r3, [r7, #2]
 8003fd4:	0a1b      	lsrs	r3, r3, #8
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	72fb      	strb	r3, [r7, #11]

	/*if(pca9685_i2c->State != HAL_I2C_STATE_READY){
		HAL_I2C_DeInit(pca9685_i2c);
		HAL_I2C_Init(pca9685_i2c);
	}*/
	while(HAL_I2C_IsDeviceReady(pca9685_i2c, PCA9685_ADDRESS, 64, 50)!= HAL_OK);
 8003fdc:	bf00      	nop
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <PCA9685_SetPwm+0x88>)
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	2332      	movs	r3, #50	; 0x32
 8003fe4:	2240      	movs	r2, #64	; 0x40
 8003fe6:	2180      	movs	r1, #128	; 0x80
 8003fe8:	f002 ffee 	bl	8006fc8 <HAL_I2C_IsDeviceReady>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f5      	bne.n	8003fde <PCA9685_SetPwm+0x3e>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10);
 8003ff2:	4b0d      	ldr	r3, [pc, #52]	; (8004028 <PCA9685_SetPwm+0x88>)
 8003ff4:	6818      	ldr	r0, [r3, #0]
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	230a      	movs	r3, #10
 8003ffc:	9302      	str	r3, [sp, #8]
 8003ffe:	2304      	movs	r3, #4
 8004000:	9301      	str	r3, [sp, #4]
 8004002:	f107 0308 	add.w	r3, r7, #8
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	2301      	movs	r3, #1
 800400a:	2180      	movs	r1, #128	; 0x80
 800400c:	f002 fcb0 	bl	8006970 <HAL_I2C_Mem_Write>
 8004010:	4603      	mov	r3, r0
 8004012:	73bb      	strb	r3, [r7, #14]
	if(status != HAL_OK)
 8004014:	7bbb      	ldrb	r3, [r7, #14]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <PCA9685_SetPwm+0x7e>
	{
		return PCA9685_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <PCA9685_SetPwm+0x80>
	}

	return PCA9685_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	20001540 	.word	0x20001540

0800402c <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]
 8004036:	460b      	mov	r3, r1
 8004038:	80bb      	strh	r3, [r7, #4]
 800403a:	4613      	mov	r3, r2
 800403c:	71bb      	strb	r3, [r7, #6]
  if(Value > 4095) Value = 4095;
 800403e:	88bb      	ldrh	r3, [r7, #4]
 8004040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004044:	d302      	bcc.n	800404c <PCA9685_SetPin+0x20>
 8004046:	f640 73ff 	movw	r3, #4095	; 0xfff
 800404a:	80bb      	strh	r3, [r7, #4]

  if (Invert) {
 800404c:	79bb      	ldrb	r3, [r7, #6]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d025      	beq.n	800409e <PCA9685_SetPin+0x72>
    if (Value == 0) {
 8004052:	88bb      	ldrh	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d108      	bne.n	800406a <PCA9685_SetPin+0x3e>
      // Special value for signal fully on.
      return PCA9685_SetPwm(Channel, 4096, 0);
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	2200      	movs	r2, #0
 800405c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004060:	4618      	mov	r0, r3
 8004062:	f7ff ff9d 	bl	8003fa0 <PCA9685_SetPwm>
 8004066:	4603      	mov	r3, r0
 8004068:	e03a      	b.n	80040e0 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 4095) {
 800406a:	88bb      	ldrh	r3, [r7, #4]
 800406c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8004070:	4293      	cmp	r3, r2
 8004072:	d108      	bne.n	8004086 <PCA9685_SetPin+0x5a>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800407a:	2100      	movs	r1, #0
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff ff8f 	bl	8003fa0 <PCA9685_SetPwm>
 8004082:	4603      	mov	r3, r0
 8004084:	e02c      	b.n	80040e0 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 8004086:	88bb      	ldrh	r3, [r7, #4]
 8004088:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 800408c:	330f      	adds	r3, #15
 800408e:	b29a      	uxth	r2, r3
 8004090:	79fb      	ldrb	r3, [r7, #7]
 8004092:	2100      	movs	r1, #0
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff ff83 	bl	8003fa0 <PCA9685_SetPwm>
 800409a:	4603      	mov	r3, r0
 800409c:	e020      	b.n	80040e0 <PCA9685_SetPin+0xb4>
    }
  }
  else {
    if (Value == 4095) {
 800409e:	88bb      	ldrh	r3, [r7, #4]
 80040a0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d108      	bne.n	80040ba <PCA9685_SetPin+0x8e>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(Channel, 4096, 0);
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff ff75 	bl	8003fa0 <PCA9685_SetPwm>
 80040b6:	4603      	mov	r3, r0
 80040b8:	e012      	b.n	80040e0 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 0) {
 80040ba:	88bb      	ldrh	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d108      	bne.n	80040d2 <PCA9685_SetPin+0xa6>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80040c0:	79fb      	ldrb	r3, [r7, #7]
 80040c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040c6:	2100      	movs	r1, #0
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff ff69 	bl	8003fa0 <PCA9685_SetPwm>
 80040ce:	4603      	mov	r3, r0
 80040d0:	e006      	b.n	80040e0 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, Value);
 80040d2:	88ba      	ldrh	r2, [r7, #4]
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff ff61 	bl	8003fa0 <PCA9685_SetPwm>
 80040de:	4603      	mov	r3, r0
    }
  }
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	4603      	mov	r3, r0
 80040f0:	ed87 0a00 	vstr	s0, [r7]
 80040f4:	71fb      	strb	r3, [r7, #7]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 80040f6:	edd7 7a00 	vldr	s15, [r7]
 80040fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004102:	d502      	bpl.n	800410a <PCA9685_SetServoAngle+0x22>
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	603b      	str	r3, [r7, #0]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 800410a:	edd7 7a00 	vldr	s15, [r7]
 800410e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004190 <PCA9685_SetServoAngle+0xa8>
 8004112:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411a:	dd01      	ble.n	8004120 <PCA9685_SetServoAngle+0x38>
 800411c:	4b1d      	ldr	r3, [pc, #116]	; (8004194 <PCA9685_SetServoAngle+0xac>)
 800411e:	603b      	str	r3, [r7, #0]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8004120:	6838      	ldr	r0, [r7, #0]
 8004122:	f7fc fa11 	bl	8000548 <__aeabi_f2d>
 8004126:	a318      	add	r3, pc, #96	; (adr r3, 8004188 <PCA9685_SetServoAngle+0xa0>)
 8004128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412c:	f7fc fa64 	bl	80005f8 <__aeabi_dmul>
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4610      	mov	r0, r2
 8004136:	4619      	mov	r1, r3
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	4b16      	ldr	r3, [pc, #88]	; (8004198 <PCA9685_SetServoAngle+0xb0>)
 800413e:	f7fc fb85 	bl	800084c <__aeabi_ddiv>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	4b13      	ldr	r3, [pc, #76]	; (800419c <PCA9685_SetServoAngle+0xb4>)
 8004150:	f7fc f89c 	bl	800028c <__adddf3>
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	4610      	mov	r0, r2
 800415a:	4619      	mov	r1, r3
 800415c:	f7fc fd44 	bl	8000be8 <__aeabi_d2f>
 8004160:	4603      	mov	r3, r0
 8004162:	60fb      	str	r3, [r7, #12]

	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 8004164:	edd7 7a03 	vldr	s15, [r7, #12]
 8004168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800416c:	ee17 3a90 	vmov	r3, s15
 8004170:	b299      	uxth	r1, r3
 8004172:	79fb      	ldrb	r3, [r7, #7]
 8004174:	2200      	movs	r2, #0
 8004176:	4618      	mov	r0, r3
 8004178:	f7ff ff58 	bl	800402c <PCA9685_SetPin>
 800417c:	4603      	mov	r3, r0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	00000000 	.word	0x00000000
 800418c:	40786000 	.word	0x40786000
 8004190:	43340000 	.word	0x43340000
 8004194:	43340000 	.word	0x43340000
 8004198:	40668000 	.word	0x40668000
 800419c:	405b8000 	.word	0x405b8000

080041a0 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	pca9685_i2c = hi2c;
 80041a8:	4a07      	ldr	r2, [pc, #28]	; (80041c8 <PCA9685_Init+0x28>)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6013      	str	r3, [r2, #0]

	PCA9685_SoftwareReset();
 80041ae:	f7ff fe31 	bl	8003e14 <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(48);
 80041b2:	2030      	movs	r0, #48	; 0x30
 80041b4:	f7ff fe78 	bl	8003ea8 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(1000);
#endif
	PCA9685_AutoIncrement(1);
 80041b8:	2001      	movs	r0, #1
 80041ba:	f7ff fe65 	bl	8003e88 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20001540 	.word	0x20001540

080041cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041d2:	2300      	movs	r3, #0
 80041d4:	607b      	str	r3, [r7, #4]
 80041d6:	4b10      	ldr	r3, [pc, #64]	; (8004218 <HAL_MspInit+0x4c>)
 80041d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041da:	4a0f      	ldr	r2, [pc, #60]	; (8004218 <HAL_MspInit+0x4c>)
 80041dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041e0:	6453      	str	r3, [r2, #68]	; 0x44
 80041e2:	4b0d      	ldr	r3, [pc, #52]	; (8004218 <HAL_MspInit+0x4c>)
 80041e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041ea:	607b      	str	r3, [r7, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	603b      	str	r3, [r7, #0]
 80041f2:	4b09      	ldr	r3, [pc, #36]	; (8004218 <HAL_MspInit+0x4c>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	4a08      	ldr	r2, [pc, #32]	; (8004218 <HAL_MspInit+0x4c>)
 80041f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041fc:	6413      	str	r3, [r2, #64]	; 0x40
 80041fe:	4b06      	ldr	r3, [pc, #24]	; (8004218 <HAL_MspInit+0x4c>)
 8004200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	40023800 	.word	0x40023800

0800421c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	; 0x28
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004224:	f107 0314 	add.w	r3, r7, #20
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	60da      	str	r2, [r3, #12]
 8004232:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a19      	ldr	r2, [pc, #100]	; (80042a0 <HAL_I2C_MspInit+0x84>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d12c      	bne.n	8004298 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800423e:	2300      	movs	r3, #0
 8004240:	613b      	str	r3, [r7, #16]
 8004242:	4b18      	ldr	r3, [pc, #96]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	4a17      	ldr	r2, [pc, #92]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 8004248:	f043 0302 	orr.w	r3, r3, #2
 800424c:	6313      	str	r3, [r2, #48]	; 0x30
 800424e:	4b15      	ldr	r3, [pc, #84]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	613b      	str	r3, [r7, #16]
 8004258:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800425a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800425e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004260:	2312      	movs	r3, #18
 8004262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004264:	2300      	movs	r3, #0
 8004266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004268:	2303      	movs	r3, #3
 800426a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800426c:	2304      	movs	r3, #4
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004270:	f107 0314 	add.w	r3, r7, #20
 8004274:	4619      	mov	r1, r3
 8004276:	480c      	ldr	r0, [pc, #48]	; (80042a8 <HAL_I2C_MspInit+0x8c>)
 8004278:	f001 fc0c 	bl	8005a94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	4b08      	ldr	r3, [pc, #32]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	4a07      	ldr	r2, [pc, #28]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 8004286:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800428a:	6413      	str	r3, [r2, #64]	; 0x40
 800428c:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <HAL_I2C_MspInit+0x88>)
 800428e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004290:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004294:	60fb      	str	r3, [r7, #12]
 8004296:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004298:	bf00      	nop
 800429a:	3728      	adds	r7, #40	; 0x28
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40005800 	.word	0x40005800
 80042a4:	40023800 	.word	0x40023800
 80042a8:	40020400 	.word	0x40020400

080042ac <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a0b      	ldr	r2, [pc, #44]	; (80042e8 <HAL_I2C_MspDeInit+0x3c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d10f      	bne.n	80042de <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80042be:	4b0b      	ldr	r3, [pc, #44]	; (80042ec <HAL_I2C_MspDeInit+0x40>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	4a0a      	ldr	r2, [pc, #40]	; (80042ec <HAL_I2C_MspDeInit+0x40>)
 80042c4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80042c8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80042ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042ce:	4808      	ldr	r0, [pc, #32]	; (80042f0 <HAL_I2C_MspDeInit+0x44>)
 80042d0:	f001 fd7c 	bl	8005dcc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80042d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80042d8:	4805      	ldr	r0, [pc, #20]	; (80042f0 <HAL_I2C_MspDeInit+0x44>)
 80042da:	f001 fd77 	bl	8005dcc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40005800 	.word	0x40005800
 80042ec:	40023800 	.word	0x40023800
 80042f0:	40020400 	.word	0x40020400

080042f4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b08a      	sub	sp, #40	; 0x28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042fc:	f107 0314 	add.w	r3, r7, #20
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	605a      	str	r2, [r3, #4]
 8004306:	609a      	str	r2, [r3, #8]
 8004308:	60da      	str	r2, [r3, #12]
 800430a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a70      	ldr	r2, [pc, #448]	; (80044d4 <HAL_SD_MspInit+0x1e0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	f040 80da 	bne.w	80044cc <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004318:	2300      	movs	r3, #0
 800431a:	613b      	str	r3, [r7, #16]
 800431c:	4b6e      	ldr	r3, [pc, #440]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 800431e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004320:	4a6d      	ldr	r2, [pc, #436]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 8004322:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004326:	6453      	str	r3, [r2, #68]	; 0x44
 8004328:	4b6b      	ldr	r3, [pc, #428]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 800432a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004334:	2300      	movs	r3, #0
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	4b67      	ldr	r3, [pc, #412]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 800433a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433c:	4a66      	ldr	r2, [pc, #408]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 800433e:	f043 0304 	orr.w	r3, r3, #4
 8004342:	6313      	str	r3, [r2, #48]	; 0x30
 8004344:	4b64      	ldr	r3, [pc, #400]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004350:	2300      	movs	r3, #0
 8004352:	60bb      	str	r3, [r7, #8]
 8004354:	4b60      	ldr	r3, [pc, #384]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004358:	4a5f      	ldr	r2, [pc, #380]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 800435a:	f043 0308 	orr.w	r3, r3, #8
 800435e:	6313      	str	r3, [r2, #48]	; 0x30
 8004360:	4b5d      	ldr	r3, [pc, #372]	; (80044d8 <HAL_SD_MspInit+0x1e4>)
 8004362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004364:	f003 0308 	and.w	r3, r3, #8
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800436c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004372:	2302      	movs	r3, #2
 8004374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004376:	2301      	movs	r3, #1
 8004378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800437a:	2303      	movs	r3, #3
 800437c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800437e:	230c      	movs	r3, #12
 8004380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004382:	f107 0314 	add.w	r3, r7, #20
 8004386:	4619      	mov	r1, r3
 8004388:	4854      	ldr	r0, [pc, #336]	; (80044dc <HAL_SD_MspInit+0x1e8>)
 800438a:	f001 fb83 	bl	8005a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800438e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004398:	2300      	movs	r3, #0
 800439a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800439c:	2303      	movs	r3, #3
 800439e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80043a0:	230c      	movs	r3, #12
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043a4:	f107 0314 	add.w	r3, r7, #20
 80043a8:	4619      	mov	r1, r3
 80043aa:	484c      	ldr	r0, [pc, #304]	; (80044dc <HAL_SD_MspInit+0x1e8>)
 80043ac:	f001 fb72 	bl	8005a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80043b0:	2304      	movs	r3, #4
 80043b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b4:	2302      	movs	r3, #2
 80043b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043b8:	2301      	movs	r3, #1
 80043ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043bc:	2303      	movs	r3, #3
 80043be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80043c0:	230c      	movs	r3, #12
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043c4:	f107 0314 	add.w	r3, r7, #20
 80043c8:	4619      	mov	r1, r3
 80043ca:	4845      	ldr	r0, [pc, #276]	; (80044e0 <HAL_SD_MspInit+0x1ec>)
 80043cc:	f001 fb62 	bl	8005a94 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80043d0:	4b44      	ldr	r3, [pc, #272]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043d2:	4a45      	ldr	r2, [pc, #276]	; (80044e8 <HAL_SD_MspInit+0x1f4>)
 80043d4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80043d6:	4b43      	ldr	r3, [pc, #268]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043dc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043de:	4b41      	ldr	r3, [pc, #260]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043e4:	4b3f      	ldr	r3, [pc, #252]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043ea:	4b3e      	ldr	r3, [pc, #248]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043f0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80043f2:	4b3c      	ldr	r3, [pc, #240]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80043f8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80043fa:	4b3a      	ldr	r3, [pc, #232]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 80043fc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004400:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8004402:	4b38      	ldr	r3, [pc, #224]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 8004404:	2220      	movs	r2, #32
 8004406:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004408:	4b36      	ldr	r3, [pc, #216]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 800440a:	2200      	movs	r2, #0
 800440c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800440e:	4b35      	ldr	r3, [pc, #212]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 8004410:	2204      	movs	r2, #4
 8004412:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004414:	4b33      	ldr	r3, [pc, #204]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 8004416:	2203      	movs	r2, #3
 8004418:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800441a:	4b32      	ldr	r3, [pc, #200]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 800441c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004420:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004422:	4b30      	ldr	r3, [pc, #192]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 8004424:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004428:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800442a:	482e      	ldr	r0, [pc, #184]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 800442c:	f000 ffa0 	bl	8005370 <HAL_DMA_Init>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8004436:	f7fe ffc9 	bl	80033cc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a29      	ldr	r2, [pc, #164]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 800443e:	641a      	str	r2, [r3, #64]	; 0x40
 8004440:	4a28      	ldr	r2, [pc, #160]	; (80044e4 <HAL_SD_MspInit+0x1f0>)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8004446:	4b29      	ldr	r3, [pc, #164]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004448:	4a29      	ldr	r2, [pc, #164]	; (80044f0 <HAL_SD_MspInit+0x1fc>)
 800444a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800444c:	4b27      	ldr	r3, [pc, #156]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800444e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004452:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004454:	4b25      	ldr	r3, [pc, #148]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004456:	2240      	movs	r2, #64	; 0x40
 8004458:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800445a:	4b24      	ldr	r3, [pc, #144]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800445c:	2200      	movs	r2, #0
 800445e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004460:	4b22      	ldr	r3, [pc, #136]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004462:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004466:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004468:	4b20      	ldr	r3, [pc, #128]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800446a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800446e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004470:	4b1e      	ldr	r3, [pc, #120]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004472:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004476:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8004478:	4b1c      	ldr	r3, [pc, #112]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800447a:	2220      	movs	r2, #32
 800447c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800447e:	4b1b      	ldr	r3, [pc, #108]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004480:	2200      	movs	r2, #0
 8004482:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004484:	4b19      	ldr	r3, [pc, #100]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004486:	2204      	movs	r2, #4
 8004488:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800448a:	4b18      	ldr	r3, [pc, #96]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800448c:	2203      	movs	r2, #3
 800448e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8004490:	4b16      	ldr	r3, [pc, #88]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 8004492:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004496:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004498:	4b14      	ldr	r3, [pc, #80]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 800449a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800449e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80044a0:	4812      	ldr	r0, [pc, #72]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 80044a2:	f000 ff65 	bl	8005370 <HAL_DMA_Init>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80044ac:	f7fe ff8e 	bl	80033cc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a0e      	ldr	r2, [pc, #56]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 80044b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80044b6:	4a0d      	ldr	r2, [pc, #52]	; (80044ec <HAL_SD_MspInit+0x1f8>)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80044bc:	2200      	movs	r2, #0
 80044be:	2100      	movs	r1, #0
 80044c0:	2031      	movs	r0, #49	; 0x31
 80044c2:	f000 ff1e 	bl	8005302 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80044c6:	2031      	movs	r0, #49	; 0x31
 80044c8:	f000 ff37 	bl	800533a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80044cc:	bf00      	nop
 80044ce:	3728      	adds	r7, #40	; 0x28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40012c00 	.word	0x40012c00
 80044d8:	40023800 	.word	0x40023800
 80044dc:	40020800 	.word	0x40020800
 80044e0:	40020c00 	.word	0x40020c00
 80044e4:	20000f90 	.word	0x20000f90
 80044e8:	40026458 	.word	0x40026458
 80044ec:	20000ff0 	.word	0x20000ff0
 80044f0:	400264a0 	.word	0x400264a0

080044f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08c      	sub	sp, #48	; 0x30
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fc:	f107 031c 	add.w	r3, r7, #28
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a32      	ldr	r2, [pc, #200]	; (80045dc <HAL_SPI_MspInit+0xe8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d12c      	bne.n	8004570 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004516:	2300      	movs	r3, #0
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	4b31      	ldr	r3, [pc, #196]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 800451c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451e:	4a30      	ldr	r2, [pc, #192]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004520:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004524:	6453      	str	r3, [r2, #68]	; 0x44
 8004526:	4b2e      	ldr	r3, [pc, #184]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800452e:	61bb      	str	r3, [r7, #24]
 8004530:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	4b2a      	ldr	r3, [pc, #168]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	4a29      	ldr	r2, [pc, #164]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	6313      	str	r3, [r2, #48]	; 0x30
 8004542:	4b27      	ldr	r3, [pc, #156]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800454e:	23e0      	movs	r3, #224	; 0xe0
 8004550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004552:	2302      	movs	r3, #2
 8004554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004556:	2300      	movs	r3, #0
 8004558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800455a:	2303      	movs	r3, #3
 800455c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800455e:	2305      	movs	r3, #5
 8004560:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004562:	f107 031c 	add.w	r3, r7, #28
 8004566:	4619      	mov	r1, r3
 8004568:	481e      	ldr	r0, [pc, #120]	; (80045e4 <HAL_SPI_MspInit+0xf0>)
 800456a:	f001 fa93 	bl	8005a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800456e:	e030      	b.n	80045d2 <HAL_SPI_MspInit+0xde>
  else if(hspi->Instance==SPI3)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a1c      	ldr	r2, [pc, #112]	; (80045e8 <HAL_SPI_MspInit+0xf4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d12b      	bne.n	80045d2 <HAL_SPI_MspInit+0xde>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800457a:	2300      	movs	r3, #0
 800457c:	613b      	str	r3, [r7, #16]
 800457e:	4b18      	ldr	r3, [pc, #96]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	4a17      	ldr	r2, [pc, #92]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 8004584:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004588:	6413      	str	r3, [r2, #64]	; 0x40
 800458a:	4b15      	ldr	r3, [pc, #84]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 800459c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459e:	4a10      	ldr	r2, [pc, #64]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 80045a0:	f043 0302 	orr.w	r3, r3, #2
 80045a4:	6313      	str	r3, [r2, #48]	; 0x30
 80045a6:	4b0e      	ldr	r3, [pc, #56]	; (80045e0 <HAL_SPI_MspInit+0xec>)
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80045b2:	2338      	movs	r3, #56	; 0x38
 80045b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b6:	2302      	movs	r3, #2
 80045b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045be:	2303      	movs	r3, #3
 80045c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80045c2:	2306      	movs	r3, #6
 80045c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045c6:	f107 031c 	add.w	r3, r7, #28
 80045ca:	4619      	mov	r1, r3
 80045cc:	4807      	ldr	r0, [pc, #28]	; (80045ec <HAL_SPI_MspInit+0xf8>)
 80045ce:	f001 fa61 	bl	8005a94 <HAL_GPIO_Init>
}
 80045d2:	bf00      	nop
 80045d4:	3730      	adds	r7, #48	; 0x30
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40013000 	.word	0x40013000
 80045e0:	40023800 	.word	0x40023800
 80045e4:	40020000 	.word	0x40020000
 80045e8:	40003c00 	.word	0x40003c00
 80045ec:	40020400 	.word	0x40020400

080045f0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a10      	ldr	r2, [pc, #64]	; (8004640 <HAL_SPI_MspDeInit+0x50>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d10a      	bne.n	8004618 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8004602:	4b10      	ldr	r3, [pc, #64]	; (8004644 <HAL_SPI_MspDeInit+0x54>)
 8004604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004606:	4a0f      	ldr	r2, [pc, #60]	; (8004644 <HAL_SPI_MspDeInit+0x54>)
 8004608:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800460c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800460e:	21e0      	movs	r1, #224	; 0xe0
 8004610:	480d      	ldr	r0, [pc, #52]	; (8004648 <HAL_SPI_MspDeInit+0x58>)
 8004612:	f001 fbdb 	bl	8005dcc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8004616:	e00e      	b.n	8004636 <HAL_SPI_MspDeInit+0x46>
  else if(hspi->Instance==SPI3)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a0b      	ldr	r2, [pc, #44]	; (800464c <HAL_SPI_MspDeInit+0x5c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d109      	bne.n	8004636 <HAL_SPI_MspDeInit+0x46>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8004622:	4b08      	ldr	r3, [pc, #32]	; (8004644 <HAL_SPI_MspDeInit+0x54>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	4a07      	ldr	r2, [pc, #28]	; (8004644 <HAL_SPI_MspDeInit+0x54>)
 8004628:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800462c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 800462e:	2138      	movs	r1, #56	; 0x38
 8004630:	4807      	ldr	r0, [pc, #28]	; (8004650 <HAL_SPI_MspDeInit+0x60>)
 8004632:	f001 fbcb 	bl	8005dcc <HAL_GPIO_DeInit>
}
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	40013000 	.word	0x40013000
 8004644:	40023800 	.word	0x40023800
 8004648:	40020000 	.word	0x40020000
 800464c:	40003c00 	.word	0x40003c00
 8004650:	40020400 	.word	0x40020400

08004654 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08a      	sub	sp, #40	; 0x28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800465c:	f107 0314 	add.w	r3, r7, #20
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	60da      	str	r2, [r3, #12]
 800466a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a47      	ldr	r2, [pc, #284]	; (8004790 <HAL_UART_MspInit+0x13c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	f040 8088 	bne.w	8004788 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004678:	2300      	movs	r3, #0
 800467a:	613b      	str	r3, [r7, #16]
 800467c:	4b45      	ldr	r3, [pc, #276]	; (8004794 <HAL_UART_MspInit+0x140>)
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	4a44      	ldr	r2, [pc, #272]	; (8004794 <HAL_UART_MspInit+0x140>)
 8004682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004686:	6413      	str	r3, [r2, #64]	; 0x40
 8004688:	4b42      	ldr	r3, [pc, #264]	; (8004794 <HAL_UART_MspInit+0x140>)
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004694:	2300      	movs	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	4b3e      	ldr	r3, [pc, #248]	; (8004794 <HAL_UART_MspInit+0x140>)
 800469a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469c:	4a3d      	ldr	r2, [pc, #244]	; (8004794 <HAL_UART_MspInit+0x140>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6313      	str	r3, [r2, #48]	; 0x30
 80046a4:	4b3b      	ldr	r3, [pc, #236]	; (8004794 <HAL_UART_MspInit+0x140>)
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80046b0:	230c      	movs	r3, #12
 80046b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b4:	2302      	movs	r3, #2
 80046b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b8:	2300      	movs	r3, #0
 80046ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046bc:	2303      	movs	r3, #3
 80046be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80046c0:	2307      	movs	r3, #7
 80046c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046c4:	f107 0314 	add.w	r3, r7, #20
 80046c8:	4619      	mov	r1, r3
 80046ca:	4833      	ldr	r0, [pc, #204]	; (8004798 <HAL_UART_MspInit+0x144>)
 80046cc:	f001 f9e2 	bl	8005a94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80046d0:	4b32      	ldr	r3, [pc, #200]	; (800479c <HAL_UART_MspInit+0x148>)
 80046d2:	4a33      	ldr	r2, [pc, #204]	; (80047a0 <HAL_UART_MspInit+0x14c>)
 80046d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80046d6:	4b31      	ldr	r3, [pc, #196]	; (800479c <HAL_UART_MspInit+0x148>)
 80046d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80046dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046de:	4b2f      	ldr	r3, [pc, #188]	; (800479c <HAL_UART_MspInit+0x148>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046e4:	4b2d      	ldr	r3, [pc, #180]	; (800479c <HAL_UART_MspInit+0x148>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046ea:	4b2c      	ldr	r3, [pc, #176]	; (800479c <HAL_UART_MspInit+0x148>)
 80046ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046f2:	4b2a      	ldr	r3, [pc, #168]	; (800479c <HAL_UART_MspInit+0x148>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046f8:	4b28      	ldr	r3, [pc, #160]	; (800479c <HAL_UART_MspInit+0x148>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80046fe:	4b27      	ldr	r3, [pc, #156]	; (800479c <HAL_UART_MspInit+0x148>)
 8004700:	2200      	movs	r2, #0
 8004702:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004704:	4b25      	ldr	r3, [pc, #148]	; (800479c <HAL_UART_MspInit+0x148>)
 8004706:	2200      	movs	r2, #0
 8004708:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800470a:	4b24      	ldr	r3, [pc, #144]	; (800479c <HAL_UART_MspInit+0x148>)
 800470c:	2200      	movs	r2, #0
 800470e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004710:	4822      	ldr	r0, [pc, #136]	; (800479c <HAL_UART_MspInit+0x148>)
 8004712:	f000 fe2d 	bl	8005370 <HAL_DMA_Init>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800471c:	f7fe fe56 	bl	80033cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a1e      	ldr	r2, [pc, #120]	; (800479c <HAL_UART_MspInit+0x148>)
 8004724:	63da      	str	r2, [r3, #60]	; 0x3c
 8004726:	4a1d      	ldr	r2, [pc, #116]	; (800479c <HAL_UART_MspInit+0x148>)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800472c:	4b1d      	ldr	r3, [pc, #116]	; (80047a4 <HAL_UART_MspInit+0x150>)
 800472e:	4a1e      	ldr	r2, [pc, #120]	; (80047a8 <HAL_UART_MspInit+0x154>)
 8004730:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004732:	4b1c      	ldr	r3, [pc, #112]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004734:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004738:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800473a:	4b1a      	ldr	r3, [pc, #104]	; (80047a4 <HAL_UART_MspInit+0x150>)
 800473c:	2240      	movs	r2, #64	; 0x40
 800473e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004740:	4b18      	ldr	r3, [pc, #96]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004742:	2200      	movs	r2, #0
 8004744:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004746:	4b17      	ldr	r3, [pc, #92]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004748:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800474c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800474e:	4b15      	ldr	r3, [pc, #84]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004750:	2200      	movs	r2, #0
 8004752:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004754:	4b13      	ldr	r3, [pc, #76]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004756:	2200      	movs	r2, #0
 8004758:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800475a:	4b12      	ldr	r3, [pc, #72]	; (80047a4 <HAL_UART_MspInit+0x150>)
 800475c:	2200      	movs	r2, #0
 800475e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004760:	4b10      	ldr	r3, [pc, #64]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004762:	2200      	movs	r2, #0
 8004764:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004766:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004768:	2200      	movs	r2, #0
 800476a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800476c:	480d      	ldr	r0, [pc, #52]	; (80047a4 <HAL_UART_MspInit+0x150>)
 800476e:	f000 fdff 	bl	8005370 <HAL_DMA_Init>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8004778:	f7fe fe28 	bl	80033cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a09      	ldr	r2, [pc, #36]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004780:	639a      	str	r2, [r3, #56]	; 0x38
 8004782:	4a08      	ldr	r2, [pc, #32]	; (80047a4 <HAL_UART_MspInit+0x150>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004788:	bf00      	nop
 800478a:	3728      	adds	r7, #40	; 0x28
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40004400 	.word	0x40004400
 8004794:	40023800 	.word	0x40023800
 8004798:	40020000 	.word	0x40020000
 800479c:	20001148 	.word	0x20001148
 80047a0:	40026088 	.word	0x40026088
 80047a4:	200011a8 	.word	0x200011a8
 80047a8:	400260a0 	.word	0x400260a0

080047ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047b0:	e7fe      	b.n	80047b0 <NMI_Handler+0x4>

080047b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047b2:	b480      	push	{r7}
 80047b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047b6:	e7fe      	b.n	80047b6 <HardFault_Handler+0x4>

080047b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047bc:	e7fe      	b.n	80047bc <MemManage_Handler+0x4>

080047be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047be:	b480      	push	{r7}
 80047c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047c2:	e7fe      	b.n	80047c2 <BusFault_Handler+0x4>

080047c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047c8:	e7fe      	b.n	80047c8 <UsageFault_Handler+0x4>

080047ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047ca:	b480      	push	{r7}
 80047cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047ce:	bf00      	nop
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047dc:	bf00      	nop
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047e6:	b480      	push	{r7}
 80047e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047f8:	f000 fc64 	bl	80050c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047fc:	bf00      	nop
 80047fe:	bd80      	pop	{r7, pc}

08004800 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004804:	4802      	ldr	r0, [pc, #8]	; (8004810 <DMA1_Stream5_IRQHandler+0x10>)
 8004806:	f000 fedb 	bl	80055c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800480a:	bf00      	nop
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	20001148 	.word	0x20001148

08004814 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004818:	4802      	ldr	r0, [pc, #8]	; (8004824 <DMA1_Stream6_IRQHandler+0x10>)
 800481a:	f000 fed1 	bl	80055c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800481e:	bf00      	nop
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	200011a8 	.word	0x200011a8

08004828 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800482c:	4802      	ldr	r0, [pc, #8]	; (8004838 <SDIO_IRQHandler+0x10>)
 800482e:	f004 fad3 	bl	8008dd8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8004832:	bf00      	nop
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	20000f0c 	.word	0x20000f0c

0800483c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004840:	4802      	ldr	r0, [pc, #8]	; (800484c <DMA2_Stream3_IRQHandler+0x10>)
 8004842:	f000 febd 	bl	80055c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004846:	bf00      	nop
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20000f90 	.word	0x20000f90

08004850 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8004854:	4802      	ldr	r0, [pc, #8]	; (8004860 <DMA2_Stream6_IRQHandler+0x10>)
 8004856:	f000 feb3 	bl	80055c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800485a:	bf00      	nop
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	20000ff0 	.word	0x20000ff0

08004864 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004864:	b480      	push	{r7}
 8004866:	af00      	add	r7, sp, #0
  return 1;
 8004868:	2301      	movs	r3, #1
}
 800486a:	4618      	mov	r0, r3
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <_kill>:

int _kill(int pid, int sig)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800487e:	f00d f895 	bl	80119ac <__errno>
 8004882:	4603      	mov	r3, r0
 8004884:	2216      	movs	r2, #22
 8004886:	601a      	str	r2, [r3, #0]
  return -1;
 8004888:	f04f 33ff 	mov.w	r3, #4294967295
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <_exit>:

void _exit (int status)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800489c:	f04f 31ff 	mov.w	r1, #4294967295
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f7ff ffe7 	bl	8004874 <_kill>
  while (1) {}    /* Make sure we hang here */
 80048a6:	e7fe      	b.n	80048a6 <_exit+0x12>

080048a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048b4:	2300      	movs	r3, #0
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	e00a      	b.n	80048d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80048ba:	f3af 8000 	nop.w
 80048be:	4601      	mov	r1, r0
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	60ba      	str	r2, [r7, #8]
 80048c6:	b2ca      	uxtb	r2, r1
 80048c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	dbf0      	blt.n	80048ba <_read+0x12>
  }

  return len;
 80048d8:	687b      	ldr	r3, [r7, #4]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ee:	2300      	movs	r3, #0
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	e009      	b.n	8004908 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	60ba      	str	r2, [r7, #8]
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	3301      	adds	r3, #1
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	429a      	cmp	r2, r3
 800490e:	dbf1      	blt.n	80048f4 <_write+0x12>
  }
  return len;
 8004910:	687b      	ldr	r3, [r7, #4]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <_close>:

int _close(int file)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004926:	4618      	mov	r0, r3
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr

08004932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004932:	b480      	push	{r7}
 8004934:	b083      	sub	sp, #12
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
 800493a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004942:	605a      	str	r2, [r3, #4]
  return 0;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <_isatty>:

int _isatty(int file)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800495a:	2301      	movs	r3, #1
}
 800495c:	4618      	mov	r0, r3
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
	...

08004984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800498c:	4a14      	ldr	r2, [pc, #80]	; (80049e0 <_sbrk+0x5c>)
 800498e:	4b15      	ldr	r3, [pc, #84]	; (80049e4 <_sbrk+0x60>)
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004998:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <_sbrk+0x64>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d102      	bne.n	80049a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049a0:	4b11      	ldr	r3, [pc, #68]	; (80049e8 <_sbrk+0x64>)
 80049a2:	4a12      	ldr	r2, [pc, #72]	; (80049ec <_sbrk+0x68>)
 80049a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049a6:	4b10      	ldr	r3, [pc, #64]	; (80049e8 <_sbrk+0x64>)
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d207      	bcs.n	80049c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049b4:	f00c fffa 	bl	80119ac <__errno>
 80049b8:	4603      	mov	r3, r0
 80049ba:	220c      	movs	r2, #12
 80049bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80049be:	f04f 33ff 	mov.w	r3, #4294967295
 80049c2:	e009      	b.n	80049d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80049c4:	4b08      	ldr	r3, [pc, #32]	; (80049e8 <_sbrk+0x64>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80049ca:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <_sbrk+0x64>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4413      	add	r3, r2
 80049d2:	4a05      	ldr	r2, [pc, #20]	; (80049e8 <_sbrk+0x64>)
 80049d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80049d6:	68fb      	ldr	r3, [r7, #12]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20020000 	.word	0x20020000
 80049e4:	00000800 	.word	0x00000800
 80049e8:	20001544 	.word	0x20001544
 80049ec:	20003740 	.word	0x20003740

080049f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049f4:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <SystemInit+0x20>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049fa:	4a05      	ldr	r2, [pc, #20]	; (8004a10 <SystemInit+0x20>)
 80049fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a04:	bf00      	nop
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	e000ed00 	.word	0xe000ed00

08004a14 <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6858      	ldr	r0, [r3, #4]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	891b      	ldrh	r3, [r3, #8]
 8004a24:	2200      	movs	r2, #0
 8004a26:	4619      	mov	r1, r3
 8004a28:	f001 fae4 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 8004a2c:	bf00      	nop
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6858      	ldr	r0, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	891b      	ldrh	r3, [r3, #8]
 8004a44:	2201      	movs	r2, #1
 8004a46:	4619      	mov	r1, r3
 8004a48:	f001 fad4 	bl	8005ff4 <HAL_GPIO_WritePin>
}
 8004a4c:	bf00      	nop
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8004a60:	2301      	movs	r3, #1
 8004a62:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	f005 f87a 	bl	8009b6a <HAL_SPI_Transmit>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8004a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b086      	sub	sp, #24
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8004a96:	2301      	movs	r3, #1
 8004a98:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6818      	ldr	r0, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa6:	68b9      	ldr	r1, [r7, #8]
 8004aa8:	f005 f9a2 	bl	8009df0 <HAL_SPI_Receive>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8004ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3718      	adds	r7, #24
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff ffa1 	bl	8004a14 <cs_on>
    buf[0] = W25QXX_GET_ID;
 8004ad2:	239f      	movs	r3, #159	; 0x9f
 8004ad4:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8004ad6:	f107 0308 	add.w	r3, r7, #8
 8004ada:	2201      	movs	r2, #1
 8004adc:	4619      	mov	r1, r3
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff ffb8 	bl	8004a54 <w25qxx_transmit>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d111      	bne.n	8004b0e <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8004aea:	f107 0308 	add.w	r3, r7, #8
 8004aee:	2203      	movs	r2, #3
 8004af0:	4619      	mov	r1, r3
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ffc9 	bl	8004a8a <w25qxx_receive>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d107      	bne.n	8004b0e <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 8004afe:	7a3b      	ldrb	r3, [r7, #8]
 8004b00:	041a      	lsls	r2, r3, #16
 8004b02:	7a7b      	ldrb	r3, [r7, #9]
 8004b04:	021b      	lsls	r3, r3, #8
 8004b06:	4313      	orrs	r3, r2
 8004b08:	7aba      	ldrb	r2, [r7, #10]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7ff ff90 	bl	8004a34 <cs_off>
    return ret;
 8004b14:	68fb      	ldr	r3, [r7, #12]
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b084      	sub	sp, #16
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8004b26:	2300      	movs	r3, #0
 8004b28:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 8004b2a:	2305      	movs	r3, #5
 8004b2c:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f7ff ff70 	bl	8004a14 <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 8004b34:	f107 030e 	add.w	r3, r7, #14
 8004b38:	2201      	movs	r2, #1
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7ff ff89 	bl	8004a54 <w25qxx_transmit>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10b      	bne.n	8004b60 <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 8004b48:	f107 030e 	add.w	r3, r7, #14
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	4619      	mov	r1, r3
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff ff9a 	bl	8004a8a <w25qxx_receive>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <w25qxx_get_status+0x42>
            ret = buf;
 8004b5c:	7bbb      	ldrb	r3, [r7, #14]
 8004b5e:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff ff67 	bl	8004a34 <cs_off>
    return ret;
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff ff49 	bl	8004a14 <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 8004b82:	2306      	movs	r3, #6
 8004b84:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8004b86:	f107 030c 	add.w	r3, r7, #12
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7ff ff60 	bl	8004a54 <w25qxx_transmit>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7ff ff48 	bl	8004a34 <cs_off>
    return ret;
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b086      	sub	sp, #24
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 8004bbc:	f000 fa96 	bl	80050ec <HAL_GetTick>
 8004bc0:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 8004bc2:	f000 fa93 	bl	80050ec <HAL_GetTick>
 8004bc6:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) && 0x01 == 0x01)) {
 8004bc8:	e002      	b.n	8004bd0 <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8004bca:	f000 fa8f 	bl	80050ec <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) && 0x01 == 0x01)) {
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d305      	bcc.n	8004be8 <w25qxx_wait_for_ready+0x3a>
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7ff ff9e 	bl	8004b1e <w25qxx_get_status>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1f0      	bne.n	8004bca <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	683a      	ldr	r2, [r7, #0]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d101      	bne.n	8004bf8 <w25qxx_wait_for_ready+0x4a>
        ret = W25QXX_Timeout;
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	75fb      	strb	r3, [r7, #23]
    return ret;
 8004bf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3718      	adds	r7, #24
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <w25qxx_init>:
#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {

}
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b086      	sub	sp, #24
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	60f8      	str	r0, [r7, #12]
 8004c0a:	60b9      	str	r1, [r7, #8]
 8004c0c:	607a      	str	r2, [r7, #4]
 8004c0e:	807b      	strh	r3, [r7, #2]

    W25QXX_result_t result = W25QXX_Ok;
 8004c10:	2300      	movs	r3, #0
 8004c12:	75fb      	strb	r3, [r7, #23]

    W25_DBG("w25qxx_init");

    w25qxx->spiHandle = hspi;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	887a      	ldrh	r2, [r7, #2]
 8004c24:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f7ff ff04 	bl	8004a34 <cs_off>

    uint32_t id = w25qxx_read_id(w25qxx);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff ff47 	bl	8004ac0 <w25qxx_read_id>
 8004c32:	6138      	str	r0, [r7, #16]
    if (id) {
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d055      	beq.n	8004ce6 <w25qxx_init+0xe4>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	0c1b      	lsrs	r3, r3, #16
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	7a9b      	ldrb	r3, [r3, #10]
 8004c50:	2bc8      	cmp	r3, #200	; 0xc8
 8004c52:	d002      	beq.n	8004c5a <w25qxx_init+0x58>
 8004c54:	2bef      	cmp	r3, #239	; 0xef
 8004c56:	d021      	beq.n	8004c9c <w25qxx_init+0x9a>
 8004c58:	e042      	b.n	8004ce0 <w25qxx_init+0xde>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004c60:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004c68:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2210      	movs	r2, #16
 8004c6e:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c76:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2210      	movs	r2, #16
 8004c7c:	625a      	str	r2, [r3, #36]	; 0x24

            switch (w25qxx->device_id) {
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	899b      	ldrh	r3, [r3, #12]
 8004c82:	461a      	mov	r2, r3
 8004c84:	f246 0317 	movw	r3, #24599	; 0x6017
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d104      	bne.n	8004c96 <w25qxx_init+0x94>
            case 0x6017:
                w25qxx->block_count = 0x80;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2280      	movs	r2, #128	; 0x80
 8004c90:	615a      	str	r2, [r3, #20]
                break;
 8004c92:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8004c94:	e029      	b.n	8004cea <w25qxx_init+0xe8>
                result = W25QXX_Err;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
            break;
 8004c9a:	e026      	b.n	8004cea <w25qxx_init+0xe8>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004ca2:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004caa:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2210      	movs	r2, #16
 8004cb0:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004cb8:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2210      	movs	r2, #16
 8004cbe:	625a      	str	r2, [r3, #36]	; 0x24

            switch (w25qxx->device_id) {
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	899b      	ldrh	r3, [r3, #12]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	f244 0317 	movw	r3, #16407	; 0x4017
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d105      	bne.n	8004cda <w25qxx_init+0xd8>
            case 0x4017:
                w25qxx->block_count = 0x100;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004cd4:	615a      	str	r2, [r3, #20]
                break;
 8004cd6:	bf00      	nop
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
            }

            break;
 8004cd8:	e007      	b.n	8004cea <w25qxx_init+0xe8>
                result = W25QXX_Err;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	75fb      	strb	r3, [r7, #23]
            break;
 8004cde:	e004      	b.n	8004cea <w25qxx_init+0xe8>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
 8004ce4:	e001      	b.n	8004cea <w25qxx_init+0xe8>
        }
    } else {
        result = W25QXX_Err;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	75fb      	strb	r3, [r7, #23]
    }

    if (result == W25QXX_Err) {
 8004cea:	7dfb      	ldrb	r3, [r7, #23]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d104      	bne.n	8004cfa <w25qxx_init+0xf8>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 8004cf0:	2228      	movs	r2, #40	; 0x28
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f00c fd73 	bl	80117e0 <memset>
    }

    return result;
 8004cfa:	7dfb      	ldrb	r3, [r7, #23]

}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <w25qxx_read>:
#endif

W25QXX_result_t w25qxx_read(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_read - address: 0x%08lx, lengh: 0x%04lx", address, len);

    // Transmit buffer holding command and address
    uint8_t tx[4] = {
 8004d12:	2303      	movs	r3, #3
 8004d14:	753b      	strb	r3, [r7, #20]
    W25QXX_READ_DATA, (uint8_t) (address >> 16), (uint8_t) (address >> 8), (uint8_t) (address), };
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	0c1b      	lsrs	r3, r3, #16
 8004d1a:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8004d1c:	757b      	strb	r3, [r7, #21]
    W25QXX_READ_DATA, (uint8_t) (address >> 16), (uint8_t) (address >> 8), (uint8_t) (address), };
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	0a1b      	lsrs	r3, r3, #8
 8004d22:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8004d24:	75bb      	strb	r3, [r7, #22]
    W25QXX_READ_DATA, (uint8_t) (address >> 16), (uint8_t) (address >> 8), (uint8_t) (address), };
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8004d2a:	75fb      	strb	r3, [r7, #23]

    // First wait for device to get ready
    if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8004d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f7ff ff3c 	bl	8004bae <w25qxx_wait_for_ready>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <w25qxx_read+0x3c>
        return W25QXX_Err;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e01d      	b.n	8004d7c <w25qxx_read+0x78>
    }

    cs_on(w25qxx);
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f7ff fe67 	bl	8004a14 <cs_on>
    if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8004d46:	f107 0314 	add.w	r3, r7, #20
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f7ff fe80 	bl	8004a54 <w25qxx_transmit>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10c      	bne.n	8004d74 <w25qxx_read+0x70>
        if (w25qxx_receive(w25qxx, buf, len) != W25QXX_Ok) {
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	6879      	ldr	r1, [r7, #4]
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f7ff fe93 	bl	8004a8a <w25qxx_receive>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d004      	beq.n	8004d74 <w25qxx_read+0x70>
            cs_off(w25qxx);
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f7ff fe62 	bl	8004a34 <cs_off>
            return W25QXX_Err;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e003      	b.n	8004d7c <w25qxx_read+0x78>
        }
    }
    cs_off(w25qxx);
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f7ff fe5d 	bl	8004a34 <cs_off>

    return W25QXX_Ok;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3718      	adds	r7, #24
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <w25qxx_write>:

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b08c      	sub	sp, #48	; 0x30
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
 8004d90:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9c:	61fb      	str	r3, [r7, #28]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	4413      	add	r3, r2
 8004da4:	1e5a      	subs	r2, r3, #1
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dae:	61bb      	str	r3, [r7, #24]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t start_address = address;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	62bb      	str	r3, [r7, #40]	; 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	627b      	str	r3, [r7, #36]	; 0x24
 8004dbc:	e070      	b.n	8004ea0 <w25qxx_write+0x11c>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a1a      	ldr	r2, [r3, #32]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	1e59      	subs	r1, r3, #1
 8004dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dca:	400b      	ands	r3, r1
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	617b      	str	r3, [r7, #20]
        write_len = len > write_len ? write_len : len;
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	bf28      	it	cs
 8004dd8:	4613      	movcs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8004ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f7ff fee4 	bl	8004bae <w25qxx_wait_for_ready>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <w25qxx_write+0x6c>
            return W25QXX_Err;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e05c      	b.n	8004eaa <w25qxx_write+0x126>
        }

        uint8_t retryCount = 0;
 8004df0:	2300      	movs	r3, #0
 8004df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        while(w25qxx_write_enable(w25qxx) != W25QXX_Ok && retryCount < 100){
 8004df6:	e007      	b.n	8004e08 <w25qxx_write+0x84>
        	HAL_Delay(1);
 8004df8:	2001      	movs	r0, #1
 8004dfa:	f000 f983 	bl	8005104 <HAL_Delay>
        	retryCount++;
 8004dfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e02:	3301      	adds	r3, #1
 8004e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        while(w25qxx_write_enable(w25qxx) != W25QXX_Ok && retryCount < 100){
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff feb1 	bl	8004b70 <w25qxx_write_enable>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <w25qxx_write+0x98>
 8004e14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e18:	2b63      	cmp	r3, #99	; 0x63
 8004e1a:	d9ed      	bls.n	8004df8 <w25qxx_write+0x74>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f7ff fea7 	bl	8004b70 <w25qxx_write_enable>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d12c      	bne.n	8004e82 <w25qxx_write+0xfe>

            uint8_t tx[4] = {
 8004e28:	2302      	movs	r3, #2
 8004e2a:	743b      	strb	r3, [r7, #16]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8004e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8004e32:	747b      	strb	r3, [r7, #17]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8004e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e36:	0a1b      	lsrs	r3, r3, #8
 8004e38:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8004e3a:	74bb      	strb	r3, [r7, #18]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8004e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e3e:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8004e40:	74fb      	strb	r3, [r7, #19]

            cs_on(w25qxx);
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f7ff fde6 	bl	8004a14 <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8004e48:	f107 0310 	add.w	r3, r7, #16
 8004e4c:	2204      	movs	r2, #4
 8004e4e:	4619      	mov	r1, r3
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f7ff fdff 	bl	8004a54 <w25qxx_transmit>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10f      	bne.n	8004e7c <w25qxx_write+0xf8>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e60:	4413      	add	r3, r2
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4619      	mov	r1, r3
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f7ff fdf4 	bl	8004a54 <w25qxx_transmit>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d004      	beq.n	8004e7c <w25qxx_write+0xf8>
                    cs_off(w25qxx);
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff fdde 	bl	8004a34 <cs_off>
                    return W25QXX_Err;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e016      	b.n	8004eaa <w25qxx_write+0x126>
                }
            }
            cs_off(w25qxx);
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f7ff fdd9 	bl	8004a34 <cs_off>
        }
        start_address += write_len;
 8004e82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	4413      	add	r3, r2
 8004e88:	62bb      	str	r3, [r7, #40]	; 0x28
        buffer_offset += write_len;
 8004e8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	4413      	add	r3, r2
 8004e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        len -= write_len;
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d98a      	bls.n	8004dbe <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3730      	adds	r7, #48	; 0x30
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <w25qxx_erase>:

W25QXX_result_t w25qxx_erase(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint32_t len) {
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b08a      	sub	sp, #40	; 0x28
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	607a      	str	r2, [r7, #4]

    W25_DBG("w25qxx_erase, address = 0x%08lx len = 0x%04lx", address, len);

    W25QXX_result_t ret = W25QXX_Ok;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Let's determine the sector start
    uint32_t first_sector = address / w25qxx->sector_size;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ece:	61fb      	str	r3, [r7, #28]
    uint32_t last_sector = (address + len - 1) / w25qxx->sector_size;
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	1e5a      	subs	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee0:	61bb      	str	r3, [r7, #24]

    W25_DBG("w25qxx_erase: first sector: 0x%04lx", first_sector);W25_DBG("w25qxx_erase: last sector : 0x%04lx", last_sector);

    for (uint32_t sector = first_sector; sector <= last_sector; ++sector) {
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	623b      	str	r3, [r7, #32]
 8004ee6:	e03a      	b.n	8004f5e <w25qxx_erase+0xac>

        W25_DBG("Erasing sector %lu, starting at: 0x%08lx", sector, sector * w25qxx->sector_size);

        // First we have to ensure the device is not busy
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) == W25QXX_Ok) {
 8004ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f7ff fe5e 	bl	8004bae <w25qxx_wait_for_ready>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d12c      	bne.n	8004f52 <w25qxx_erase+0xa0>
            if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8004ef8:	68f8      	ldr	r0, [r7, #12]
 8004efa:	f7ff fe39 	bl	8004b70 <w25qxx_write_enable>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d129      	bne.n	8004f58 <w25qxx_erase+0xa6>

                uint32_t sector_start_address = sector * w25qxx->sector_size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	699a      	ldr	r2, [r3, #24]
 8004f08:	6a3b      	ldr	r3, [r7, #32]
 8004f0a:	fb02 f303 	mul.w	r3, r2, r3
 8004f0e:	617b      	str	r3, [r7, #20]

                uint8_t tx[4] = {
 8004f10:	2320      	movs	r3, #32
 8004f12:	743b      	strb	r3, [r7, #16]
                W25QXX_SECTOR_ERASE, (uint8_t) (sector_start_address >> 16), (uint8_t) (sector_start_address >> 8), (uint8_t) (sector_start_address), };
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	0c1b      	lsrs	r3, r3, #16
 8004f18:	b2db      	uxtb	r3, r3
                uint8_t tx[4] = {
 8004f1a:	747b      	strb	r3, [r7, #17]
                W25QXX_SECTOR_ERASE, (uint8_t) (sector_start_address >> 16), (uint8_t) (sector_start_address >> 8), (uint8_t) (sector_start_address), };
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	0a1b      	lsrs	r3, r3, #8
 8004f20:	b2db      	uxtb	r3, r3
                uint8_t tx[4] = {
 8004f22:	74bb      	strb	r3, [r7, #18]
                W25QXX_SECTOR_ERASE, (uint8_t) (sector_start_address >> 16), (uint8_t) (sector_start_address >> 8), (uint8_t) (sector_start_address), };
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	b2db      	uxtb	r3, r3
                uint8_t tx[4] = {
 8004f28:	74fb      	strb	r3, [r7, #19]

                cs_on(w25qxx);
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f7ff fd72 	bl	8004a14 <cs_on>
                if (w25qxx_transmit(w25qxx, tx, 4) != W25QXX_Ok) {
 8004f30:	f107 0310 	add.w	r3, r7, #16
 8004f34:	2204      	movs	r2, #4
 8004f36:	4619      	mov	r1, r3
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f7ff fd8b 	bl	8004a54 <w25qxx_transmit>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <w25qxx_erase+0x98>
                    ret = W25QXX_Err;
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
                cs_off(w25qxx);
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f7ff fd72 	bl	8004a34 <cs_off>
 8004f50:	e002      	b.n	8004f58 <w25qxx_erase+0xa6>
            }
        } else {
            ret = W25QXX_Timeout;
 8004f52:	2302      	movs	r3, #2
 8004f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for (uint32_t sector = first_sector; sector <= last_sector; ++sector) {
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	623b      	str	r3, [r7, #32]
 8004f5e:	6a3a      	ldr	r2, [r7, #32]
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d9c0      	bls.n	8004ee8 <w25qxx_erase+0x36>
        }

    }

    return ret;
 8004f66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3728      	adds	r7, #40	; 0x28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <w25qxx_chip_erase>:

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff fdf8 	bl	8004b70 <w25qxx_write_enable>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d11d      	bne.n	8004fc2 <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 8004f86:	23c7      	movs	r3, #199	; 0xc7
 8004f88:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f7ff fd42 	bl	8004a14 <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 8004f90:	f107 030c 	add.w	r3, r7, #12
 8004f94:	2201      	movs	r2, #1
 8004f96:	4619      	mov	r1, r3
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f7ff fd5b 	bl	8004a54 <w25qxx_transmit>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e00d      	b.n	8004fc4 <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff fd43 	bl	8004a34 <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8004fae:	f04f 31ff 	mov.w	r1, #4294967295
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7ff fdfb 	bl	8004bae <w25qxx_wait_for_ready>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005004 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004fd0:	f7ff fd0e 	bl	80049f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fd4:	480c      	ldr	r0, [pc, #48]	; (8005008 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004fd6:	490d      	ldr	r1, [pc, #52]	; (800500c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004fd8:	4a0d      	ldr	r2, [pc, #52]	; (8005010 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004fdc:	e002      	b.n	8004fe4 <LoopCopyDataInit>

08004fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004fe2:	3304      	adds	r3, #4

08004fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004fe8:	d3f9      	bcc.n	8004fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004fea:	4a0a      	ldr	r2, [pc, #40]	; (8005014 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004fec:	4c0a      	ldr	r4, [pc, #40]	; (8005018 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ff0:	e001      	b.n	8004ff6 <LoopFillZerobss>

08004ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ff4:	3204      	adds	r2, #4

08004ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ff8:	d3fb      	bcc.n	8004ff2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ffa:	f00c fcdd 	bl	80119b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ffe:	f7fd fbcf 	bl	80027a0 <main>
  bx  lr    
 8005002:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005004:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800500c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8005010:	08015da8 	.word	0x08015da8
  ldr r2, =_sbss
 8005014:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8005018:	2000373c 	.word	0x2000373c

0800501c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800501c:	e7fe      	b.n	800501c <ADC_IRQHandler>
	...

08005020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005024:	4b0e      	ldr	r3, [pc, #56]	; (8005060 <HAL_Init+0x40>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a0d      	ldr	r2, [pc, #52]	; (8005060 <HAL_Init+0x40>)
 800502a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800502e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005030:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <HAL_Init+0x40>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a0a      	ldr	r2, [pc, #40]	; (8005060 <HAL_Init+0x40>)
 8005036:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800503a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800503c:	4b08      	ldr	r3, [pc, #32]	; (8005060 <HAL_Init+0x40>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a07      	ldr	r2, [pc, #28]	; (8005060 <HAL_Init+0x40>)
 8005042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005046:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005048:	2003      	movs	r0, #3
 800504a:	f000 f94f 	bl	80052ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800504e:	200f      	movs	r0, #15
 8005050:	f000 f808 	bl	8005064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005054:	f7ff f8ba 	bl	80041cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	40023c00 	.word	0x40023c00

08005064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800506c:	4b12      	ldr	r3, [pc, #72]	; (80050b8 <HAL_InitTick+0x54>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b12      	ldr	r3, [pc, #72]	; (80050bc <HAL_InitTick+0x58>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	4619      	mov	r1, r3
 8005076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800507a:	fbb3 f3f1 	udiv	r3, r3, r1
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	4618      	mov	r0, r3
 8005084:	f000 f967 	bl	8005356 <HAL_SYSTICK_Config>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e00e      	b.n	80050b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b0f      	cmp	r3, #15
 8005096:	d80a      	bhi.n	80050ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005098:	2200      	movs	r2, #0
 800509a:	6879      	ldr	r1, [r7, #4]
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	f000 f92f 	bl	8005302 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050a4:	4a06      	ldr	r2, [pc, #24]	; (80050c0 <HAL_InitTick+0x5c>)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
 80050ac:	e000      	b.n	80050b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	20000020 	.word	0x20000020
 80050bc:	20000028 	.word	0x20000028
 80050c0:	20000024 	.word	0x20000024

080050c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050c8:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <HAL_IncTick+0x20>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	4b06      	ldr	r3, [pc, #24]	; (80050e8 <HAL_IncTick+0x24>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4413      	add	r3, r2
 80050d4:	4a04      	ldr	r2, [pc, #16]	; (80050e8 <HAL_IncTick+0x24>)
 80050d6:	6013      	str	r3, [r2, #0]
}
 80050d8:	bf00      	nop
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000028 	.word	0x20000028
 80050e8:	20001548 	.word	0x20001548

080050ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return uwTick;
 80050f0:	4b03      	ldr	r3, [pc, #12]	; (8005100 <HAL_GetTick+0x14>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20001548 	.word	0x20001548

08005104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800510c:	f7ff ffee 	bl	80050ec <HAL_GetTick>
 8005110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511c:	d005      	beq.n	800512a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800511e:	4b0a      	ldr	r3, [pc, #40]	; (8005148 <HAL_Delay+0x44>)
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	461a      	mov	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	4413      	add	r3, r2
 8005128:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800512a:	bf00      	nop
 800512c:	f7ff ffde 	bl	80050ec <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	429a      	cmp	r2, r3
 800513a:	d8f7      	bhi.n	800512c <HAL_Delay+0x28>
  {
  }
}
 800513c:	bf00      	nop
 800513e:	bf00      	nop
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20000028 	.word	0x20000028

0800514c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f003 0307 	and.w	r3, r3, #7
 800515a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800515c:	4b0c      	ldr	r3, [pc, #48]	; (8005190 <__NVIC_SetPriorityGrouping+0x44>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005168:	4013      	ands	r3, r2
 800516a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005174:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800517c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800517e:	4a04      	ldr	r2, [pc, #16]	; (8005190 <__NVIC_SetPriorityGrouping+0x44>)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	60d3      	str	r3, [r2, #12]
}
 8005184:	bf00      	nop
 8005186:	3714      	adds	r7, #20
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	e000ed00 	.word	0xe000ed00

08005194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005198:	4b04      	ldr	r3, [pc, #16]	; (80051ac <__NVIC_GetPriorityGrouping+0x18>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	0a1b      	lsrs	r3, r3, #8
 800519e:	f003 0307 	and.w	r3, r3, #7
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	e000ed00 	.word	0xe000ed00

080051b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	db0b      	blt.n	80051da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051c2:	79fb      	ldrb	r3, [r7, #7]
 80051c4:	f003 021f 	and.w	r2, r3, #31
 80051c8:	4907      	ldr	r1, [pc, #28]	; (80051e8 <__NVIC_EnableIRQ+0x38>)
 80051ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ce:	095b      	lsrs	r3, r3, #5
 80051d0:	2001      	movs	r0, #1
 80051d2:	fa00 f202 	lsl.w	r2, r0, r2
 80051d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051da:	bf00      	nop
 80051dc:	370c      	adds	r7, #12
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	e000e100 	.word	0xe000e100

080051ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	6039      	str	r1, [r7, #0]
 80051f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	db0a      	blt.n	8005216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	b2da      	uxtb	r2, r3
 8005204:	490c      	ldr	r1, [pc, #48]	; (8005238 <__NVIC_SetPriority+0x4c>)
 8005206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800520a:	0112      	lsls	r2, r2, #4
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	440b      	add	r3, r1
 8005210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005214:	e00a      	b.n	800522c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	b2da      	uxtb	r2, r3
 800521a:	4908      	ldr	r1, [pc, #32]	; (800523c <__NVIC_SetPriority+0x50>)
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	f003 030f 	and.w	r3, r3, #15
 8005222:	3b04      	subs	r3, #4
 8005224:	0112      	lsls	r2, r2, #4
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	440b      	add	r3, r1
 800522a:	761a      	strb	r2, [r3, #24]
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	e000e100 	.word	0xe000e100
 800523c:	e000ed00 	.word	0xe000ed00

08005240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005240:	b480      	push	{r7}
 8005242:	b089      	sub	sp, #36	; 0x24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 0307 	and.w	r3, r3, #7
 8005252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	f1c3 0307 	rsb	r3, r3, #7
 800525a:	2b04      	cmp	r3, #4
 800525c:	bf28      	it	cs
 800525e:	2304      	movcs	r3, #4
 8005260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	3304      	adds	r3, #4
 8005266:	2b06      	cmp	r3, #6
 8005268:	d902      	bls.n	8005270 <NVIC_EncodePriority+0x30>
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	3b03      	subs	r3, #3
 800526e:	e000      	b.n	8005272 <NVIC_EncodePriority+0x32>
 8005270:	2300      	movs	r3, #0
 8005272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005274:	f04f 32ff 	mov.w	r2, #4294967295
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	fa02 f303 	lsl.w	r3, r2, r3
 800527e:	43da      	mvns	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	401a      	ands	r2, r3
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005288:	f04f 31ff 	mov.w	r1, #4294967295
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	fa01 f303 	lsl.w	r3, r1, r3
 8005292:	43d9      	mvns	r1, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005298:	4313      	orrs	r3, r2
         );
}
 800529a:	4618      	mov	r0, r3
 800529c:	3724      	adds	r7, #36	; 0x24
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
	...

080052a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	3b01      	subs	r3, #1
 80052b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052b8:	d301      	bcc.n	80052be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052ba:	2301      	movs	r3, #1
 80052bc:	e00f      	b.n	80052de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052be:	4a0a      	ldr	r2, [pc, #40]	; (80052e8 <SysTick_Config+0x40>)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052c6:	210f      	movs	r1, #15
 80052c8:	f04f 30ff 	mov.w	r0, #4294967295
 80052cc:	f7ff ff8e 	bl	80051ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <SysTick_Config+0x40>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052d6:	4b04      	ldr	r3, [pc, #16]	; (80052e8 <SysTick_Config+0x40>)
 80052d8:	2207      	movs	r2, #7
 80052da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	e000e010 	.word	0xe000e010

080052ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f7ff ff29 	bl	800514c <__NVIC_SetPriorityGrouping>
}
 80052fa:	bf00      	nop
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005302:	b580      	push	{r7, lr}
 8005304:	b086      	sub	sp, #24
 8005306:	af00      	add	r7, sp, #0
 8005308:	4603      	mov	r3, r0
 800530a:	60b9      	str	r1, [r7, #8]
 800530c:	607a      	str	r2, [r7, #4]
 800530e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005314:	f7ff ff3e 	bl	8005194 <__NVIC_GetPriorityGrouping>
 8005318:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	68b9      	ldr	r1, [r7, #8]
 800531e:	6978      	ldr	r0, [r7, #20]
 8005320:	f7ff ff8e 	bl	8005240 <NVIC_EncodePriority>
 8005324:	4602      	mov	r2, r0
 8005326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800532a:	4611      	mov	r1, r2
 800532c:	4618      	mov	r0, r3
 800532e:	f7ff ff5d 	bl	80051ec <__NVIC_SetPriority>
}
 8005332:	bf00      	nop
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b082      	sub	sp, #8
 800533e:	af00      	add	r7, sp, #0
 8005340:	4603      	mov	r3, r0
 8005342:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff ff31 	bl	80051b0 <__NVIC_EnableIRQ>
}
 800534e:	bf00      	nop
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b082      	sub	sp, #8
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7ff ffa2 	bl	80052a8 <SysTick_Config>
 8005364:	4603      	mov	r3, r0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800537c:	f7ff feb6 	bl	80050ec <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e099      	b.n	80054c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0201 	bic.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053ac:	e00f      	b.n	80053ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80053ae:	f7ff fe9d 	bl	80050ec <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b05      	cmp	r3, #5
 80053ba:	d908      	bls.n	80053ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2203      	movs	r2, #3
 80053c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e078      	b.n	80054c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e8      	bne.n	80053ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4b38      	ldr	r3, [pc, #224]	; (80054c8 <HAL_DMA_Init+0x158>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	2b04      	cmp	r3, #4
 8005426:	d107      	bne.n	8005438 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005430:	4313      	orrs	r3, r2
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	f023 0307 	bic.w	r3, r3, #7
 800544e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	2b04      	cmp	r3, #4
 8005460:	d117      	bne.n	8005492 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00e      	beq.n	8005492 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fa91 	bl	800599c <DMA_CheckFifoParam>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2240      	movs	r2, #64	; 0x40
 8005484:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800548e:	2301      	movs	r3, #1
 8005490:	e016      	b.n	80054c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa48 	bl	8005930 <DMA_CalcBaseAndBitshift>
 80054a0:	4603      	mov	r3, r0
 80054a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054a8:	223f      	movs	r2, #63	; 0x3f
 80054aa:	409a      	lsls	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3718      	adds	r7, #24
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	f010803f 	.word	0xf010803f

080054cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
 80054d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_DMA_Start_IT+0x26>
 80054ee:	2302      	movs	r3, #2
 80054f0:	e040      	b.n	8005574 <HAL_DMA_Start_IT+0xa8>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b01      	cmp	r3, #1
 8005504:	d12f      	bne.n	8005566 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2202      	movs	r2, #2
 800550a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	68b9      	ldr	r1, [r7, #8]
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 f9da 	bl	80058d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005524:	223f      	movs	r2, #63	; 0x3f
 8005526:	409a      	lsls	r2, r3
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0216 	orr.w	r2, r2, #22
 800553a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0208 	orr.w	r2, r2, #8
 8005552:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0201 	orr.w	r2, r2, #1
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	e005      	b.n	8005572 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800556e:	2302      	movs	r3, #2
 8005570:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005572:	7dfb      	ldrb	r3, [r7, #23]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d004      	beq.n	800559a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2280      	movs	r2, #128	; 0x80
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e00c      	b.n	80055b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2205      	movs	r2, #5
 800559e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0201 	bic.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80055cc:	4b8e      	ldr	r3, [pc, #568]	; (8005808 <HAL_DMA_IRQHandler+0x248>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a8e      	ldr	r2, [pc, #568]	; (800580c <HAL_DMA_IRQHandler+0x24c>)
 80055d2:	fba2 2303 	umull	r2, r3, r2, r3
 80055d6:	0a9b      	lsrs	r3, r3, #10
 80055d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ea:	2208      	movs	r2, #8
 80055ec:	409a      	lsls	r2, r3
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4013      	ands	r3, r2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d01a      	beq.n	800562c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b00      	cmp	r3, #0
 8005602:	d013      	beq.n	800562c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0204 	bic.w	r2, r2, #4
 8005612:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005618:	2208      	movs	r2, #8
 800561a:	409a      	lsls	r2, r3
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005624:	f043 0201 	orr.w	r2, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005630:	2201      	movs	r2, #1
 8005632:	409a      	lsls	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4013      	ands	r3, r2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d012      	beq.n	8005662 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00b      	beq.n	8005662 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800564e:	2201      	movs	r2, #1
 8005650:	409a      	lsls	r2, r3
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800565a:	f043 0202 	orr.w	r2, r3, #2
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005666:	2204      	movs	r2, #4
 8005668:	409a      	lsls	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4013      	ands	r3, r2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d012      	beq.n	8005698 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00b      	beq.n	8005698 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005684:	2204      	movs	r2, #4
 8005686:	409a      	lsls	r2, r3
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005690:	f043 0204 	orr.w	r2, r3, #4
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569c:	2210      	movs	r2, #16
 800569e:	409a      	lsls	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4013      	ands	r3, r2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d043      	beq.n	8005730 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d03c      	beq.n	8005730 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ba:	2210      	movs	r2, #16
 80056bc:	409a      	lsls	r2, r3
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d018      	beq.n	8005702 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d108      	bne.n	80056f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d024      	beq.n	8005730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	4798      	blx	r3
 80056ee:	e01f      	b.n	8005730 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01b      	beq.n	8005730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	4798      	blx	r3
 8005700:	e016      	b.n	8005730 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570c:	2b00      	cmp	r3, #0
 800570e:	d107      	bne.n	8005720 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0208 	bic.w	r2, r2, #8
 800571e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d003      	beq.n	8005730 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005734:	2220      	movs	r2, #32
 8005736:	409a      	lsls	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 808f 	beq.w	8005860 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0310 	and.w	r3, r3, #16
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 8087 	beq.w	8005860 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005756:	2220      	movs	r2, #32
 8005758:	409a      	lsls	r2, r3
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b05      	cmp	r3, #5
 8005768:	d136      	bne.n	80057d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f022 0216 	bic.w	r2, r2, #22
 8005778:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695a      	ldr	r2, [r3, #20]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005788:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d103      	bne.n	800579a <HAL_DMA_IRQHandler+0x1da>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005796:	2b00      	cmp	r3, #0
 8005798:	d007      	beq.n	80057aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0208 	bic.w	r2, r2, #8
 80057a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ae:	223f      	movs	r2, #63	; 0x3f
 80057b0:	409a      	lsls	r2, r3
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d07e      	beq.n	80058cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	4798      	blx	r3
        }
        return;
 80057d6:	e079      	b.n	80058cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01d      	beq.n	8005822 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10d      	bne.n	8005810 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d031      	beq.n	8005860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	4798      	blx	r3
 8005804:	e02c      	b.n	8005860 <HAL_DMA_IRQHandler+0x2a0>
 8005806:	bf00      	nop
 8005808:	20000020 	.word	0x20000020
 800580c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005814:	2b00      	cmp	r3, #0
 8005816:	d023      	beq.n	8005860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	4798      	blx	r3
 8005820:	e01e      	b.n	8005860 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10f      	bne.n	8005850 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0210 	bic.w	r2, r2, #16
 800583e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005864:	2b00      	cmp	r3, #0
 8005866:	d032      	beq.n	80058ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	d022      	beq.n	80058ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2205      	movs	r2, #5
 8005878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0201 	bic.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	3301      	adds	r3, #1
 8005890:	60bb      	str	r3, [r7, #8]
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	429a      	cmp	r2, r3
 8005896:	d307      	bcc.n	80058a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1f2      	bne.n	800588c <HAL_DMA_IRQHandler+0x2cc>
 80058a6:	e000      	b.n	80058aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80058a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d005      	beq.n	80058ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	4798      	blx	r3
 80058ca:	e000      	b.n	80058ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80058cc:	bf00      	nop
    }
  }
}
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80058f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b40      	cmp	r3, #64	; 0x40
 8005900:	d108      	bne.n	8005914 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005912:	e007      	b.n	8005924 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68ba      	ldr	r2, [r7, #8]
 800591a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	60da      	str	r2, [r3, #12]
}
 8005924:	bf00      	nop
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	b2db      	uxtb	r3, r3
 800593e:	3b10      	subs	r3, #16
 8005940:	4a14      	ldr	r2, [pc, #80]	; (8005994 <DMA_CalcBaseAndBitshift+0x64>)
 8005942:	fba2 2303 	umull	r2, r3, r2, r3
 8005946:	091b      	lsrs	r3, r3, #4
 8005948:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800594a:	4a13      	ldr	r2, [pc, #76]	; (8005998 <DMA_CalcBaseAndBitshift+0x68>)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	4413      	add	r3, r2
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b03      	cmp	r3, #3
 800595c:	d909      	bls.n	8005972 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005966:	f023 0303 	bic.w	r3, r3, #3
 800596a:	1d1a      	adds	r2, r3, #4
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	659a      	str	r2, [r3, #88]	; 0x58
 8005970:	e007      	b.n	8005982 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800597a:	f023 0303 	bic.w	r3, r3, #3
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005986:	4618      	mov	r0, r3
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	aaaaaaab 	.word	0xaaaaaaab
 8005998:	08015484 	.word	0x08015484

0800599c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d11f      	bne.n	80059f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b03      	cmp	r3, #3
 80059ba:	d856      	bhi.n	8005a6a <DMA_CheckFifoParam+0xce>
 80059bc:	a201      	add	r2, pc, #4	; (adr r2, 80059c4 <DMA_CheckFifoParam+0x28>)
 80059be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c2:	bf00      	nop
 80059c4:	080059d5 	.word	0x080059d5
 80059c8:	080059e7 	.word	0x080059e7
 80059cc:	080059d5 	.word	0x080059d5
 80059d0:	08005a6b 	.word	0x08005a6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d046      	beq.n	8005a6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059e4:	e043      	b.n	8005a6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80059ee:	d140      	bne.n	8005a72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059f4:	e03d      	b.n	8005a72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059fe:	d121      	bne.n	8005a44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d837      	bhi.n	8005a76 <DMA_CheckFifoParam+0xda>
 8005a06:	a201      	add	r2, pc, #4	; (adr r2, 8005a0c <DMA_CheckFifoParam+0x70>)
 8005a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0c:	08005a1d 	.word	0x08005a1d
 8005a10:	08005a23 	.word	0x08005a23
 8005a14:	08005a1d 	.word	0x08005a1d
 8005a18:	08005a35 	.word	0x08005a35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005a20:	e030      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d025      	beq.n	8005a7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a32:	e022      	b.n	8005a7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a3c:	d11f      	bne.n	8005a7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005a42:	e01c      	b.n	8005a7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d903      	bls.n	8005a52 <DMA_CheckFifoParam+0xb6>
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	d003      	beq.n	8005a58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005a50:	e018      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	73fb      	strb	r3, [r7, #15]
      break;
 8005a56:	e015      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00e      	beq.n	8005a82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	73fb      	strb	r3, [r7, #15]
      break;
 8005a68:	e00b      	b.n	8005a82 <DMA_CheckFifoParam+0xe6>
      break;
 8005a6a:	bf00      	nop
 8005a6c:	e00a      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;
 8005a6e:	bf00      	nop
 8005a70:	e008      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;
 8005a72:	bf00      	nop
 8005a74:	e006      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;
 8005a76:	bf00      	nop
 8005a78:	e004      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;
 8005a7a:	bf00      	nop
 8005a7c:	e002      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;   
 8005a7e:	bf00      	nop
 8005a80:	e000      	b.n	8005a84 <DMA_CheckFifoParam+0xe8>
      break;
 8005a82:	bf00      	nop
    }
  } 
  
  return status; 
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop

08005a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b089      	sub	sp, #36	; 0x24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61fb      	str	r3, [r7, #28]
 8005aae:	e16b      	b.n	8005d88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	f040 815a 	bne.w	8005d82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f003 0303 	and.w	r3, r3, #3
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d005      	beq.n	8005ae6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d130      	bne.n	8005b48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	2203      	movs	r2, #3
 8005af2:	fa02 f303 	lsl.w	r3, r2, r3
 8005af6:	43db      	mvns	r3, r3
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	4013      	ands	r3, r2
 8005afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	68da      	ldr	r2, [r3, #12]
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	43db      	mvns	r3, r3
 8005b26:	69ba      	ldr	r2, [r7, #24]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	091b      	lsrs	r3, r3, #4
 8005b32:	f003 0201 	and.w	r2, r3, #1
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3c:	69ba      	ldr	r2, [r7, #24]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d017      	beq.n	8005b84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	2203      	movs	r2, #3
 8005b60:	fa02 f303 	lsl.w	r3, r2, r3
 8005b64:	43db      	mvns	r3, r3
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	fa02 f303 	lsl.w	r3, r2, r3
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f003 0303 	and.w	r3, r3, #3
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d123      	bne.n	8005bd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	08da      	lsrs	r2, r3, #3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3208      	adds	r2, #8
 8005b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	f003 0307 	and.w	r3, r3, #7
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	220f      	movs	r2, #15
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	43db      	mvns	r3, r3
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	08da      	lsrs	r2, r3, #3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	3208      	adds	r2, #8
 8005bd2:	69b9      	ldr	r1, [r7, #24]
 8005bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	005b      	lsls	r3, r3, #1
 8005be2:	2203      	movs	r2, #3
 8005be4:	fa02 f303 	lsl.w	r3, r2, r3
 8005be8:	43db      	mvns	r3, r3
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	4013      	ands	r3, r2
 8005bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f003 0203 	and.w	r2, r3, #3
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f000 80b4 	beq.w	8005d82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60fb      	str	r3, [r7, #12]
 8005c1e:	4b60      	ldr	r3, [pc, #384]	; (8005da0 <HAL_GPIO_Init+0x30c>)
 8005c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c22:	4a5f      	ldr	r2, [pc, #380]	; (8005da0 <HAL_GPIO_Init+0x30c>)
 8005c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c28:	6453      	str	r3, [r2, #68]	; 0x44
 8005c2a:	4b5d      	ldr	r3, [pc, #372]	; (8005da0 <HAL_GPIO_Init+0x30c>)
 8005c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c32:	60fb      	str	r3, [r7, #12]
 8005c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c36:	4a5b      	ldr	r2, [pc, #364]	; (8005da4 <HAL_GPIO_Init+0x310>)
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	089b      	lsrs	r3, r3, #2
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	220f      	movs	r2, #15
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43db      	mvns	r3, r3
 8005c54:	69ba      	ldr	r2, [r7, #24]
 8005c56:	4013      	ands	r3, r2
 8005c58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a52      	ldr	r2, [pc, #328]	; (8005da8 <HAL_GPIO_Init+0x314>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d02b      	beq.n	8005cba <HAL_GPIO_Init+0x226>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a51      	ldr	r2, [pc, #324]	; (8005dac <HAL_GPIO_Init+0x318>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d025      	beq.n	8005cb6 <HAL_GPIO_Init+0x222>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a50      	ldr	r2, [pc, #320]	; (8005db0 <HAL_GPIO_Init+0x31c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d01f      	beq.n	8005cb2 <HAL_GPIO_Init+0x21e>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a4f      	ldr	r2, [pc, #316]	; (8005db4 <HAL_GPIO_Init+0x320>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d019      	beq.n	8005cae <HAL_GPIO_Init+0x21a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a4e      	ldr	r2, [pc, #312]	; (8005db8 <HAL_GPIO_Init+0x324>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d013      	beq.n	8005caa <HAL_GPIO_Init+0x216>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a4d      	ldr	r2, [pc, #308]	; (8005dbc <HAL_GPIO_Init+0x328>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00d      	beq.n	8005ca6 <HAL_GPIO_Init+0x212>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a4c      	ldr	r2, [pc, #304]	; (8005dc0 <HAL_GPIO_Init+0x32c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d007      	beq.n	8005ca2 <HAL_GPIO_Init+0x20e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a4b      	ldr	r2, [pc, #300]	; (8005dc4 <HAL_GPIO_Init+0x330>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d101      	bne.n	8005c9e <HAL_GPIO_Init+0x20a>
 8005c9a:	2307      	movs	r3, #7
 8005c9c:	e00e      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005c9e:	2308      	movs	r3, #8
 8005ca0:	e00c      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005ca2:	2306      	movs	r3, #6
 8005ca4:	e00a      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005ca6:	2305      	movs	r3, #5
 8005ca8:	e008      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005caa:	2304      	movs	r3, #4
 8005cac:	e006      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e004      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e002      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e000      	b.n	8005cbc <HAL_GPIO_Init+0x228>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	69fa      	ldr	r2, [r7, #28]
 8005cbe:	f002 0203 	and.w	r2, r2, #3
 8005cc2:	0092      	lsls	r2, r2, #2
 8005cc4:	4093      	lsls	r3, r2
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ccc:	4935      	ldr	r1, [pc, #212]	; (8005da4 <HAL_GPIO_Init+0x310>)
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	089b      	lsrs	r3, r3, #2
 8005cd2:	3302      	adds	r3, #2
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005cda:	4b3b      	ldr	r3, [pc, #236]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	43db      	mvns	r3, r3
 8005ce4:	69ba      	ldr	r2, [r7, #24]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005cf6:	69ba      	ldr	r2, [r7, #24]
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005cfe:	4a32      	ldr	r2, [pc, #200]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d04:	4b30      	ldr	r3, [pc, #192]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4013      	ands	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d003      	beq.n	8005d28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d28:	4a27      	ldr	r2, [pc, #156]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d2e:	4b26      	ldr	r3, [pc, #152]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	43db      	mvns	r3, r3
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d52:	4a1d      	ldr	r2, [pc, #116]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d58:	4b1b      	ldr	r3, [pc, #108]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	43db      	mvns	r3, r3
 8005d62:	69ba      	ldr	r2, [r7, #24]
 8005d64:	4013      	ands	r3, r2
 8005d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d003      	beq.n	8005d7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d74:	69ba      	ldr	r2, [r7, #24]
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d7c:	4a12      	ldr	r2, [pc, #72]	; (8005dc8 <HAL_GPIO_Init+0x334>)
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	3301      	adds	r3, #1
 8005d86:	61fb      	str	r3, [r7, #28]
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	2b0f      	cmp	r3, #15
 8005d8c:	f67f ae90 	bls.w	8005ab0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d90:	bf00      	nop
 8005d92:	bf00      	nop
 8005d94:	3724      	adds	r7, #36	; 0x24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	40023800 	.word	0x40023800
 8005da4:	40013800 	.word	0x40013800
 8005da8:	40020000 	.word	0x40020000
 8005dac:	40020400 	.word	0x40020400
 8005db0:	40020800 	.word	0x40020800
 8005db4:	40020c00 	.word	0x40020c00
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	40021400 	.word	0x40021400
 8005dc0:	40021800 	.word	0x40021800
 8005dc4:	40021c00 	.word	0x40021c00
 8005dc8:	40013c00 	.word	0x40013c00

08005dcc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005de2:	2300      	movs	r3, #0
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	e0cd      	b.n	8005f84 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005de8:	2201      	movs	r2, #1
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	4013      	ands	r3, r2
 8005df8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	f040 80bd 	bne.w	8005f7e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005e04:	4a65      	ldr	r2, [pc, #404]	; (8005f9c <HAL_GPIO_DeInit+0x1d0>)
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	089b      	lsrs	r3, r3, #2
 8005e0a:	3302      	adds	r3, #2
 8005e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e10:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f003 0303 	and.w	r3, r3, #3
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	220f      	movs	r2, #15
 8005e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	4013      	ands	r3, r2
 8005e24:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a5d      	ldr	r2, [pc, #372]	; (8005fa0 <HAL_GPIO_DeInit+0x1d4>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d02b      	beq.n	8005e86 <HAL_GPIO_DeInit+0xba>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a5c      	ldr	r2, [pc, #368]	; (8005fa4 <HAL_GPIO_DeInit+0x1d8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d025      	beq.n	8005e82 <HAL_GPIO_DeInit+0xb6>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a5b      	ldr	r2, [pc, #364]	; (8005fa8 <HAL_GPIO_DeInit+0x1dc>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d01f      	beq.n	8005e7e <HAL_GPIO_DeInit+0xb2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a5a      	ldr	r2, [pc, #360]	; (8005fac <HAL_GPIO_DeInit+0x1e0>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d019      	beq.n	8005e7a <HAL_GPIO_DeInit+0xae>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a59      	ldr	r2, [pc, #356]	; (8005fb0 <HAL_GPIO_DeInit+0x1e4>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d013      	beq.n	8005e76 <HAL_GPIO_DeInit+0xaa>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a58      	ldr	r2, [pc, #352]	; (8005fb4 <HAL_GPIO_DeInit+0x1e8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00d      	beq.n	8005e72 <HAL_GPIO_DeInit+0xa6>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a57      	ldr	r2, [pc, #348]	; (8005fb8 <HAL_GPIO_DeInit+0x1ec>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d007      	beq.n	8005e6e <HAL_GPIO_DeInit+0xa2>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a56      	ldr	r2, [pc, #344]	; (8005fbc <HAL_GPIO_DeInit+0x1f0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d101      	bne.n	8005e6a <HAL_GPIO_DeInit+0x9e>
 8005e66:	2307      	movs	r3, #7
 8005e68:	e00e      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e6a:	2308      	movs	r3, #8
 8005e6c:	e00c      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e6e:	2306      	movs	r3, #6
 8005e70:	e00a      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e72:	2305      	movs	r3, #5
 8005e74:	e008      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e76:	2304      	movs	r3, #4
 8005e78:	e006      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e004      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e7e:	2302      	movs	r3, #2
 8005e80:	e002      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e000      	b.n	8005e88 <HAL_GPIO_DeInit+0xbc>
 8005e86:	2300      	movs	r3, #0
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	f002 0203 	and.w	r2, r2, #3
 8005e8e:	0092      	lsls	r2, r2, #2
 8005e90:	4093      	lsls	r3, r2
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d132      	bne.n	8005efe <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005e98:	4b49      	ldr	r3, [pc, #292]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	43db      	mvns	r3, r3
 8005ea0:	4947      	ldr	r1, [pc, #284]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005ea6:	4b46      	ldr	r3, [pc, #280]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	43db      	mvns	r3, r3
 8005eae:	4944      	ldr	r1, [pc, #272]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005eb4:	4b42      	ldr	r3, [pc, #264]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005eb6:	68da      	ldr	r2, [r3, #12]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	4940      	ldr	r1, [pc, #256]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005ec2:	4b3f      	ldr	r3, [pc, #252]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	43db      	mvns	r3, r3
 8005eca:	493d      	ldr	r1, [pc, #244]	; (8005fc0 <HAL_GPIO_DeInit+0x1f4>)
 8005ecc:	4013      	ands	r3, r2
 8005ece:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f003 0303 	and.w	r3, r3, #3
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	220f      	movs	r2, #15
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
 8005ede:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005ee0:	4a2e      	ldr	r2, [pc, #184]	; (8005f9c <HAL_GPIO_DeInit+0x1d0>)
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	089b      	lsrs	r3, r3, #2
 8005ee6:	3302      	adds	r3, #2
 8005ee8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	43da      	mvns	r2, r3
 8005ef0:	482a      	ldr	r0, [pc, #168]	; (8005f9c <HAL_GPIO_DeInit+0x1d0>)
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	089b      	lsrs	r3, r3, #2
 8005ef6:	400a      	ands	r2, r1
 8005ef8:	3302      	adds	r3, #2
 8005efa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	2103      	movs	r1, #3
 8005f08:	fa01 f303 	lsl.w	r3, r1, r3
 8005f0c:	43db      	mvns	r3, r3
 8005f0e:	401a      	ands	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	08da      	lsrs	r2, r3, #3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	3208      	adds	r2, #8
 8005f1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	220f      	movs	r2, #15
 8005f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2e:	43db      	mvns	r3, r3
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	08d2      	lsrs	r2, r2, #3
 8005f34:	4019      	ands	r1, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	3208      	adds	r2, #8
 8005f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	2103      	movs	r1, #3
 8005f48:	fa01 f303 	lsl.w	r3, r1, r3
 8005f4c:	43db      	mvns	r3, r3
 8005f4e:	401a      	ands	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	2101      	movs	r1, #1
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f60:	43db      	mvns	r3, r3
 8005f62:	401a      	ands	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	005b      	lsls	r3, r3, #1
 8005f70:	2103      	movs	r1, #3
 8005f72:	fa01 f303 	lsl.w	r3, r1, r3
 8005f76:	43db      	mvns	r3, r3
 8005f78:	401a      	ands	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	3301      	adds	r3, #1
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	2b0f      	cmp	r3, #15
 8005f88:	f67f af2e 	bls.w	8005de8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005f8c:	bf00      	nop
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40013800 	.word	0x40013800
 8005fa0:	40020000 	.word	0x40020000
 8005fa4:	40020400 	.word	0x40020400
 8005fa8:	40020800 	.word	0x40020800
 8005fac:	40020c00 	.word	0x40020c00
 8005fb0:	40021000 	.word	0x40021000
 8005fb4:	40021400 	.word	0x40021400
 8005fb8:	40021800 	.word	0x40021800
 8005fbc:	40021c00 	.word	0x40021c00
 8005fc0:	40013c00 	.word	0x40013c00

08005fc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	460b      	mov	r3, r1
 8005fce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	887b      	ldrh	r3, [r7, #2]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	73fb      	strb	r3, [r7, #15]
 8005fe0:	e001      	b.n	8005fe6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	807b      	strh	r3, [r7, #2]
 8006000:	4613      	mov	r3, r2
 8006002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006004:	787b      	ldrb	r3, [r7, #1]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800600a:	887a      	ldrh	r2, [r7, #2]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006010:	e003      	b.n	800601a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006012:	887b      	ldrh	r3, [r7, #2]
 8006014:	041a      	lsls	r2, r3, #16
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	619a      	str	r2, [r3, #24]
}
 800601a:	bf00      	nop
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
	...

08006028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e12b      	b.n	8006292 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d106      	bne.n	8006054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7fe f8e4 	bl	800421c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2224      	movs	r2, #36	; 0x24
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0201 	bic.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800607a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800608a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800608c:	f002 fa58 	bl	8008540 <HAL_RCC_GetPCLK1Freq>
 8006090:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	4a81      	ldr	r2, [pc, #516]	; (800629c <HAL_I2C_Init+0x274>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d807      	bhi.n	80060ac <HAL_I2C_Init+0x84>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4a80      	ldr	r2, [pc, #512]	; (80062a0 <HAL_I2C_Init+0x278>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	bf94      	ite	ls
 80060a4:	2301      	movls	r3, #1
 80060a6:	2300      	movhi	r3, #0
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	e006      	b.n	80060ba <HAL_I2C_Init+0x92>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4a7d      	ldr	r2, [pc, #500]	; (80062a4 <HAL_I2C_Init+0x27c>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	bf94      	ite	ls
 80060b4:	2301      	movls	r3, #1
 80060b6:	2300      	movhi	r3, #0
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e0e7      	b.n	8006292 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	4a78      	ldr	r2, [pc, #480]	; (80062a8 <HAL_I2C_Init+0x280>)
 80060c6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ca:	0c9b      	lsrs	r3, r3, #18
 80060cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a6a      	ldr	r2, [pc, #424]	; (800629c <HAL_I2C_Init+0x274>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d802      	bhi.n	80060fc <HAL_I2C_Init+0xd4>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	3301      	adds	r3, #1
 80060fa:	e009      	b.n	8006110 <HAL_I2C_Init+0xe8>
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	4a69      	ldr	r2, [pc, #420]	; (80062ac <HAL_I2C_Init+0x284>)
 8006108:	fba2 2303 	umull	r2, r3, r2, r3
 800610c:	099b      	lsrs	r3, r3, #6
 800610e:	3301      	adds	r3, #1
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6812      	ldr	r2, [r2, #0]
 8006114:	430b      	orrs	r3, r1
 8006116:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006122:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	495c      	ldr	r1, [pc, #368]	; (800629c <HAL_I2C_Init+0x274>)
 800612c:	428b      	cmp	r3, r1
 800612e:	d819      	bhi.n	8006164 <HAL_I2C_Init+0x13c>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	1e59      	subs	r1, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	fbb1 f3f3 	udiv	r3, r1, r3
 800613e:	1c59      	adds	r1, r3, #1
 8006140:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006144:	400b      	ands	r3, r1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <HAL_I2C_Init+0x138>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	1e59      	subs	r1, r3, #1
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	005b      	lsls	r3, r3, #1
 8006154:	fbb1 f3f3 	udiv	r3, r1, r3
 8006158:	3301      	adds	r3, #1
 800615a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800615e:	e051      	b.n	8006204 <HAL_I2C_Init+0x1dc>
 8006160:	2304      	movs	r3, #4
 8006162:	e04f      	b.n	8006204 <HAL_I2C_Init+0x1dc>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d111      	bne.n	8006190 <HAL_I2C_Init+0x168>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	1e58      	subs	r0, r3, #1
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6859      	ldr	r1, [r3, #4]
 8006174:	460b      	mov	r3, r1
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	440b      	add	r3, r1
 800617a:	fbb0 f3f3 	udiv	r3, r0, r3
 800617e:	3301      	adds	r3, #1
 8006180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006184:	2b00      	cmp	r3, #0
 8006186:	bf0c      	ite	eq
 8006188:	2301      	moveq	r3, #1
 800618a:	2300      	movne	r3, #0
 800618c:	b2db      	uxtb	r3, r3
 800618e:	e012      	b.n	80061b6 <HAL_I2C_Init+0x18e>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	1e58      	subs	r0, r3, #1
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6859      	ldr	r1, [r3, #4]
 8006198:	460b      	mov	r3, r1
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	440b      	add	r3, r1
 800619e:	0099      	lsls	r1, r3, #2
 80061a0:	440b      	add	r3, r1
 80061a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061a6:	3301      	adds	r3, #1
 80061a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bf0c      	ite	eq
 80061b0:	2301      	moveq	r3, #1
 80061b2:	2300      	movne	r3, #0
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <HAL_I2C_Init+0x196>
 80061ba:	2301      	movs	r3, #1
 80061bc:	e022      	b.n	8006204 <HAL_I2C_Init+0x1dc>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10e      	bne.n	80061e4 <HAL_I2C_Init+0x1bc>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	1e58      	subs	r0, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6859      	ldr	r1, [r3, #4]
 80061ce:	460b      	mov	r3, r1
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	440b      	add	r3, r1
 80061d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80061d8:	3301      	adds	r3, #1
 80061da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061e2:	e00f      	b.n	8006204 <HAL_I2C_Init+0x1dc>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	1e58      	subs	r0, r3, #1
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6859      	ldr	r1, [r3, #4]
 80061ec:	460b      	mov	r3, r1
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	440b      	add	r3, r1
 80061f2:	0099      	lsls	r1, r3, #2
 80061f4:	440b      	add	r3, r1
 80061f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80061fa:	3301      	adds	r3, #1
 80061fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006200:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006204:	6879      	ldr	r1, [r7, #4]
 8006206:	6809      	ldr	r1, [r1, #0]
 8006208:	4313      	orrs	r3, r2
 800620a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69da      	ldr	r2, [r3, #28]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	431a      	orrs	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006232:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	6911      	ldr	r1, [r2, #16]
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	68d2      	ldr	r2, [r2, #12]
 800623e:	4311      	orrs	r1, r2
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	6812      	ldr	r2, [r2, #0]
 8006244:	430b      	orrs	r3, r1
 8006246:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	695a      	ldr	r2, [r3, #20]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f042 0201 	orr.w	r2, r2, #1
 8006272:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2220      	movs	r2, #32
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	000186a0 	.word	0x000186a0
 80062a0:	001e847f 	.word	0x001e847f
 80062a4:	003d08ff 	.word	0x003d08ff
 80062a8:	431bde83 	.word	0x431bde83
 80062ac:	10624dd3 	.word	0x10624dd3

080062b0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e021      	b.n	8006306 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2224      	movs	r2, #36	; 0x24
 80062c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0201 	bic.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fd ffe6 	bl	80042ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
	...

08006310 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af02      	add	r7, sp, #8
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	607a      	str	r2, [r7, #4]
 800631a:	461a      	mov	r2, r3
 800631c:	460b      	mov	r3, r1
 800631e:	817b      	strh	r3, [r7, #10]
 8006320:	4613      	mov	r3, r2
 8006322:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006324:	f7fe fee2 	bl	80050ec <HAL_GetTick>
 8006328:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b20      	cmp	r3, #32
 8006334:	f040 80e0 	bne.w	80064f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	2319      	movs	r3, #25
 800633e:	2201      	movs	r2, #1
 8006340:	4970      	ldr	r1, [pc, #448]	; (8006504 <HAL_I2C_Master_Transmit+0x1f4>)
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f001 fa56 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800634e:	2302      	movs	r3, #2
 8006350:	e0d3      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006358:	2b01      	cmp	r3, #1
 800635a:	d101      	bne.n	8006360 <HAL_I2C_Master_Transmit+0x50>
 800635c:	2302      	movs	r3, #2
 800635e:	e0cc      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b01      	cmp	r3, #1
 8006374:	d007      	beq.n	8006386 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f042 0201 	orr.w	r2, r2, #1
 8006384:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006394:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2221      	movs	r2, #33	; 0x21
 800639a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2210      	movs	r2, #16
 80063a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	893a      	ldrh	r2, [r7, #8]
 80063b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063bc:	b29a      	uxth	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	4a50      	ldr	r2, [pc, #320]	; (8006508 <HAL_I2C_Master_Transmit+0x1f8>)
 80063c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80063c8:	8979      	ldrh	r1, [r7, #10]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	6a3a      	ldr	r2, [r7, #32]
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f000 ff42 	bl	8007258 <I2C_MasterRequestWrite>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e08d      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063de:	2300      	movs	r3, #0
 80063e0:	613b      	str	r3, [r7, #16]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	613b      	str	r3, [r7, #16]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	613b      	str	r3, [r7, #16]
 80063f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80063f4:	e066      	b.n	80064c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	6a39      	ldr	r1, [r7, #32]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f001 fb14 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00d      	beq.n	8006422 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	2b04      	cmp	r3, #4
 800640c:	d107      	bne.n	800641e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800641c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e06b      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006426:	781a      	ldrb	r2, [r3, #0]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	1c5a      	adds	r2, r3, #1
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800643c:	b29b      	uxth	r3, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	b29a      	uxth	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800644a:	3b01      	subs	r3, #1
 800644c:	b29a      	uxth	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	f003 0304 	and.w	r3, r3, #4
 800645c:	2b04      	cmp	r3, #4
 800645e:	d11b      	bne.n	8006498 <HAL_I2C_Master_Transmit+0x188>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006464:	2b00      	cmp	r3, #0
 8006466:	d017      	beq.n	8006498 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646c:	781a      	ldrb	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006482:	b29b      	uxth	r3, r3
 8006484:	3b01      	subs	r3, #1
 8006486:	b29a      	uxth	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006490:	3b01      	subs	r3, #1
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	6a39      	ldr	r1, [r7, #32]
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f001 fb0b 	bl	8007ab8 <I2C_WaitOnBTFFlagUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00d      	beq.n	80064c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d107      	bne.n	80064c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e01a      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d194      	bne.n	80063f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2220      	movs	r2, #32
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	e000      	b.n	80064fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80064f8:	2302      	movs	r3, #2
  }
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3718      	adds	r7, #24
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	00100002 	.word	0x00100002
 8006508:	ffff0000 	.word	0xffff0000

0800650c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b08c      	sub	sp, #48	; 0x30
 8006510:	af02      	add	r7, sp, #8
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	607a      	str	r2, [r7, #4]
 8006516:	461a      	mov	r2, r3
 8006518:	460b      	mov	r3, r1
 800651a:	817b      	strh	r3, [r7, #10]
 800651c:	4613      	mov	r3, r2
 800651e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006520:	f7fe fde4 	bl	80050ec <HAL_GetTick>
 8006524:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b20      	cmp	r3, #32
 8006530:	f040 8217 	bne.w	8006962 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006536:	9300      	str	r3, [sp, #0]
 8006538:	2319      	movs	r3, #25
 800653a:	2201      	movs	r2, #1
 800653c:	497c      	ldr	r1, [pc, #496]	; (8006730 <HAL_I2C_Master_Receive+0x224>)
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f001 f958 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d001      	beq.n	800654e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800654a:	2302      	movs	r3, #2
 800654c:	e20a      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006554:	2b01      	cmp	r3, #1
 8006556:	d101      	bne.n	800655c <HAL_I2C_Master_Receive+0x50>
 8006558:	2302      	movs	r3, #2
 800655a:	e203      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b01      	cmp	r3, #1
 8006570:	d007      	beq.n	8006582 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006590:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2222      	movs	r2, #34	; 0x22
 8006596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2210      	movs	r2, #16
 800659e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	893a      	ldrh	r2, [r7, #8]
 80065b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	4a5c      	ldr	r2, [pc, #368]	; (8006734 <HAL_I2C_Master_Receive+0x228>)
 80065c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80065c4:	8979      	ldrh	r1, [r7, #10]
 80065c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 fec6 	bl	800735c <I2C_MasterRequestRead>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d001      	beq.n	80065da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e1c4      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d113      	bne.n	800660a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e2:	2300      	movs	r3, #0
 80065e4:	623b      	str	r3, [r7, #32]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	623b      	str	r3, [r7, #32]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	623b      	str	r3, [r7, #32]
 80065f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	e198      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800660e:	2b01      	cmp	r3, #1
 8006610:	d11b      	bne.n	800664a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006622:	2300      	movs	r3, #0
 8006624:	61fb      	str	r3, [r7, #28]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	61fb      	str	r3, [r7, #28]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	61fb      	str	r3, [r7, #28]
 8006636:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006646:	601a      	str	r2, [r3, #0]
 8006648:	e178      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664e:	2b02      	cmp	r3, #2
 8006650:	d11b      	bne.n	800668a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006660:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006672:	2300      	movs	r3, #0
 8006674:	61bb      	str	r3, [r7, #24]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	61bb      	str	r3, [r7, #24]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	61bb      	str	r3, [r7, #24]
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	e158      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006698:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800669a:	2300      	movs	r3, #0
 800669c:	617b      	str	r3, [r7, #20]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	617b      	str	r3, [r7, #20]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	617b      	str	r3, [r7, #20]
 80066ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80066b0:	e144      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b6:	2b03      	cmp	r3, #3
 80066b8:	f200 80f1 	bhi.w	800689e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d123      	bne.n	800670c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f001 fa3d 	bl	8007b48 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e145      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	691a      	ldr	r2, [r3, #16]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ea:	1c5a      	adds	r2, r3, #1
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006700:	b29b      	uxth	r3, r3
 8006702:	3b01      	subs	r3, #1
 8006704:	b29a      	uxth	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	855a      	strh	r2, [r3, #42]	; 0x2a
 800670a:	e117      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006710:	2b02      	cmp	r3, #2
 8006712:	d14e      	bne.n	80067b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671a:	2200      	movs	r2, #0
 800671c:	4906      	ldr	r1, [pc, #24]	; (8006738 <HAL_I2C_Master_Receive+0x22c>)
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f001 f868 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d008      	beq.n	800673c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e11a      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
 800672e:	bf00      	nop
 8006730:	00100002 	.word	0x00100002
 8006734:	ffff0000 	.word	0xffff0000
 8006738:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800674a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	691a      	ldr	r2, [r3, #16]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675e:	1c5a      	adds	r2, r3, #1
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	b29a      	uxth	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006788:	b2d2      	uxtb	r2, r2
 800678a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679a:	3b01      	subs	r3, #1
 800679c:	b29a      	uxth	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067b0:	e0c4      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b8:	2200      	movs	r2, #0
 80067ba:	496c      	ldr	r1, [pc, #432]	; (800696c <HAL_I2C_Master_Receive+0x460>)
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f001 f819 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e0cb      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691a      	ldr	r2, [r3, #16]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e6:	b2d2      	uxtb	r2, r2
 80067e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ee:	1c5a      	adds	r2, r3, #1
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800680e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006814:	2200      	movs	r2, #0
 8006816:	4955      	ldr	r1, [pc, #340]	; (800696c <HAL_I2C_Master_Receive+0x460>)
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f000 ffeb 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e09d      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691a      	ldr	r2, [r3, #16]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006842:	b2d2      	uxtb	r2, r2
 8006844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	1c5a      	adds	r2, r3, #1
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006854:	3b01      	subs	r3, #1
 8006856:	b29a      	uxth	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006860:	b29b      	uxth	r3, r3
 8006862:	3b01      	subs	r3, #1
 8006864:	b29a      	uxth	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006886:	3b01      	subs	r3, #1
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800689c:	e04e      	b.n	800693c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800689e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f001 f950 	bl	8007b48 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e058      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	691a      	ldr	r2, [r3, #16]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	b2d2      	uxtb	r2, r2
 80068be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ce:	3b01      	subs	r3, #1
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068da:	b29b      	uxth	r3, r3
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	f003 0304 	and.w	r3, r3, #4
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d124      	bne.n	800693c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	d107      	bne.n	800690a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006908:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	691a      	ldr	r2, [r3, #16]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	b2d2      	uxtb	r2, r2
 8006916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006932:	b29b      	uxth	r3, r3
 8006934:	3b01      	subs	r3, #1
 8006936:	b29a      	uxth	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006940:	2b00      	cmp	r3, #0
 8006942:	f47f aeb6 	bne.w	80066b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2220      	movs	r2, #32
 800694a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800695e:	2300      	movs	r3, #0
 8006960:	e000      	b.n	8006964 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006962:	2302      	movs	r3, #2
  }
}
 8006964:	4618      	mov	r0, r3
 8006966:	3728      	adds	r7, #40	; 0x28
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	00010004 	.word	0x00010004

08006970 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b088      	sub	sp, #32
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	4608      	mov	r0, r1
 800697a:	4611      	mov	r1, r2
 800697c:	461a      	mov	r2, r3
 800697e:	4603      	mov	r3, r0
 8006980:	817b      	strh	r3, [r7, #10]
 8006982:	460b      	mov	r3, r1
 8006984:	813b      	strh	r3, [r7, #8]
 8006986:	4613      	mov	r3, r2
 8006988:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800698a:	f7fe fbaf 	bl	80050ec <HAL_GetTick>
 800698e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b20      	cmp	r3, #32
 800699a:	f040 80d9 	bne.w	8006b50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	2319      	movs	r3, #25
 80069a4:	2201      	movs	r2, #1
 80069a6:	496d      	ldr	r1, [pc, #436]	; (8006b5c <HAL_I2C_Mem_Write+0x1ec>)
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f000 ff23 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069b4:	2302      	movs	r3, #2
 80069b6:	e0cc      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_I2C_Mem_Write+0x56>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e0c5      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d007      	beq.n	80069ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f042 0201 	orr.w	r2, r2, #1
 80069ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2221      	movs	r2, #33	; 0x21
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2240      	movs	r2, #64	; 0x40
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4a4d      	ldr	r2, [pc, #308]	; (8006b60 <HAL_I2C_Mem_Write+0x1f0>)
 8006a2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a2e:	88f8      	ldrh	r0, [r7, #6]
 8006a30:	893a      	ldrh	r2, [r7, #8]
 8006a32:	8979      	ldrh	r1, [r7, #10]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	9300      	str	r3, [sp, #0]
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 fd5a 	bl	80074f8 <I2C_RequestMemoryWrite>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d052      	beq.n	8006af0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e081      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f000 ffe8 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00d      	beq.n	8006a7a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d107      	bne.n	8006a76 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e06b      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7e:	781a      	ldrb	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	f003 0304 	and.w	r3, r3, #4
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	d11b      	bne.n	8006af0 <HAL_I2C_Mem_Write+0x180>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d017      	beq.n	8006af0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	781a      	ldrb	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ada:	3b01      	subs	r3, #1
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1aa      	bne.n	8006a4e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 ffdb 	bl	8007ab8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00d      	beq.n	8006b24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	d107      	bne.n	8006b20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e016      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	e000      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b50:	2302      	movs	r3, #2
  }
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	00100002 	.word	0x00100002
 8006b60:	ffff0000 	.word	0xffff0000

08006b64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b08c      	sub	sp, #48	; 0x30
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	4611      	mov	r1, r2
 8006b70:	461a      	mov	r2, r3
 8006b72:	4603      	mov	r3, r0
 8006b74:	817b      	strh	r3, [r7, #10]
 8006b76:	460b      	mov	r3, r1
 8006b78:	813b      	strh	r3, [r7, #8]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b7e:	f7fe fab5 	bl	80050ec <HAL_GetTick>
 8006b82:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b20      	cmp	r3, #32
 8006b8e:	f040 8214 	bne.w	8006fba <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	2319      	movs	r3, #25
 8006b98:	2201      	movs	r2, #1
 8006b9a:	497b      	ldr	r1, [pc, #492]	; (8006d88 <HAL_I2C_Mem_Read+0x224>)
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fe29 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d001      	beq.n	8006bac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006ba8:	2302      	movs	r3, #2
 8006baa:	e207      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d101      	bne.n	8006bba <HAL_I2C_Mem_Read+0x56>
 8006bb6:	2302      	movs	r3, #2
 8006bb8:	e200      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d007      	beq.n	8006be0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0201 	orr.w	r2, r2, #1
 8006bde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2222      	movs	r2, #34	; 0x22
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2240      	movs	r2, #64	; 0x40
 8006bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006c10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	4a5b      	ldr	r2, [pc, #364]	; (8006d8c <HAL_I2C_Mem_Read+0x228>)
 8006c20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c22:	88f8      	ldrh	r0, [r7, #6]
 8006c24:	893a      	ldrh	r2, [r7, #8]
 8006c26:	8979      	ldrh	r1, [r7, #10]
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	9301      	str	r3, [sp, #4]
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	4603      	mov	r3, r0
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 fcf6 	bl	8007624 <I2C_RequestMemoryRead>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e1bc      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d113      	bne.n	8006c72 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	623b      	str	r3, [r7, #32]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	695b      	ldr	r3, [r3, #20]
 8006c54:	623b      	str	r3, [r7, #32]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	623b      	str	r3, [r7, #32]
 8006c5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	e190      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d11b      	bne.n	8006cb2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	61fb      	str	r3, [r7, #28]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	695b      	ldr	r3, [r3, #20]
 8006c94:	61fb      	str	r3, [r7, #28]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	61fb      	str	r3, [r7, #28]
 8006c9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cae:	601a      	str	r2, [r3, #0]
 8006cb0:	e170      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d11b      	bne.n	8006cf2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cda:	2300      	movs	r3, #0
 8006cdc:	61bb      	str	r3, [r7, #24]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	61bb      	str	r3, [r7, #24]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	61bb      	str	r3, [r7, #24]
 8006cee:	69bb      	ldr	r3, [r7, #24]
 8006cf0:	e150      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	617b      	str	r3, [r7, #20]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	617b      	str	r3, [r7, #20]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	617b      	str	r3, [r7, #20]
 8006d06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006d08:	e144      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d0e:	2b03      	cmp	r3, #3
 8006d10:	f200 80f1 	bhi.w	8006ef6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d123      	bne.n	8006d64 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 ff11 	bl	8007b48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e145      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	691a      	ldr	r2, [r3, #16]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	b2d2      	uxtb	r2, r2
 8006d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d42:	1c5a      	adds	r2, r3, #1
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d62:	e117      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d14e      	bne.n	8006e0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d72:	2200      	movs	r2, #0
 8006d74:	4906      	ldr	r1, [pc, #24]	; (8006d90 <HAL_I2C_Mem_Read+0x22c>)
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 fd3c 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d008      	beq.n	8006d94 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e11a      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
 8006d86:	bf00      	nop
 8006d88:	00100002 	.word	0x00100002
 8006d8c:	ffff0000 	.word	0xffff0000
 8006d90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	691a      	ldr	r2, [r3, #16]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dae:	b2d2      	uxtb	r2, r2
 8006db0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db6:	1c5a      	adds	r2, r3, #1
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc0:	3b01      	subs	r3, #1
 8006dc2:	b29a      	uxth	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	691a      	ldr	r2, [r3, #16]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de0:	b2d2      	uxtb	r2, r2
 8006de2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de8:	1c5a      	adds	r2, r3, #1
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df2:	3b01      	subs	r3, #1
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	3b01      	subs	r3, #1
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e08:	e0c4      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e10:	2200      	movs	r2, #0
 8006e12:	496c      	ldr	r1, [pc, #432]	; (8006fc4 <HAL_I2C_Mem_Read+0x460>)
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 fced 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e0cb      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	691a      	ldr	r2, [r3, #16]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	b2d2      	uxtb	r2, r2
 8006e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e46:	1c5a      	adds	r2, r3, #1
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e50:	3b01      	subs	r3, #1
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	4955      	ldr	r1, [pc, #340]	; (8006fc4 <HAL_I2C_Mem_Read+0x460>)
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 fcbf 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d001      	beq.n	8006e80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e09d      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	691a      	ldr	r2, [r3, #16]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eac:	3b01      	subs	r3, #1
 8006eae:	b29a      	uxth	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	691a      	ldr	r2, [r3, #16]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ecc:	b2d2      	uxtb	r2, r2
 8006ece:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ef4:	e04e      	b.n	8006f94 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ef8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fe24 	bl	8007b48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e058      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	691a      	ldr	r2, [r3, #16]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f14:	b2d2      	uxtb	r2, r2
 8006f16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1c:	1c5a      	adds	r2, r3, #1
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f26:	3b01      	subs	r3, #1
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f003 0304 	and.w	r3, r3, #4
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	d124      	bne.n	8006f94 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f4e:	2b03      	cmp	r3, #3
 8006f50:	d107      	bne.n	8006f62 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f60:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	691a      	ldr	r2, [r3, #16]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6c:	b2d2      	uxtb	r2, r2
 8006f6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f47f aeb6 	bne.w	8006d0a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	e000      	b.n	8006fbc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006fba:	2302      	movs	r3, #2
  }
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3728      	adds	r7, #40	; 0x28
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	00010004 	.word	0x00010004

08006fc8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
 8006fcc:	af02      	add	r7, sp, #8
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	607a      	str	r2, [r7, #4]
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006fd8:	f7fe f888 	bl	80050ec <HAL_GetTick>
 8006fdc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b20      	cmp	r3, #32
 8006fec:	f040 8111 	bne.w	8007212 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	2319      	movs	r3, #25
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	4988      	ldr	r1, [pc, #544]	; (800721c <HAL_I2C_IsDeviceReady+0x254>)
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f000 fbfa 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
 8007008:	e104      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007010:	2b01      	cmp	r3, #1
 8007012:	d101      	bne.n	8007018 <HAL_I2C_IsDeviceReady+0x50>
 8007014:	2302      	movs	r3, #2
 8007016:	e0fd      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	2b01      	cmp	r3, #1
 800702c:	d007      	beq.n	800703e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f042 0201 	orr.w	r2, r2, #1
 800703c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800704c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2224      	movs	r2, #36	; 0x24
 8007052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4a70      	ldr	r2, [pc, #448]	; (8007220 <HAL_I2C_IsDeviceReady+0x258>)
 8007060:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007070:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2200      	movs	r2, #0
 800707a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800707e:	68f8      	ldr	r0, [r7, #12]
 8007080:	f000 fbb8 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00d      	beq.n	80070a6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007094:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007098:	d103      	bne.n	80070a2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070a0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e0b6      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070a6:	897b      	ldrh	r3, [r7, #10]
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	461a      	mov	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80070b4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80070b6:	f7fe f819 	bl	80050ec <HAL_GetTick>
 80070ba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	bf0c      	ite	eq
 80070ca:	2301      	moveq	r3, #1
 80070cc:	2300      	movne	r3, #0
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	695b      	ldr	r3, [r3, #20]
 80070d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070e0:	bf0c      	ite	eq
 80070e2:	2301      	moveq	r3, #1
 80070e4:	2300      	movne	r3, #0
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80070ea:	e025      	b.n	8007138 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070ec:	f7fd fffe 	bl	80050ec <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d302      	bcc.n	8007102 <HAL_I2C_IsDeviceReady+0x13a>
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d103      	bne.n	800710a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	22a0      	movs	r2, #160	; 0xa0
 8007106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	f003 0302 	and.w	r3, r3, #2
 8007114:	2b02      	cmp	r3, #2
 8007116:	bf0c      	ite	eq
 8007118:	2301      	moveq	r3, #1
 800711a:	2300      	movne	r3, #0
 800711c:	b2db      	uxtb	r3, r3
 800711e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800712a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800712e:	bf0c      	ite	eq
 8007130:	2301      	moveq	r3, #1
 8007132:	2300      	movne	r3, #0
 8007134:	b2db      	uxtb	r3, r3
 8007136:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2ba0      	cmp	r3, #160	; 0xa0
 8007142:	d005      	beq.n	8007150 <HAL_I2C_IsDeviceReady+0x188>
 8007144:	7dfb      	ldrb	r3, [r7, #23]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d102      	bne.n	8007150 <HAL_I2C_IsDeviceReady+0x188>
 800714a:	7dbb      	ldrb	r3, [r7, #22]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0cd      	beq.n	80070ec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2220      	movs	r2, #32
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b02      	cmp	r3, #2
 8007164:	d129      	bne.n	80071ba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007174:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007176:	2300      	movs	r3, #0
 8007178:	613b      	str	r3, [r7, #16]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	695b      	ldr	r3, [r3, #20]
 8007180:	613b      	str	r3, [r7, #16]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	613b      	str	r3, [r7, #16]
 800718a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	2319      	movs	r3, #25
 8007192:	2201      	movs	r2, #1
 8007194:	4921      	ldr	r1, [pc, #132]	; (800721c <HAL_I2C_IsDeviceReady+0x254>)
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f000 fb2c 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e036      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2220      	movs	r2, #32
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80071b6:	2300      	movs	r3, #0
 80071b8:	e02c      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071c8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071d2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	2319      	movs	r3, #25
 80071da:	2201      	movs	r2, #1
 80071dc:	490f      	ldr	r1, [pc, #60]	; (800721c <HAL_I2C_IsDeviceReady+0x254>)
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f000 fb08 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e012      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	3301      	adds	r3, #1
 80071f2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80071f4:	69ba      	ldr	r2, [r7, #24]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	429a      	cmp	r2, r3
 80071fa:	f4ff af32 	bcc.w	8007062 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e000      	b.n	8007214 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007212:	2302      	movs	r3, #2
  }
}
 8007214:	4618      	mov	r0, r3
 8007216:	3720      	adds	r7, #32
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}
 800721c:	00100002 	.word	0x00100002
 8007220:	ffff0000 	.word	0xffff0000

08007224 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007232:	b2db      	uxtb	r3, r3
}
 8007234:	4618      	mov	r0, r3
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800724c:	4618      	mov	r0, r3
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b088      	sub	sp, #32
 800725c:	af02      	add	r7, sp, #8
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	607a      	str	r2, [r7, #4]
 8007262:	603b      	str	r3, [r7, #0]
 8007264:	460b      	mov	r3, r1
 8007266:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	2b08      	cmp	r3, #8
 8007272:	d006      	beq.n	8007282 <I2C_MasterRequestWrite+0x2a>
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d003      	beq.n	8007282 <I2C_MasterRequestWrite+0x2a>
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007280:	d108      	bne.n	8007294 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007290:	601a      	str	r2, [r3, #0]
 8007292:	e00b      	b.n	80072ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007298:	2b12      	cmp	r3, #18
 800729a:	d107      	bne.n	80072ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 fa9b 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00d      	beq.n	80072e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d2:	d103      	bne.n	80072dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e035      	b.n	800734c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072e8:	d108      	bne.n	80072fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80072ea:	897b      	ldrh	r3, [r7, #10]
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	461a      	mov	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072f8:	611a      	str	r2, [r3, #16]
 80072fa:	e01b      	b.n	8007334 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80072fc:	897b      	ldrh	r3, [r7, #10]
 80072fe:	11db      	asrs	r3, r3, #7
 8007300:	b2db      	uxtb	r3, r3
 8007302:	f003 0306 	and.w	r3, r3, #6
 8007306:	b2db      	uxtb	r3, r3
 8007308:	f063 030f 	orn	r3, r3, #15
 800730c:	b2da      	uxtb	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	490e      	ldr	r1, [pc, #56]	; (8007354 <I2C_MasterRequestWrite+0xfc>)
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 fae4 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e010      	b.n	800734c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800732a:	897b      	ldrh	r3, [r7, #10]
 800732c:	b2da      	uxtb	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	4907      	ldr	r1, [pc, #28]	; (8007358 <I2C_MasterRequestWrite+0x100>)
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f000 fad4 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007340:	4603      	mov	r3, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d001      	beq.n	800734a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e000      	b.n	800734c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3718      	adds	r7, #24
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	00010008 	.word	0x00010008
 8007358:	00010002 	.word	0x00010002

0800735c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af02      	add	r7, sp, #8
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	607a      	str	r2, [r7, #4]
 8007366:	603b      	str	r3, [r7, #0]
 8007368:	460b      	mov	r3, r1
 800736a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007370:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007380:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	2b08      	cmp	r3, #8
 8007386:	d006      	beq.n	8007396 <I2C_MasterRequestRead+0x3a>
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d003      	beq.n	8007396 <I2C_MasterRequestRead+0x3a>
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007394:	d108      	bne.n	80073a8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	e00b      	b.n	80073c0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ac:	2b11      	cmp	r3, #17
 80073ae:	d107      	bne.n	80073c0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 fa11 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00d      	beq.n	80073f4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073e6:	d103      	bne.n	80073f0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e079      	b.n	80074e8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073fc:	d108      	bne.n	8007410 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80073fe:	897b      	ldrh	r3, [r7, #10]
 8007400:	b2db      	uxtb	r3, r3
 8007402:	f043 0301 	orr.w	r3, r3, #1
 8007406:	b2da      	uxtb	r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	611a      	str	r2, [r3, #16]
 800740e:	e05f      	b.n	80074d0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007410:	897b      	ldrh	r3, [r7, #10]
 8007412:	11db      	asrs	r3, r3, #7
 8007414:	b2db      	uxtb	r3, r3
 8007416:	f003 0306 	and.w	r3, r3, #6
 800741a:	b2db      	uxtb	r3, r3
 800741c:	f063 030f 	orn	r3, r3, #15
 8007420:	b2da      	uxtb	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	4930      	ldr	r1, [pc, #192]	; (80074f0 <I2C_MasterRequestRead+0x194>)
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fa5a 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e054      	b.n	80074e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800743e:	897b      	ldrh	r3, [r7, #10]
 8007440:	b2da      	uxtb	r2, r3
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	4929      	ldr	r1, [pc, #164]	; (80074f4 <I2C_MasterRequestRead+0x198>)
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f000 fa4a 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e044      	b.n	80074e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800745e:	2300      	movs	r3, #0
 8007460:	613b      	str	r3, [r7, #16]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	613b      	str	r3, [r7, #16]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	613b      	str	r3, [r7, #16]
 8007472:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007482:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	9300      	str	r3, [sp, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 f9af 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00d      	beq.n	80074b8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074aa:	d103      	bne.n	80074b4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074b2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e017      	b.n	80074e8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80074b8:	897b      	ldrh	r3, [r7, #10]
 80074ba:	11db      	asrs	r3, r3, #7
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	f003 0306 	and.w	r3, r3, #6
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	f063 030e 	orn	r3, r3, #14
 80074c8:	b2da      	uxtb	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	4907      	ldr	r1, [pc, #28]	; (80074f4 <I2C_MasterRequestRead+0x198>)
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f000 fa06 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d001      	beq.n	80074e6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e000      	b.n	80074e8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3718      	adds	r7, #24
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	00010008 	.word	0x00010008
 80074f4:	00010002 	.word	0x00010002

080074f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b088      	sub	sp, #32
 80074fc:	af02      	add	r7, sp, #8
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	4608      	mov	r0, r1
 8007502:	4611      	mov	r1, r2
 8007504:	461a      	mov	r2, r3
 8007506:	4603      	mov	r3, r0
 8007508:	817b      	strh	r3, [r7, #10]
 800750a:	460b      	mov	r3, r1
 800750c:	813b      	strh	r3, [r7, #8]
 800750e:	4613      	mov	r3, r2
 8007510:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007520:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007524:	9300      	str	r3, [sp, #0]
 8007526:	6a3b      	ldr	r3, [r7, #32]
 8007528:	2200      	movs	r2, #0
 800752a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 f960 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00d      	beq.n	8007556 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007548:	d103      	bne.n	8007552 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007550:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e05f      	b.n	8007616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007556:	897b      	ldrh	r3, [r7, #10]
 8007558:	b2db      	uxtb	r3, r3
 800755a:	461a      	mov	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007564:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007568:	6a3a      	ldr	r2, [r7, #32]
 800756a:	492d      	ldr	r1, [pc, #180]	; (8007620 <I2C_RequestMemoryWrite+0x128>)
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 f9bb 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e04c      	b.n	8007616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800757c:	2300      	movs	r3, #0
 800757e:	617b      	str	r3, [r7, #20]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007594:	6a39      	ldr	r1, [r7, #32]
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f000 fa46 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00d      	beq.n	80075be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a6:	2b04      	cmp	r3, #4
 80075a8:	d107      	bne.n	80075ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e02b      	b.n	8007616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075be:	88fb      	ldrh	r3, [r7, #6]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d105      	bne.n	80075d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075c4:	893b      	ldrh	r3, [r7, #8]
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	611a      	str	r2, [r3, #16]
 80075ce:	e021      	b.n	8007614 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075d0:	893b      	ldrh	r3, [r7, #8]
 80075d2:	0a1b      	lsrs	r3, r3, #8
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075e0:	6a39      	ldr	r1, [r7, #32]
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f000 fa20 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00d      	beq.n	800760a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	2b04      	cmp	r3, #4
 80075f4:	d107      	bne.n	8007606 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007604:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e005      	b.n	8007616 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800760a:	893b      	ldrh	r3, [r7, #8]
 800760c:	b2da      	uxtb	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	00010002 	.word	0x00010002

08007624 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b088      	sub	sp, #32
 8007628:	af02      	add	r7, sp, #8
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	4608      	mov	r0, r1
 800762e:	4611      	mov	r1, r2
 8007630:	461a      	mov	r2, r3
 8007632:	4603      	mov	r3, r0
 8007634:	817b      	strh	r3, [r7, #10]
 8007636:	460b      	mov	r3, r1
 8007638:	813b      	strh	r3, [r7, #8]
 800763a:	4613      	mov	r3, r2
 800763c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800764c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800765c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	9300      	str	r3, [sp, #0]
 8007662:	6a3b      	ldr	r3, [r7, #32]
 8007664:	2200      	movs	r2, #0
 8007666:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f000 f8c2 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00d      	beq.n	8007692 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007684:	d103      	bne.n	800768e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800768c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e0aa      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007692:	897b      	ldrh	r3, [r7, #10]
 8007694:	b2db      	uxtb	r3, r3
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a4:	6a3a      	ldr	r2, [r7, #32]
 80076a6:	4952      	ldr	r1, [pc, #328]	; (80077f0 <I2C_RequestMemoryRead+0x1cc>)
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 f91d 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e097      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076b8:	2300      	movs	r3, #0
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	695b      	ldr	r3, [r3, #20]
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	617b      	str	r3, [r7, #20]
 80076cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076d0:	6a39      	ldr	r1, [r7, #32]
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 f9a8 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d00d      	beq.n	80076fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	d107      	bne.n	80076f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681a      	ldr	r2, [r3, #0]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e076      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076fa:	88fb      	ldrh	r3, [r7, #6]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d105      	bne.n	800770c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007700:	893b      	ldrh	r3, [r7, #8]
 8007702:	b2da      	uxtb	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	611a      	str	r2, [r3, #16]
 800770a:	e021      	b.n	8007750 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800770c:	893b      	ldrh	r3, [r7, #8]
 800770e:	0a1b      	lsrs	r3, r3, #8
 8007710:	b29b      	uxth	r3, r3
 8007712:	b2da      	uxtb	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800771a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800771c:	6a39      	ldr	r1, [r7, #32]
 800771e:	68f8      	ldr	r0, [r7, #12]
 8007720:	f000 f982 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00d      	beq.n	8007746 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772e:	2b04      	cmp	r3, #4
 8007730:	d107      	bne.n	8007742 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007740:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	e050      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007746:	893b      	ldrh	r3, [r7, #8]
 8007748:	b2da      	uxtb	r2, r3
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007750:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007752:	6a39      	ldr	r1, [r7, #32]
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 f967 	bl	8007a28 <I2C_WaitOnTXEFlagUntilTimeout>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d00d      	beq.n	800777c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007764:	2b04      	cmp	r3, #4
 8007766:	d107      	bne.n	8007778 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007776:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e035      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800778a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	2200      	movs	r2, #0
 8007794:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 f82b 	bl	80077f4 <I2C_WaitOnFlagUntilTimeout>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d00d      	beq.n	80077c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077b2:	d103      	bne.n	80077bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e013      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077c0:	897b      	ldrh	r3, [r7, #10]
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f043 0301 	orr.w	r3, r3, #1
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	6a3a      	ldr	r2, [r7, #32]
 80077d4:	4906      	ldr	r1, [pc, #24]	; (80077f0 <I2C_RequestMemoryRead+0x1cc>)
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f886 	bl	80078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e000      	b.n	80077e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3718      	adds	r7, #24
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	00010002 	.word	0x00010002

080077f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	603b      	str	r3, [r7, #0]
 8007800:	4613      	mov	r3, r2
 8007802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007804:	e048      	b.n	8007898 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800780c:	d044      	beq.n	8007898 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800780e:	f7fd fc6d 	bl	80050ec <HAL_GetTick>
 8007812:	4602      	mov	r2, r0
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	683a      	ldr	r2, [r7, #0]
 800781a:	429a      	cmp	r2, r3
 800781c:	d302      	bcc.n	8007824 <I2C_WaitOnFlagUntilTimeout+0x30>
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d139      	bne.n	8007898 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	0c1b      	lsrs	r3, r3, #16
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b01      	cmp	r3, #1
 800782c:	d10d      	bne.n	800784a <I2C_WaitOnFlagUntilTimeout+0x56>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	695b      	ldr	r3, [r3, #20]
 8007834:	43da      	mvns	r2, r3
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	4013      	ands	r3, r2
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	bf0c      	ite	eq
 8007840:	2301      	moveq	r3, #1
 8007842:	2300      	movne	r3, #0
 8007844:	b2db      	uxtb	r3, r3
 8007846:	461a      	mov	r2, r3
 8007848:	e00c      	b.n	8007864 <I2C_WaitOnFlagUntilTimeout+0x70>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	699b      	ldr	r3, [r3, #24]
 8007850:	43da      	mvns	r2, r3
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	4013      	ands	r3, r2
 8007856:	b29b      	uxth	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	bf0c      	ite	eq
 800785c:	2301      	moveq	r3, #1
 800785e:	2300      	movne	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	461a      	mov	r2, r3
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	429a      	cmp	r2, r3
 8007868:	d116      	bne.n	8007898 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2220      	movs	r2, #32
 8007874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007884:	f043 0220 	orr.w	r2, r3, #32
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e023      	b.n	80078e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	0c1b      	lsrs	r3, r3, #16
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d10d      	bne.n	80078be <I2C_WaitOnFlagUntilTimeout+0xca>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	695b      	ldr	r3, [r3, #20]
 80078a8:	43da      	mvns	r2, r3
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	4013      	ands	r3, r2
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	bf0c      	ite	eq
 80078b4:	2301      	moveq	r3, #1
 80078b6:	2300      	movne	r3, #0
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	461a      	mov	r2, r3
 80078bc:	e00c      	b.n	80078d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	699b      	ldr	r3, [r3, #24]
 80078c4:	43da      	mvns	r2, r3
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	4013      	ands	r3, r2
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bf0c      	ite	eq
 80078d0:	2301      	moveq	r3, #1
 80078d2:	2300      	movne	r3, #0
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	461a      	mov	r2, r3
 80078d8:	79fb      	ldrb	r3, [r7, #7]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d093      	beq.n	8007806 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
 80078f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078f6:	e071      	b.n	80079dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007906:	d123      	bne.n	8007950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007916:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007920:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2220      	movs	r2, #32
 800792c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793c:	f043 0204 	orr.w	r2, r3, #4
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e067      	b.n	8007a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007956:	d041      	beq.n	80079dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007958:	f7fd fbc8 	bl	80050ec <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	429a      	cmp	r2, r3
 8007966:	d302      	bcc.n	800796e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d136      	bne.n	80079dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	0c1b      	lsrs	r3, r3, #16
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b01      	cmp	r3, #1
 8007976:	d10c      	bne.n	8007992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	43da      	mvns	r2, r3
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	4013      	ands	r3, r2
 8007984:	b29b      	uxth	r3, r3
 8007986:	2b00      	cmp	r3, #0
 8007988:	bf14      	ite	ne
 800798a:	2301      	movne	r3, #1
 800798c:	2300      	moveq	r3, #0
 800798e:	b2db      	uxtb	r3, r3
 8007990:	e00b      	b.n	80079aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	43da      	mvns	r2, r3
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	4013      	ands	r3, r2
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bf14      	ite	ne
 80079a4:	2301      	movne	r3, #1
 80079a6:	2300      	moveq	r3, #0
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d016      	beq.n	80079dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2220      	movs	r2, #32
 80079b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c8:	f043 0220 	orr.w	r2, r3, #32
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e021      	b.n	8007a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	0c1b      	lsrs	r3, r3, #16
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d10c      	bne.n	8007a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	43da      	mvns	r2, r3
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	4013      	ands	r3, r2
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	bf14      	ite	ne
 80079f8:	2301      	movne	r3, #1
 80079fa:	2300      	moveq	r3, #0
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	e00b      	b.n	8007a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	43da      	mvns	r2, r3
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	bf14      	ite	ne
 8007a12:	2301      	movne	r3, #1
 8007a14:	2300      	moveq	r3, #0
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f47f af6d 	bne.w	80078f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3710      	adds	r7, #16
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a34:	e034      	b.n	8007aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f000 f8e3 	bl	8007c02 <I2C_IsAcknowledgeFailed>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d001      	beq.n	8007a46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e034      	b.n	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4c:	d028      	beq.n	8007aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a4e:	f7fd fb4d 	bl	80050ec <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d302      	bcc.n	8007a64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d11d      	bne.n	8007aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a6e:	2b80      	cmp	r3, #128	; 0x80
 8007a70:	d016      	beq.n	8007aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8c:	f043 0220 	orr.w	r2, r3, #32
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e007      	b.n	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695b      	ldr	r3, [r3, #20]
 8007aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aaa:	2b80      	cmp	r3, #128	; 0x80
 8007aac:	d1c3      	bne.n	8007a36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ac4:	e034      	b.n	8007b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 f89b 	bl	8007c02 <I2C_IsAcknowledgeFailed>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e034      	b.n	8007b40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007adc:	d028      	beq.n	8007b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ade:	f7fd fb05 	bl	80050ec <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d302      	bcc.n	8007af4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d11d      	bne.n	8007b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	f003 0304 	and.w	r3, r3, #4
 8007afe:	2b04      	cmp	r3, #4
 8007b00:	d016      	beq.n	8007b30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1c:	f043 0220 	orr.w	r2, r3, #32
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e007      	b.n	8007b40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	f003 0304 	and.w	r3, r3, #4
 8007b3a:	2b04      	cmp	r3, #4
 8007b3c:	d1c3      	bne.n	8007ac6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b54:	e049      	b.n	8007bea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	f003 0310 	and.w	r3, r3, #16
 8007b60:	2b10      	cmp	r3, #16
 8007b62:	d119      	bne.n	8007b98 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f06f 0210 	mvn.w	r2, #16
 8007b6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e030      	b.n	8007bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b98:	f7fd faa8 	bl	80050ec <HAL_GetTick>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	68ba      	ldr	r2, [r7, #8]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d302      	bcc.n	8007bae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d11d      	bne.n	8007bea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	695b      	ldr	r3, [r3, #20]
 8007bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb8:	2b40      	cmp	r3, #64	; 0x40
 8007bba:	d016      	beq.n	8007bea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bd6:	f043 0220 	orr.w	r2, r3, #32
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e007      	b.n	8007bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bf4:	2b40      	cmp	r3, #64	; 0x40
 8007bf6:	d1ae      	bne.n	8007b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	695b      	ldr	r3, [r3, #20]
 8007c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c18:	d11b      	bne.n	8007c52 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c22:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	f043 0204 	orr.w	r2, r3, #4
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e000      	b.n	8007c54 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e267      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 0301 	and.w	r3, r3, #1
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d075      	beq.n	8007d6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c7e:	4b88      	ldr	r3, [pc, #544]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f003 030c 	and.w	r3, r3, #12
 8007c86:	2b04      	cmp	r3, #4
 8007c88:	d00c      	beq.n	8007ca4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c8a:	4b85      	ldr	r3, [pc, #532]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d112      	bne.n	8007cbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c96:	4b82      	ldr	r3, [pc, #520]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ca2:	d10b      	bne.n	8007cbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ca4:	4b7e      	ldr	r3, [pc, #504]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d05b      	beq.n	8007d68 <HAL_RCC_OscConfig+0x108>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d157      	bne.n	8007d68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e242      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc4:	d106      	bne.n	8007cd4 <HAL_RCC_OscConfig+0x74>
 8007cc6:	4b76      	ldr	r3, [pc, #472]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a75      	ldr	r2, [pc, #468]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cd0:	6013      	str	r3, [r2, #0]
 8007cd2:	e01d      	b.n	8007d10 <HAL_RCC_OscConfig+0xb0>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007cdc:	d10c      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x98>
 8007cde:	4b70      	ldr	r3, [pc, #448]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a6f      	ldr	r2, [pc, #444]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007ce4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ce8:	6013      	str	r3, [r2, #0]
 8007cea:	4b6d      	ldr	r3, [pc, #436]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a6c      	ldr	r2, [pc, #432]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cf4:	6013      	str	r3, [r2, #0]
 8007cf6:	e00b      	b.n	8007d10 <HAL_RCC_OscConfig+0xb0>
 8007cf8:	4b69      	ldr	r3, [pc, #420]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a68      	ldr	r2, [pc, #416]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	4b66      	ldr	r3, [pc, #408]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a65      	ldr	r2, [pc, #404]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d013      	beq.n	8007d40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d18:	f7fd f9e8 	bl	80050ec <HAL_GetTick>
 8007d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d1e:	e008      	b.n	8007d32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d20:	f7fd f9e4 	bl	80050ec <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	2b64      	cmp	r3, #100	; 0x64
 8007d2c:	d901      	bls.n	8007d32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e207      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d32:	4b5b      	ldr	r3, [pc, #364]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0f0      	beq.n	8007d20 <HAL_RCC_OscConfig+0xc0>
 8007d3e:	e014      	b.n	8007d6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d40:	f7fd f9d4 	bl	80050ec <HAL_GetTick>
 8007d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d46:	e008      	b.n	8007d5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d48:	f7fd f9d0 	bl	80050ec <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	2b64      	cmp	r3, #100	; 0x64
 8007d54:	d901      	bls.n	8007d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	e1f3      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d5a:	4b51      	ldr	r3, [pc, #324]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1f0      	bne.n	8007d48 <HAL_RCC_OscConfig+0xe8>
 8007d66:	e000      	b.n	8007d6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0302 	and.w	r3, r3, #2
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d063      	beq.n	8007e3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d76:	4b4a      	ldr	r3, [pc, #296]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f003 030c 	and.w	r3, r3, #12
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00b      	beq.n	8007d9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d82:	4b47      	ldr	r3, [pc, #284]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d8a:	2b08      	cmp	r3, #8
 8007d8c:	d11c      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d8e:	4b44      	ldr	r3, [pc, #272]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d116      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d9a:	4b41      	ldr	r3, [pc, #260]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d005      	beq.n	8007db2 <HAL_RCC_OscConfig+0x152>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d001      	beq.n	8007db2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e1c7      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007db2:	4b3b      	ldr	r3, [pc, #236]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	4937      	ldr	r1, [pc, #220]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dc6:	e03a      	b.n	8007e3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d020      	beq.n	8007e12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007dd0:	4b34      	ldr	r3, [pc, #208]	; (8007ea4 <HAL_RCC_OscConfig+0x244>)
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd6:	f7fd f989 	bl	80050ec <HAL_GetTick>
 8007dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ddc:	e008      	b.n	8007df0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007dde:	f7fd f985 	bl	80050ec <HAL_GetTick>
 8007de2:	4602      	mov	r2, r0
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	2b02      	cmp	r3, #2
 8007dea:	d901      	bls.n	8007df0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007dec:	2303      	movs	r3, #3
 8007dee:	e1a8      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007df0:	4b2b      	ldr	r3, [pc, #172]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0302 	and.w	r3, r3, #2
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d0f0      	beq.n	8007dde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dfc:	4b28      	ldr	r3, [pc, #160]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	691b      	ldr	r3, [r3, #16]
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4925      	ldr	r1, [pc, #148]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	600b      	str	r3, [r1, #0]
 8007e10:	e015      	b.n	8007e3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e12:	4b24      	ldr	r3, [pc, #144]	; (8007ea4 <HAL_RCC_OscConfig+0x244>)
 8007e14:	2200      	movs	r2, #0
 8007e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e18:	f7fd f968 	bl	80050ec <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e1e:	e008      	b.n	8007e32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e20:	f7fd f964 	bl	80050ec <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d901      	bls.n	8007e32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e187      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e32:	4b1b      	ldr	r3, [pc, #108]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1f0      	bne.n	8007e20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 0308 	and.w	r3, r3, #8
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d036      	beq.n	8007eb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d016      	beq.n	8007e80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e52:	4b15      	ldr	r3, [pc, #84]	; (8007ea8 <HAL_RCC_OscConfig+0x248>)
 8007e54:	2201      	movs	r2, #1
 8007e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e58:	f7fd f948 	bl	80050ec <HAL_GetTick>
 8007e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e5e:	e008      	b.n	8007e72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e60:	f7fd f944 	bl	80050ec <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d901      	bls.n	8007e72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e167      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e72:	4b0b      	ldr	r3, [pc, #44]	; (8007ea0 <HAL_RCC_OscConfig+0x240>)
 8007e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d0f0      	beq.n	8007e60 <HAL_RCC_OscConfig+0x200>
 8007e7e:	e01b      	b.n	8007eb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e80:	4b09      	ldr	r3, [pc, #36]	; (8007ea8 <HAL_RCC_OscConfig+0x248>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e86:	f7fd f931 	bl	80050ec <HAL_GetTick>
 8007e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e8c:	e00e      	b.n	8007eac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e8e:	f7fd f92d 	bl	80050ec <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	2b02      	cmp	r3, #2
 8007e9a:	d907      	bls.n	8007eac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	e150      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
 8007ea0:	40023800 	.word	0x40023800
 8007ea4:	42470000 	.word	0x42470000
 8007ea8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eac:	4b88      	ldr	r3, [pc, #544]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1ea      	bne.n	8007e8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0304 	and.w	r3, r3, #4
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 8097 	beq.w	8007ff4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007eca:	4b81      	ldr	r3, [pc, #516]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10f      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60bb      	str	r3, [r7, #8]
 8007eda:	4b7d      	ldr	r3, [pc, #500]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	4a7c      	ldr	r2, [pc, #496]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ee6:	4b7a      	ldr	r3, [pc, #488]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eee:	60bb      	str	r3, [r7, #8]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ef6:	4b77      	ldr	r3, [pc, #476]	; (80080d4 <HAL_RCC_OscConfig+0x474>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d118      	bne.n	8007f34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f02:	4b74      	ldr	r3, [pc, #464]	; (80080d4 <HAL_RCC_OscConfig+0x474>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a73      	ldr	r2, [pc, #460]	; (80080d4 <HAL_RCC_OscConfig+0x474>)
 8007f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f0e:	f7fd f8ed 	bl	80050ec <HAL_GetTick>
 8007f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f14:	e008      	b.n	8007f28 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f16:	f7fd f8e9 	bl	80050ec <HAL_GetTick>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	1ad3      	subs	r3, r2, r3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d901      	bls.n	8007f28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e10c      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f28:	4b6a      	ldr	r3, [pc, #424]	; (80080d4 <HAL_RCC_OscConfig+0x474>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d0f0      	beq.n	8007f16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d106      	bne.n	8007f4a <HAL_RCC_OscConfig+0x2ea>
 8007f3c:	4b64      	ldr	r3, [pc, #400]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f40:	4a63      	ldr	r2, [pc, #396]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f42:	f043 0301 	orr.w	r3, r3, #1
 8007f46:	6713      	str	r3, [r2, #112]	; 0x70
 8007f48:	e01c      	b.n	8007f84 <HAL_RCC_OscConfig+0x324>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	2b05      	cmp	r3, #5
 8007f50:	d10c      	bne.n	8007f6c <HAL_RCC_OscConfig+0x30c>
 8007f52:	4b5f      	ldr	r3, [pc, #380]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f56:	4a5e      	ldr	r2, [pc, #376]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f58:	f043 0304 	orr.w	r3, r3, #4
 8007f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8007f5e:	4b5c      	ldr	r3, [pc, #368]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f62:	4a5b      	ldr	r2, [pc, #364]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f64:	f043 0301 	orr.w	r3, r3, #1
 8007f68:	6713      	str	r3, [r2, #112]	; 0x70
 8007f6a:	e00b      	b.n	8007f84 <HAL_RCC_OscConfig+0x324>
 8007f6c:	4b58      	ldr	r3, [pc, #352]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f70:	4a57      	ldr	r2, [pc, #348]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f72:	f023 0301 	bic.w	r3, r3, #1
 8007f76:	6713      	str	r3, [r2, #112]	; 0x70
 8007f78:	4b55      	ldr	r3, [pc, #340]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f7c:	4a54      	ldr	r2, [pc, #336]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007f7e:	f023 0304 	bic.w	r3, r3, #4
 8007f82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d015      	beq.n	8007fb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f8c:	f7fd f8ae 	bl	80050ec <HAL_GetTick>
 8007f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f92:	e00a      	b.n	8007faa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f94:	f7fd f8aa 	bl	80050ec <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d901      	bls.n	8007faa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e0cb      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007faa:	4b49      	ldr	r3, [pc, #292]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fae:	f003 0302 	and.w	r3, r3, #2
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d0ee      	beq.n	8007f94 <HAL_RCC_OscConfig+0x334>
 8007fb6:	e014      	b.n	8007fe2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fb8:	f7fd f898 	bl	80050ec <HAL_GetTick>
 8007fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fbe:	e00a      	b.n	8007fd6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fc0:	f7fd f894 	bl	80050ec <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e0b5      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fd6:	4b3e      	ldr	r3, [pc, #248]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1ee      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fe2:	7dfb      	ldrb	r3, [r7, #23]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d105      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fe8:	4b39      	ldr	r3, [pc, #228]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fec:	4a38      	ldr	r2, [pc, #224]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8007fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ff2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 80a1 	beq.w	8008140 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ffe:	4b34      	ldr	r3, [pc, #208]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	f003 030c 	and.w	r3, r3, #12
 8008006:	2b08      	cmp	r3, #8
 8008008:	d05c      	beq.n	80080c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	2b02      	cmp	r3, #2
 8008010:	d141      	bne.n	8008096 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008012:	4b31      	ldr	r3, [pc, #196]	; (80080d8 <HAL_RCC_OscConfig+0x478>)
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008018:	f7fd f868 	bl	80050ec <HAL_GetTick>
 800801c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800801e:	e008      	b.n	8008032 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008020:	f7fd f864 	bl	80050ec <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b02      	cmp	r3, #2
 800802c:	d901      	bls.n	8008032 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e087      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008032:	4b27      	ldr	r3, [pc, #156]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1f0      	bne.n	8008020 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	69da      	ldr	r2, [r3, #28]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	431a      	orrs	r2, r3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804c:	019b      	lsls	r3, r3, #6
 800804e:	431a      	orrs	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008054:	085b      	lsrs	r3, r3, #1
 8008056:	3b01      	subs	r3, #1
 8008058:	041b      	lsls	r3, r3, #16
 800805a:	431a      	orrs	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008060:	061b      	lsls	r3, r3, #24
 8008062:	491b      	ldr	r1, [pc, #108]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 8008064:	4313      	orrs	r3, r2
 8008066:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008068:	4b1b      	ldr	r3, [pc, #108]	; (80080d8 <HAL_RCC_OscConfig+0x478>)
 800806a:	2201      	movs	r2, #1
 800806c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800806e:	f7fd f83d 	bl	80050ec <HAL_GetTick>
 8008072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008074:	e008      	b.n	8008088 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008076:	f7fd f839 	bl	80050ec <HAL_GetTick>
 800807a:	4602      	mov	r2, r0
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	2b02      	cmp	r3, #2
 8008082:	d901      	bls.n	8008088 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e05c      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008088:	4b11      	ldr	r3, [pc, #68]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d0f0      	beq.n	8008076 <HAL_RCC_OscConfig+0x416>
 8008094:	e054      	b.n	8008140 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008096:	4b10      	ldr	r3, [pc, #64]	; (80080d8 <HAL_RCC_OscConfig+0x478>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800809c:	f7fd f826 	bl	80050ec <HAL_GetTick>
 80080a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080a2:	e008      	b.n	80080b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080a4:	f7fd f822 	bl	80050ec <HAL_GetTick>
 80080a8:	4602      	mov	r2, r0
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	1ad3      	subs	r3, r2, r3
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d901      	bls.n	80080b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80080b2:	2303      	movs	r3, #3
 80080b4:	e045      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080b6:	4b06      	ldr	r3, [pc, #24]	; (80080d0 <HAL_RCC_OscConfig+0x470>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d1f0      	bne.n	80080a4 <HAL_RCC_OscConfig+0x444>
 80080c2:	e03d      	b.n	8008140 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	699b      	ldr	r3, [r3, #24]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d107      	bne.n	80080dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e038      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
 80080d0:	40023800 	.word	0x40023800
 80080d4:	40007000 	.word	0x40007000
 80080d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80080dc:	4b1b      	ldr	r3, [pc, #108]	; (800814c <HAL_RCC_OscConfig+0x4ec>)
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d028      	beq.n	800813c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d121      	bne.n	800813c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008102:	429a      	cmp	r2, r3
 8008104:	d11a      	bne.n	800813c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800810c:	4013      	ands	r3, r2
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008112:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008114:	4293      	cmp	r3, r2
 8008116:	d111      	bne.n	800813c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008122:	085b      	lsrs	r3, r3, #1
 8008124:	3b01      	subs	r3, #1
 8008126:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008128:	429a      	cmp	r2, r3
 800812a:	d107      	bne.n	800813c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008136:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008138:	429a      	cmp	r2, r3
 800813a:	d001      	beq.n	8008140 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e000      	b.n	8008142 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3718      	adds	r7, #24
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	40023800 	.word	0x40023800

08008150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d101      	bne.n	8008164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e0cc      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008164:	4b68      	ldr	r3, [pc, #416]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 0307 	and.w	r3, r3, #7
 800816c:	683a      	ldr	r2, [r7, #0]
 800816e:	429a      	cmp	r2, r3
 8008170:	d90c      	bls.n	800818c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008172:	4b65      	ldr	r3, [pc, #404]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	b2d2      	uxtb	r2, r2
 8008178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800817a:	4b63      	ldr	r3, [pc, #396]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 0307 	and.w	r3, r3, #7
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	429a      	cmp	r2, r3
 8008186:	d001      	beq.n	800818c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e0b8      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f003 0302 	and.w	r3, r3, #2
 8008194:	2b00      	cmp	r3, #0
 8008196:	d020      	beq.n	80081da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0304 	and.w	r3, r3, #4
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d005      	beq.n	80081b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80081a4:	4b59      	ldr	r3, [pc, #356]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	4a58      	ldr	r2, [pc, #352]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80081ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0308 	and.w	r3, r3, #8
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d005      	beq.n	80081c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80081bc:	4b53      	ldr	r3, [pc, #332]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	4a52      	ldr	r2, [pc, #328]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80081c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081c8:	4b50      	ldr	r3, [pc, #320]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	494d      	ldr	r1, [pc, #308]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0301 	and.w	r3, r3, #1
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d044      	beq.n	8008270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d107      	bne.n	80081fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ee:	4b47      	ldr	r3, [pc, #284]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d119      	bne.n	800822e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e07f      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2b02      	cmp	r3, #2
 8008204:	d003      	beq.n	800820e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800820a:	2b03      	cmp	r3, #3
 800820c:	d107      	bne.n	800821e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800820e:	4b3f      	ldr	r3, [pc, #252]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d109      	bne.n	800822e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e06f      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800821e:	4b3b      	ldr	r3, [pc, #236]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 0302 	and.w	r3, r3, #2
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e067      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800822e:	4b37      	ldr	r3, [pc, #220]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f023 0203 	bic.w	r2, r3, #3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	4934      	ldr	r1, [pc, #208]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 800823c:	4313      	orrs	r3, r2
 800823e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008240:	f7fc ff54 	bl	80050ec <HAL_GetTick>
 8008244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008246:	e00a      	b.n	800825e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008248:	f7fc ff50 	bl	80050ec <HAL_GetTick>
 800824c:	4602      	mov	r2, r0
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	f241 3288 	movw	r2, #5000	; 0x1388
 8008256:	4293      	cmp	r3, r2
 8008258:	d901      	bls.n	800825e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e04f      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800825e:	4b2b      	ldr	r3, [pc, #172]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f003 020c 	and.w	r2, r3, #12
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	429a      	cmp	r2, r3
 800826e:	d1eb      	bne.n	8008248 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008270:	4b25      	ldr	r3, [pc, #148]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0307 	and.w	r3, r3, #7
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	429a      	cmp	r2, r3
 800827c:	d20c      	bcs.n	8008298 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827e:	4b22      	ldr	r3, [pc, #136]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 8008280:	683a      	ldr	r2, [r7, #0]
 8008282:	b2d2      	uxtb	r2, r2
 8008284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008286:	4b20      	ldr	r3, [pc, #128]	; (8008308 <HAL_RCC_ClockConfig+0x1b8>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f003 0307 	and.w	r3, r3, #7
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	429a      	cmp	r2, r3
 8008292:	d001      	beq.n	8008298 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	e032      	b.n	80082fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 0304 	and.w	r3, r3, #4
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d008      	beq.n	80082b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80082a4:	4b19      	ldr	r3, [pc, #100]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	4916      	ldr	r1, [pc, #88]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80082b2:	4313      	orrs	r3, r2
 80082b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d009      	beq.n	80082d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082c2:	4b12      	ldr	r3, [pc, #72]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	00db      	lsls	r3, r3, #3
 80082d0:	490e      	ldr	r1, [pc, #56]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80082d2:	4313      	orrs	r3, r2
 80082d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80082d6:	f000 f821 	bl	800831c <HAL_RCC_GetSysClockFreq>
 80082da:	4602      	mov	r2, r0
 80082dc:	4b0b      	ldr	r3, [pc, #44]	; (800830c <HAL_RCC_ClockConfig+0x1bc>)
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	091b      	lsrs	r3, r3, #4
 80082e2:	f003 030f 	and.w	r3, r3, #15
 80082e6:	490a      	ldr	r1, [pc, #40]	; (8008310 <HAL_RCC_ClockConfig+0x1c0>)
 80082e8:	5ccb      	ldrb	r3, [r1, r3]
 80082ea:	fa22 f303 	lsr.w	r3, r2, r3
 80082ee:	4a09      	ldr	r2, [pc, #36]	; (8008314 <HAL_RCC_ClockConfig+0x1c4>)
 80082f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80082f2:	4b09      	ldr	r3, [pc, #36]	; (8008318 <HAL_RCC_ClockConfig+0x1c8>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4618      	mov	r0, r3
 80082f8:	f7fc feb4 	bl	8005064 <HAL_InitTick>

  return HAL_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	40023c00 	.word	0x40023c00
 800830c:	40023800 	.word	0x40023800
 8008310:	0801546c 	.word	0x0801546c
 8008314:	20000020 	.word	0x20000020
 8008318:	20000024 	.word	0x20000024

0800831c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800831c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008320:	b094      	sub	sp, #80	; 0x50
 8008322:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008324:	2300      	movs	r3, #0
 8008326:	647b      	str	r3, [r7, #68]	; 0x44
 8008328:	2300      	movs	r3, #0
 800832a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800832c:	2300      	movs	r3, #0
 800832e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008330:	2300      	movs	r3, #0
 8008332:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008334:	4b79      	ldr	r3, [pc, #484]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f003 030c 	and.w	r3, r3, #12
 800833c:	2b08      	cmp	r3, #8
 800833e:	d00d      	beq.n	800835c <HAL_RCC_GetSysClockFreq+0x40>
 8008340:	2b08      	cmp	r3, #8
 8008342:	f200 80e1 	bhi.w	8008508 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <HAL_RCC_GetSysClockFreq+0x34>
 800834a:	2b04      	cmp	r3, #4
 800834c:	d003      	beq.n	8008356 <HAL_RCC_GetSysClockFreq+0x3a>
 800834e:	e0db      	b.n	8008508 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008350:	4b73      	ldr	r3, [pc, #460]	; (8008520 <HAL_RCC_GetSysClockFreq+0x204>)
 8008352:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008354:	e0db      	b.n	800850e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008356:	4b73      	ldr	r3, [pc, #460]	; (8008524 <HAL_RCC_GetSysClockFreq+0x208>)
 8008358:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800835a:	e0d8      	b.n	800850e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800835c:	4b6f      	ldr	r3, [pc, #444]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008364:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008366:	4b6d      	ldr	r3, [pc, #436]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d063      	beq.n	800843a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008372:	4b6a      	ldr	r3, [pc, #424]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	099b      	lsrs	r3, r3, #6
 8008378:	2200      	movs	r2, #0
 800837a:	63bb      	str	r3, [r7, #56]	; 0x38
 800837c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800837e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008384:	633b      	str	r3, [r7, #48]	; 0x30
 8008386:	2300      	movs	r3, #0
 8008388:	637b      	str	r3, [r7, #52]	; 0x34
 800838a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800838e:	4622      	mov	r2, r4
 8008390:	462b      	mov	r3, r5
 8008392:	f04f 0000 	mov.w	r0, #0
 8008396:	f04f 0100 	mov.w	r1, #0
 800839a:	0159      	lsls	r1, r3, #5
 800839c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083a0:	0150      	lsls	r0, r2, #5
 80083a2:	4602      	mov	r2, r0
 80083a4:	460b      	mov	r3, r1
 80083a6:	4621      	mov	r1, r4
 80083a8:	1a51      	subs	r1, r2, r1
 80083aa:	6139      	str	r1, [r7, #16]
 80083ac:	4629      	mov	r1, r5
 80083ae:	eb63 0301 	sbc.w	r3, r3, r1
 80083b2:	617b      	str	r3, [r7, #20]
 80083b4:	f04f 0200 	mov.w	r2, #0
 80083b8:	f04f 0300 	mov.w	r3, #0
 80083bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80083c0:	4659      	mov	r1, fp
 80083c2:	018b      	lsls	r3, r1, #6
 80083c4:	4651      	mov	r1, sl
 80083c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80083ca:	4651      	mov	r1, sl
 80083cc:	018a      	lsls	r2, r1, #6
 80083ce:	4651      	mov	r1, sl
 80083d0:	ebb2 0801 	subs.w	r8, r2, r1
 80083d4:	4659      	mov	r1, fp
 80083d6:	eb63 0901 	sbc.w	r9, r3, r1
 80083da:	f04f 0200 	mov.w	r2, #0
 80083de:	f04f 0300 	mov.w	r3, #0
 80083e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083ee:	4690      	mov	r8, r2
 80083f0:	4699      	mov	r9, r3
 80083f2:	4623      	mov	r3, r4
 80083f4:	eb18 0303 	adds.w	r3, r8, r3
 80083f8:	60bb      	str	r3, [r7, #8]
 80083fa:	462b      	mov	r3, r5
 80083fc:	eb49 0303 	adc.w	r3, r9, r3
 8008400:	60fb      	str	r3, [r7, #12]
 8008402:	f04f 0200 	mov.w	r2, #0
 8008406:	f04f 0300 	mov.w	r3, #0
 800840a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800840e:	4629      	mov	r1, r5
 8008410:	024b      	lsls	r3, r1, #9
 8008412:	4621      	mov	r1, r4
 8008414:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008418:	4621      	mov	r1, r4
 800841a:	024a      	lsls	r2, r1, #9
 800841c:	4610      	mov	r0, r2
 800841e:	4619      	mov	r1, r3
 8008420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008422:	2200      	movs	r2, #0
 8008424:	62bb      	str	r3, [r7, #40]	; 0x28
 8008426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800842c:	f7f8 fc2c 	bl	8000c88 <__aeabi_uldivmod>
 8008430:	4602      	mov	r2, r0
 8008432:	460b      	mov	r3, r1
 8008434:	4613      	mov	r3, r2
 8008436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008438:	e058      	b.n	80084ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800843a:	4b38      	ldr	r3, [pc, #224]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	099b      	lsrs	r3, r3, #6
 8008440:	2200      	movs	r2, #0
 8008442:	4618      	mov	r0, r3
 8008444:	4611      	mov	r1, r2
 8008446:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800844a:	623b      	str	r3, [r7, #32]
 800844c:	2300      	movs	r3, #0
 800844e:	627b      	str	r3, [r7, #36]	; 0x24
 8008450:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008454:	4642      	mov	r2, r8
 8008456:	464b      	mov	r3, r9
 8008458:	f04f 0000 	mov.w	r0, #0
 800845c:	f04f 0100 	mov.w	r1, #0
 8008460:	0159      	lsls	r1, r3, #5
 8008462:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008466:	0150      	lsls	r0, r2, #5
 8008468:	4602      	mov	r2, r0
 800846a:	460b      	mov	r3, r1
 800846c:	4641      	mov	r1, r8
 800846e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008472:	4649      	mov	r1, r9
 8008474:	eb63 0b01 	sbc.w	fp, r3, r1
 8008478:	f04f 0200 	mov.w	r2, #0
 800847c:	f04f 0300 	mov.w	r3, #0
 8008480:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008484:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008488:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800848c:	ebb2 040a 	subs.w	r4, r2, sl
 8008490:	eb63 050b 	sbc.w	r5, r3, fp
 8008494:	f04f 0200 	mov.w	r2, #0
 8008498:	f04f 0300 	mov.w	r3, #0
 800849c:	00eb      	lsls	r3, r5, #3
 800849e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80084a2:	00e2      	lsls	r2, r4, #3
 80084a4:	4614      	mov	r4, r2
 80084a6:	461d      	mov	r5, r3
 80084a8:	4643      	mov	r3, r8
 80084aa:	18e3      	adds	r3, r4, r3
 80084ac:	603b      	str	r3, [r7, #0]
 80084ae:	464b      	mov	r3, r9
 80084b0:	eb45 0303 	adc.w	r3, r5, r3
 80084b4:	607b      	str	r3, [r7, #4]
 80084b6:	f04f 0200 	mov.w	r2, #0
 80084ba:	f04f 0300 	mov.w	r3, #0
 80084be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80084c2:	4629      	mov	r1, r5
 80084c4:	028b      	lsls	r3, r1, #10
 80084c6:	4621      	mov	r1, r4
 80084c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80084cc:	4621      	mov	r1, r4
 80084ce:	028a      	lsls	r2, r1, #10
 80084d0:	4610      	mov	r0, r2
 80084d2:	4619      	mov	r1, r3
 80084d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084d6:	2200      	movs	r2, #0
 80084d8:	61bb      	str	r3, [r7, #24]
 80084da:	61fa      	str	r2, [r7, #28]
 80084dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084e0:	f7f8 fbd2 	bl	8000c88 <__aeabi_uldivmod>
 80084e4:	4602      	mov	r2, r0
 80084e6:	460b      	mov	r3, r1
 80084e8:	4613      	mov	r3, r2
 80084ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80084ec:	4b0b      	ldr	r3, [pc, #44]	; (800851c <HAL_RCC_GetSysClockFreq+0x200>)
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	0c1b      	lsrs	r3, r3, #16
 80084f2:	f003 0303 	and.w	r3, r3, #3
 80084f6:	3301      	adds	r3, #1
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80084fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008500:	fbb2 f3f3 	udiv	r3, r2, r3
 8008504:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008506:	e002      	b.n	800850e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008508:	4b05      	ldr	r3, [pc, #20]	; (8008520 <HAL_RCC_GetSysClockFreq+0x204>)
 800850a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800850c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800850e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008510:	4618      	mov	r0, r3
 8008512:	3750      	adds	r7, #80	; 0x50
 8008514:	46bd      	mov	sp, r7
 8008516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800851a:	bf00      	nop
 800851c:	40023800 	.word	0x40023800
 8008520:	00f42400 	.word	0x00f42400
 8008524:	007a1200 	.word	0x007a1200

08008528 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008528:	b480      	push	{r7}
 800852a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800852c:	4b03      	ldr	r3, [pc, #12]	; (800853c <HAL_RCC_GetHCLKFreq+0x14>)
 800852e:	681b      	ldr	r3, [r3, #0]
}
 8008530:	4618      	mov	r0, r3
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	20000020 	.word	0x20000020

08008540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008544:	f7ff fff0 	bl	8008528 <HAL_RCC_GetHCLKFreq>
 8008548:	4602      	mov	r2, r0
 800854a:	4b05      	ldr	r3, [pc, #20]	; (8008560 <HAL_RCC_GetPCLK1Freq+0x20>)
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	0a9b      	lsrs	r3, r3, #10
 8008550:	f003 0307 	and.w	r3, r3, #7
 8008554:	4903      	ldr	r1, [pc, #12]	; (8008564 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008556:	5ccb      	ldrb	r3, [r1, r3]
 8008558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800855c:	4618      	mov	r0, r3
 800855e:	bd80      	pop	{r7, pc}
 8008560:	40023800 	.word	0x40023800
 8008564:	0801547c 	.word	0x0801547c

08008568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800856c:	f7ff ffdc 	bl	8008528 <HAL_RCC_GetHCLKFreq>
 8008570:	4602      	mov	r2, r0
 8008572:	4b05      	ldr	r3, [pc, #20]	; (8008588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	0b5b      	lsrs	r3, r3, #13
 8008578:	f003 0307 	and.w	r3, r3, #7
 800857c:	4903      	ldr	r1, [pc, #12]	; (800858c <HAL_RCC_GetPCLK2Freq+0x24>)
 800857e:	5ccb      	ldrb	r3, [r1, r3]
 8008580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008584:	4618      	mov	r0, r3
 8008586:	bd80      	pop	{r7, pc}
 8008588:	40023800 	.word	0x40023800
 800858c:	0801547c 	.word	0x0801547c

08008590 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d101      	bne.n	80085a2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e022      	b.n	80085e8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d105      	bne.n	80085ba <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f7fb fe9d 	bl	80042f4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2203      	movs	r2, #3
 80085be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f814 	bl	80085f0 <HAL_SD_InitCard>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d001      	beq.n	80085d2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e00a      	b.n	80085e8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80085f0:	b5b0      	push	{r4, r5, r7, lr}
 80085f2:	b08e      	sub	sp, #56	; 0x38
 80085f4:	af04      	add	r7, sp, #16
 80085f6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80085fc:	2300      	movs	r3, #0
 80085fe:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008600:	2300      	movs	r3, #0
 8008602:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008604:	2300      	movs	r3, #0
 8008606:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008608:	2300      	movs	r3, #0
 800860a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800860c:	2376      	movs	r3, #118	; 0x76
 800860e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681d      	ldr	r5, [r3, #0]
 8008614:	466c      	mov	r4, sp
 8008616:	f107 0314 	add.w	r3, r7, #20
 800861a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800861e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008622:	f107 0308 	add.w	r3, r7, #8
 8008626:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008628:	4628      	mov	r0, r5
 800862a:	f002 fd4f 	bl	800b0cc <SDIO_Init>
 800862e:	4603      	mov	r3, r0
 8008630:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008634:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008638:	2b00      	cmp	r3, #0
 800863a:	d001      	beq.n	8008640 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e04f      	b.n	80086e0 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008640:	4b29      	ldr	r3, [pc, #164]	; (80086e8 <HAL_SD_InitCard+0xf8>)
 8008642:	2200      	movs	r2, #0
 8008644:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4618      	mov	r0, r3
 800864c:	f002 fd87 	bl	800b15e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008650:	4b25      	ldr	r3, [pc, #148]	; (80086e8 <HAL_SD_InitCard+0xf8>)
 8008652:	2201      	movs	r2, #1
 8008654:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008656:	2002      	movs	r0, #2
 8008658:	f7fc fd54 	bl	8005104 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f001 f877 	bl	8009750 <SD_PowerON>
 8008662:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008664:	6a3b      	ldr	r3, [r7, #32]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00b      	beq.n	8008682 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008676:	6a3b      	ldr	r3, [r7, #32]
 8008678:	431a      	orrs	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	e02e      	b.n	80086e0 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 ff96 	bl	80095b4 <SD_InitCard>
 8008688:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00b      	beq.n	80086a8 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800869c:	6a3b      	ldr	r3, [r7, #32]
 800869e:	431a      	orrs	r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e01b      	b.n	80086e0 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80086b0:	4618      	mov	r0, r3
 80086b2:	f002 fde6 	bl	800b282 <SDMMC_CmdBlockLength>
 80086b6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086b8:	6a3b      	ldr	r3, [r7, #32]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00f      	beq.n	80086de <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a0a      	ldr	r2, [pc, #40]	; (80086ec <HAL_SD_InitCard+0xfc>)
 80086c4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086ca:	6a3b      	ldr	r3, [r7, #32]
 80086cc:	431a      	orrs	r2, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e000      	b.n	80086e0 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3728      	adds	r7, #40	; 0x28
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bdb0      	pop	{r4, r5, r7, pc}
 80086e8:	422580a0 	.word	0x422580a0
 80086ec:	004005ff 	.word	0x004005ff

080086f0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b092      	sub	sp, #72	; 0x48
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
 80086fc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80086fe:	f7fc fcf5 	bl	80050ec <HAL_GetTick>
 8008702:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d107      	bne.n	8008722 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008716:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	e1c5      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b01      	cmp	r3, #1
 800872c:	f040 81b8 	bne.w	8008aa0 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008736:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	441a      	add	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008740:	429a      	cmp	r2, r3
 8008742:	d907      	bls.n	8008754 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008748:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e1ac      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2203      	movs	r2, #3
 8008758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2200      	movs	r2, #0
 8008762:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008768:	2b01      	cmp	r3, #1
 800876a:	d002      	beq.n	8008772 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800876c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876e:	025b      	lsls	r3, r3, #9
 8008770:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008772:	f04f 33ff 	mov.w	r3, #4294967295
 8008776:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	025b      	lsls	r3, r3, #9
 800877c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800877e:	2390      	movs	r3, #144	; 0x90
 8008780:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008782:	2302      	movs	r3, #2
 8008784:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008786:	2300      	movs	r3, #0
 8008788:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800878a:	2301      	movs	r3, #1
 800878c:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f107 0214 	add.w	r2, r7, #20
 8008796:	4611      	mov	r1, r2
 8008798:	4618      	mov	r0, r3
 800879a:	f002 fd46 	bl	800b22a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d90a      	bls.n	80087ba <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2202      	movs	r2, #2
 80087a8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087b0:	4618      	mov	r0, r3
 80087b2:	f002 fdaa 	bl	800b30a <SDMMC_CmdReadMultiBlock>
 80087b6:	6478      	str	r0, [r7, #68]	; 0x44
 80087b8:	e009      	b.n	80087ce <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2201      	movs	r2, #1
 80087be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087c6:	4618      	mov	r0, r3
 80087c8:	f002 fd7d 	bl	800b2c6 <SDMMC_CmdReadSingleBlock>
 80087cc:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80087ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d012      	beq.n	80087fa <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a7e      	ldr	r2, [pc, #504]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 80087da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087e2:	431a      	orrs	r2, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2200      	movs	r2, #0
 80087f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80087f6:	2301      	movs	r3, #1
 80087f8:	e159      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80087fe:	e061      	b.n	80088c4 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008806:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800880a:	2b00      	cmp	r3, #0
 800880c:	d03c      	beq.n	8008888 <HAL_SD_ReadBlocks+0x198>
 800880e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008810:	2b00      	cmp	r3, #0
 8008812:	d039      	beq.n	8008888 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008814:	2300      	movs	r3, #0
 8008816:	643b      	str	r3, [r7, #64]	; 0x40
 8008818:	e033      	b.n	8008882 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4618      	mov	r0, r3
 8008820:	f002 fc7f 	bl	800b122 <SDIO_ReadFIFO>
 8008824:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008828:	b2da      	uxtb	r2, r3
 800882a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800882c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800882e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008830:	3301      	adds	r3, #1
 8008832:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008836:	3b01      	subs	r3, #1
 8008838:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800883a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883c:	0a1b      	lsrs	r3, r3, #8
 800883e:	b2da      	uxtb	r2, r3
 8008840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008842:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008846:	3301      	adds	r3, #1
 8008848:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800884a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800884c:	3b01      	subs	r3, #1
 800884e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008852:	0c1b      	lsrs	r3, r3, #16
 8008854:	b2da      	uxtb	r2, r3
 8008856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008858:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800885a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885c:	3301      	adds	r3, #1
 800885e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008862:	3b01      	subs	r3, #1
 8008864:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008868:	0e1b      	lsrs	r3, r3, #24
 800886a:	b2da      	uxtb	r2, r3
 800886c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800886e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008872:	3301      	adds	r3, #1
 8008874:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008876:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008878:	3b01      	subs	r3, #1
 800887a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800887c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800887e:	3301      	adds	r3, #1
 8008880:	643b      	str	r3, [r7, #64]	; 0x40
 8008882:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008884:	2b07      	cmp	r3, #7
 8008886:	d9c8      	bls.n	800881a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008888:	f7fc fc30 	bl	80050ec <HAL_GetTick>
 800888c:	4602      	mov	r2, r0
 800888e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008894:	429a      	cmp	r2, r3
 8008896:	d902      	bls.n	800889e <HAL_SD_ReadBlocks+0x1ae>
 8008898:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800889a:	2b00      	cmp	r3, #0
 800889c:	d112      	bne.n	80088c4 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a4c      	ldr	r2, [pc, #304]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 80088a4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088aa:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80088c0:	2303      	movs	r3, #3
 80088c2:	e0f4      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088ca:	f240 332a 	movw	r3, #810	; 0x32a
 80088ce:	4013      	ands	r3, r2
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d095      	beq.n	8008800 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d022      	beq.n	8008928 <HAL_SD_ReadBlocks+0x238>
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d91f      	bls.n	8008928 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ec:	2b03      	cmp	r3, #3
 80088ee:	d01b      	beq.n	8008928 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f002 fd6f 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 80088fa:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80088fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d012      	beq.n	8008928 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a33      	ldr	r2, [pc, #204]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 8008908:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800890e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008910:	431a      	orrs	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2201      	movs	r2, #1
 800891a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e0c2      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892e:	f003 0308 	and.w	r3, r3, #8
 8008932:	2b00      	cmp	r3, #0
 8008934:	d106      	bne.n	8008944 <HAL_SD_ReadBlocks+0x254>
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800893c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008940:	2b00      	cmp	r3, #0
 8008942:	d012      	beq.n	800896a <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a22      	ldr	r2, [pc, #136]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 800894a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008950:	f043 0208 	orr.w	r2, r3, #8
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e0a1      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008970:	f003 0302 	and.w	r3, r3, #2
 8008974:	2b00      	cmp	r3, #0
 8008976:	d012      	beq.n	800899e <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a15      	ldr	r2, [pc, #84]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 800897e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008984:	f043 0202 	orr.w	r2, r3, #2
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	e087      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089a4:	f003 0320 	and.w	r3, r3, #32
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d064      	beq.n	8008a76 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a08      	ldr	r2, [pc, #32]	; (80089d4 <HAL_SD_ReadBlocks+0x2e4>)
 80089b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b8:	f043 0220 	orr.w	r2, r3, #32
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e06d      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
 80089d2:	bf00      	nop
 80089d4:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4618      	mov	r0, r3
 80089de:	f002 fba0 	bl	800b122 <SDIO_ReadFIFO>
 80089e2:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80089e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ea:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80089ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ee:	3301      	adds	r3, #1
 80089f0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80089f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089f4:	3b01      	subs	r3, #1
 80089f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80089f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089fa:	0a1b      	lsrs	r3, r3, #8
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a00:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a04:	3301      	adds	r3, #1
 8008a06:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a10:	0c1b      	lsrs	r3, r3, #16
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a16:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a20:	3b01      	subs	r3, #1
 8008a22:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a26:	0e1b      	lsrs	r3, r3, #24
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a2c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a30:	3301      	adds	r3, #1
 8008a32:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a36:	3b01      	subs	r3, #1
 8008a38:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008a3a:	f7fc fb57 	bl	80050ec <HAL_GetTick>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d902      	bls.n	8008a50 <HAL_SD_ReadBlocks+0x360>
 8008a4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d112      	bne.n	8008a76 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a18      	ldr	r2, [pc, #96]	; (8008ab8 <HAL_SD_ReadBlocks+0x3c8>)
 8008a56:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e01b      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d002      	beq.n	8008a8a <HAL_SD_ReadBlocks+0x39a>
 8008a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1a6      	bne.n	80089d8 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a92:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	e006      	b.n	8008aae <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
  }
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3748      	adds	r7, #72	; 0x48
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	004005ff 	.word	0x004005ff

08008abc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b092      	sub	sp, #72	; 0x48
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
 8008ac8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008aca:	f7fc fb0f 	bl	80050ec <HAL_GetTick>
 8008ace:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d107      	bne.n	8008aee <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e16d      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	f040 8160 	bne.w	8008dbc <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008b02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	441a      	add	r2, r3
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d907      	bls.n	8008b20 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b14:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e154      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2203      	movs	r2, #3
 8008b24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d002      	beq.n	8008b3e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3a:	025b      	lsls	r3, r3, #9
 8008b3c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b42:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	025b      	lsls	r3, r3, #9
 8008b48:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008b4a:	2390      	movs	r3, #144	; 0x90
 8008b4c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008b52:	2300      	movs	r3, #0
 8008b54:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008b56:	2301      	movs	r3, #1
 8008b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f107 0218 	add.w	r2, r7, #24
 8008b62:	4611      	mov	r1, r2
 8008b64:	4618      	mov	r0, r3
 8008b66:	f002 fb60 	bl	800b22a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d90a      	bls.n	8008b86 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2220      	movs	r2, #32
 8008b74:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f002 fc08 	bl	800b392 <SDMMC_CmdWriteMultiBlock>
 8008b82:	6478      	str	r0, [r7, #68]	; 0x44
 8008b84:	e009      	b.n	8008b9a <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2210      	movs	r2, #16
 8008b8a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b92:	4618      	mov	r0, r3
 8008b94:	f002 fbdb 	bl	800b34e <SDMMC_CmdWriteSingleBlock>
 8008b98:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d012      	beq.n	8008bc6 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a8b      	ldr	r2, [pc, #556]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008ba6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bae:	431a      	orrs	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e101      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008bc6:	69fb      	ldr	r3, [r7, #28]
 8008bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008bca:	e065      	b.n	8008c98 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d040      	beq.n	8008c5c <HAL_SD_WriteBlocks+0x1a0>
 8008bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d03d      	beq.n	8008c5c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008be0:	2300      	movs	r3, #0
 8008be2:	643b      	str	r3, [r7, #64]	; 0x40
 8008be4:	e037      	b.n	8008c56 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bee:	3301      	adds	r3, #1
 8008bf0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	021a      	lsls	r2, r3, #8
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c06:	3301      	adds	r3, #1
 8008c08:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	041a      	lsls	r2, r3, #16
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c1e:	3301      	adds	r3, #1
 8008c20:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c24:	3b01      	subs	r3, #1
 8008c26:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	061a      	lsls	r2, r3, #24
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	4313      	orrs	r3, r2
 8008c32:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c36:	3301      	adds	r3, #1
 8008c38:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f107 0214 	add.w	r2, r7, #20
 8008c48:	4611      	mov	r1, r2
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f002 fa76 	bl	800b13c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c52:	3301      	adds	r3, #1
 8008c54:	643b      	str	r3, [r7, #64]	; 0x40
 8008c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c58:	2b07      	cmp	r3, #7
 8008c5a:	d9c4      	bls.n	8008be6 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008c5c:	f7fc fa46 	bl	80050ec <HAL_GetTick>
 8008c60:	4602      	mov	r2, r0
 8008c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c64:	1ad3      	subs	r3, r2, r3
 8008c66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d902      	bls.n	8008c72 <HAL_SD_WriteBlocks+0x1b6>
 8008c6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d112      	bne.n	8008c98 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a57      	ldr	r2, [pc, #348]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008c78:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c80:	431a      	orrs	r2, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e098      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c9e:	f240 331a 	movw	r3, #794	; 0x31a
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d091      	beq.n	8008bcc <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d022      	beq.n	8008cfc <HAL_SD_WriteBlocks+0x240>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d91f      	bls.n	8008cfc <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cc0:	2b03      	cmp	r3, #3
 8008cc2:	d01b      	beq.n	8008cfc <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f002 fb85 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 8008cce:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d012      	beq.n	8008cfc <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a3e      	ldr	r2, [pc, #248]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008cdc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ce2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ce4:	431a      	orrs	r2, r3
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e066      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d02:	f003 0308 	and.w	r3, r3, #8
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d106      	bne.n	8008d18 <HAL_SD_WriteBlocks+0x25c>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d012      	beq.n	8008d3e <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a2d      	ldr	r2, [pc, #180]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008d1e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d24:	f043 0208 	orr.w	r2, r3, #8
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2200      	movs	r2, #0
 8008d38:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e045      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d44:	f003 0302 	and.w	r3, r3, #2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d012      	beq.n	8008d72 <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a20      	ldr	r2, [pc, #128]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008d52:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d58:	f043 0202 	orr.w	r2, r3, #2
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e02b      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d78:	f003 0310 	and.w	r3, r3, #16
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d012      	beq.n	8008da6 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a13      	ldr	r2, [pc, #76]	; (8008dd4 <HAL_SD_WriteBlocks+0x318>)
 8008d86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d8c:	f043 0210 	orr.w	r2, r3, #16
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e011      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f240 523a 	movw	r2, #1338	; 0x53a
 8008dae:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008db8:	2300      	movs	r3, #0
 8008dba:	e006      	b.n	8008dca <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
  }
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3748      	adds	r7, #72	; 0x48
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	004005ff 	.word	0x004005ff

08008dd8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008de4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d008      	beq.n	8008e06 <HAL_SD_IRQHandler+0x2e>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f003 0308 	and.w	r3, r3, #8
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d003      	beq.n	8008e06 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fd5c 	bl	80098bc <SD_Read_IT>
 8008e04:	e165      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 808f 	beq.w	8008f34 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e1e:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e26:	687a      	ldr	r2, [r7, #4]
 8008e28:	6812      	ldr	r2, [r2, #0]
 8008e2a:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8008e2e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008e32:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f022 0201 	bic.w	r2, r2, #1
 8008e42:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f003 0308 	and.w	r3, r3, #8
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d039      	beq.n	8008ec2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f003 0302 	and.w	r3, r3, #2
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d104      	bne.n	8008e62 <HAL_SD_IRQHandler+0x8a>
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f003 0320 	and.w	r3, r3, #32
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d011      	beq.n	8008e86 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4618      	mov	r0, r3
 8008e68:	f002 fab6 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 8008e6c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d008      	beq.n	8008e86 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	431a      	orrs	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 f92f 	bl	80090e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f240 523a 	movw	r2, #1338	; 0x53a
 8008e8e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d104      	bne.n	8008eb2 <HAL_SD_IRQHandler+0xda>
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f003 0302 	and.w	r3, r3, #2
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d003      	beq.n	8008eba <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f003 fb82 	bl	800c5bc <HAL_SD_RxCpltCallback>
 8008eb8:	e10b      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f003 fb74 	bl	800c5a8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008ec0:	e107      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f000 8102 	beq.w	80090d2 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f003 0320 	and.w	r3, r3, #32
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d011      	beq.n	8008efc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4618      	mov	r0, r3
 8008ede:	f002 fa7b 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 8008ee2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d008      	beq.n	8008efc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	431a      	orrs	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f8f4 	bl	80090e4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f040 80e5 	bne.w	80090d2 <HAL_SD_IRQHandler+0x2fa>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f003 0302 	and.w	r3, r3, #2
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f040 80df 	bne.w	80090d2 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f022 0208 	bic.w	r2, r2, #8
 8008f22:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f003 fb3b 	bl	800c5a8 <HAL_SD_TxCpltCallback>
}
 8008f32:	e0ce      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d008      	beq.n	8008f54 <HAL_SD_IRQHandler+0x17c>
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f003 0308 	and.w	r3, r3, #8
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d003      	beq.n	8008f54 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 fd06 	bl	800995e <SD_Write_IT>
 8008f52:	e0be      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f5a:	f240 233a 	movw	r3, #570	; 0x23a
 8008f5e:	4013      	ands	r3, r2
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 80b6 	beq.w	80090d2 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f6c:	f003 0302 	and.w	r3, r3, #2
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d005      	beq.n	8008f80 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f78:	f043 0202 	orr.w	r2, r3, #2
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f86:	f003 0308 	and.w	r3, r3, #8
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d005      	beq.n	8008f9a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f92:	f043 0208 	orr.w	r2, r3, #8
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fa0:	f003 0320 	and.w	r3, r3, #32
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d005      	beq.n	8008fb4 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fac:	f043 0220 	orr.w	r2, r3, #32
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fba:	f003 0310 	and.w	r3, r3, #16
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d005      	beq.n	8008fce <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc6:	f043 0210 	orr.w	r2, r3, #16
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d005      	beq.n	8008fe8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe0:	f043 0208 	orr.w	r2, r3, #8
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f240 723a 	movw	r2, #1850	; 0x73a
 8008ff0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	6812      	ldr	r2, [r2, #0]
 8008ffc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8009000:	f023 0302 	bic.w	r3, r3, #2
 8009004:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4618      	mov	r0, r3
 800900c:	f002 f9e4 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 8009010:	4602      	mov	r2, r0
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009016:	431a      	orrs	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f003 0308 	and.w	r3, r3, #8
 8009022:	2b00      	cmp	r3, #0
 8009024:	d00a      	beq.n	800903c <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f855 	bl	80090e4 <HAL_SD_ErrorCallback>
}
 800903a:	e04a      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009042:	2b00      	cmp	r3, #0
 8009044:	d045      	beq.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f003 0310 	and.w	r3, r3, #16
 800904c:	2b00      	cmp	r3, #0
 800904e:	d104      	bne.n	800905a <HAL_SD_IRQHandler+0x282>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f003 0320 	and.w	r3, r3, #32
 8009056:	2b00      	cmp	r3, #0
 8009058:	d011      	beq.n	800907e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800905e:	4a1f      	ldr	r2, [pc, #124]	; (80090dc <HAL_SD_IRQHandler+0x304>)
 8009060:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009066:	4618      	mov	r0, r3
 8009068:	f7fc fa88 	bl	800557c <HAL_DMA_Abort_IT>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d02f      	beq.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fa2e 	bl	80094d8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800907c:	e029      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f003 0301 	and.w	r3, r3, #1
 8009084:	2b00      	cmp	r3, #0
 8009086:	d104      	bne.n	8009092 <HAL_SD_IRQHandler+0x2ba>
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f003 0302 	and.w	r3, r3, #2
 800908e:	2b00      	cmp	r3, #0
 8009090:	d011      	beq.n	80090b6 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009096:	4a12      	ldr	r2, [pc, #72]	; (80090e0 <HAL_SD_IRQHandler+0x308>)
 8009098:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909e:	4618      	mov	r0, r3
 80090a0:	f7fc fa6c 	bl	800557c <HAL_DMA_Abort_IT>
 80090a4:	4603      	mov	r3, r0
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d013      	beq.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ae:	4618      	mov	r0, r3
 80090b0:	f000 fa49 	bl	8009546 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80090b4:	e00d      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2201      	movs	r2, #1
 80090c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f003 fa62 	bl	800c594 <HAL_SD_AbortCallback>
}
 80090d0:	e7ff      	b.n	80090d2 <HAL_SD_IRQHandler+0x2fa>
 80090d2:	bf00      	nop
 80090d4:	3710      	adds	r7, #16
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	080094d9 	.word	0x080094d9
 80090e0:	08009547 	.word	0x08009547

080090e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80090ec:	bf00      	nop
 80090ee:	370c      	adds	r7, #12
 80090f0:	46bd      	mov	sp, r7
 80090f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f6:	4770      	bx	lr

080090f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009106:	0f9b      	lsrs	r3, r3, #30
 8009108:	b2da      	uxtb	r2, r3
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009112:	0e9b      	lsrs	r3, r3, #26
 8009114:	b2db      	uxtb	r3, r3
 8009116:	f003 030f 	and.w	r3, r3, #15
 800911a:	b2da      	uxtb	r2, r3
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009124:	0e1b      	lsrs	r3, r3, #24
 8009126:	b2db      	uxtb	r3, r3
 8009128:	f003 0303 	and.w	r3, r3, #3
 800912c:	b2da      	uxtb	r2, r3
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009136:	0c1b      	lsrs	r3, r3, #16
 8009138:	b2da      	uxtb	r2, r3
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009142:	0a1b      	lsrs	r3, r3, #8
 8009144:	b2da      	uxtb	r2, r3
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800914e:	b2da      	uxtb	r2, r3
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009158:	0d1b      	lsrs	r3, r3, #20
 800915a:	b29a      	uxth	r2, r3
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009164:	0c1b      	lsrs	r3, r3, #16
 8009166:	b2db      	uxtb	r3, r3
 8009168:	f003 030f 	and.w	r3, r3, #15
 800916c:	b2da      	uxtb	r2, r3
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009176:	0bdb      	lsrs	r3, r3, #15
 8009178:	b2db      	uxtb	r3, r3
 800917a:	f003 0301 	and.w	r3, r3, #1
 800917e:	b2da      	uxtb	r2, r3
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009188:	0b9b      	lsrs	r3, r3, #14
 800918a:	b2db      	uxtb	r3, r3
 800918c:	f003 0301 	and.w	r3, r3, #1
 8009190:	b2da      	uxtb	r2, r3
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800919a:	0b5b      	lsrs	r3, r3, #13
 800919c:	b2db      	uxtb	r3, r3
 800919e:	f003 0301 	and.w	r3, r3, #1
 80091a2:	b2da      	uxtb	r2, r3
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091ac:	0b1b      	lsrs	r3, r3, #12
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	f003 0301 	and.w	r3, r3, #1
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	2200      	movs	r2, #0
 80091be:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d163      	bne.n	8009290 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091cc:	009a      	lsls	r2, r3, #2
 80091ce:	f640 73fc 	movw	r3, #4092	; 0xffc
 80091d2:	4013      	ands	r3, r2
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80091d8:	0f92      	lsrs	r2, r2, #30
 80091da:	431a      	orrs	r2, r3
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091e4:	0edb      	lsrs	r3, r3, #27
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	f003 0307 	and.w	r3, r3, #7
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091f6:	0e1b      	lsrs	r3, r3, #24
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	f003 0307 	and.w	r3, r3, #7
 80091fe:	b2da      	uxtb	r2, r3
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009208:	0d5b      	lsrs	r3, r3, #21
 800920a:	b2db      	uxtb	r3, r3
 800920c:	f003 0307 	and.w	r3, r3, #7
 8009210:	b2da      	uxtb	r2, r3
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800921a:	0c9b      	lsrs	r3, r3, #18
 800921c:	b2db      	uxtb	r3, r3
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	b2da      	uxtb	r2, r3
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800922c:	0bdb      	lsrs	r3, r3, #15
 800922e:	b2db      	uxtb	r3, r3
 8009230:	f003 0307 	and.w	r3, r3, #7
 8009234:	b2da      	uxtb	r2, r3
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	1c5a      	adds	r2, r3, #1
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	7e1b      	ldrb	r3, [r3, #24]
 8009248:	b2db      	uxtb	r3, r3
 800924a:	f003 0307 	and.w	r3, r3, #7
 800924e:	3302      	adds	r3, #2
 8009250:	2201      	movs	r2, #1
 8009252:	fa02 f303 	lsl.w	r3, r2, r3
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800925a:	fb03 f202 	mul.w	r2, r3, r2
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	7a1b      	ldrb	r3, [r3, #8]
 8009266:	b2db      	uxtb	r3, r3
 8009268:	f003 030f 	and.w	r3, r3, #15
 800926c:	2201      	movs	r2, #1
 800926e:	409a      	lsls	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800927c:	0a52      	lsrs	r2, r2, #9
 800927e:	fb03 f202 	mul.w	r2, r3, r2
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800928c:	661a      	str	r2, [r3, #96]	; 0x60
 800928e:	e031      	b.n	80092f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009294:	2b01      	cmp	r3, #1
 8009296:	d11d      	bne.n	80092d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800929c:	041b      	lsls	r3, r3, #16
 800929e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092a6:	0c1b      	lsrs	r3, r3, #16
 80092a8:	431a      	orrs	r2, r3
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	691b      	ldr	r3, [r3, #16]
 80092b2:	3301      	adds	r3, #1
 80092b4:	029a      	lsls	r2, r3, #10
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80092c8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	661a      	str	r2, [r3, #96]	; 0x60
 80092d2:	e00f      	b.n	80092f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a58      	ldr	r2, [pc, #352]	; (800943c <HAL_SD_GetCardCSD+0x344>)
 80092da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80092f0:	2301      	movs	r3, #1
 80092f2:	e09d      	b.n	8009430 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092f8:	0b9b      	lsrs	r3, r3, #14
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	f003 0301 	and.w	r3, r3, #1
 8009300:	b2da      	uxtb	r2, r3
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800930a:	09db      	lsrs	r3, r3, #7
 800930c:	b2db      	uxtb	r3, r3
 800930e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009312:	b2da      	uxtb	r2, r3
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800931c:	b2db      	uxtb	r3, r3
 800931e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009322:	b2da      	uxtb	r2, r3
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800932c:	0fdb      	lsrs	r3, r3, #31
 800932e:	b2da      	uxtb	r2, r3
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009338:	0f5b      	lsrs	r3, r3, #29
 800933a:	b2db      	uxtb	r3, r3
 800933c:	f003 0303 	and.w	r3, r3, #3
 8009340:	b2da      	uxtb	r2, r3
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800934a:	0e9b      	lsrs	r3, r3, #26
 800934c:	b2db      	uxtb	r3, r3
 800934e:	f003 0307 	and.w	r3, r3, #7
 8009352:	b2da      	uxtb	r2, r3
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800935c:	0d9b      	lsrs	r3, r3, #22
 800935e:	b2db      	uxtb	r3, r3
 8009360:	f003 030f 	and.w	r3, r3, #15
 8009364:	b2da      	uxtb	r2, r3
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800936e:	0d5b      	lsrs	r3, r3, #21
 8009370:	b2db      	uxtb	r3, r3
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	b2da      	uxtb	r2, r3
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800938a:	0c1b      	lsrs	r3, r3, #16
 800938c:	b2db      	uxtb	r3, r3
 800938e:	f003 0301 	and.w	r3, r3, #1
 8009392:	b2da      	uxtb	r2, r3
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939e:	0bdb      	lsrs	r3, r3, #15
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	f003 0301 	and.w	r3, r3, #1
 80093a6:	b2da      	uxtb	r2, r3
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b2:	0b9b      	lsrs	r3, r3, #14
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	f003 0301 	and.w	r3, r3, #1
 80093ba:	b2da      	uxtb	r2, r3
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093c6:	0b5b      	lsrs	r3, r3, #13
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	b2da      	uxtb	r2, r3
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093da:	0b1b      	lsrs	r3, r3, #12
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	b2da      	uxtb	r2, r3
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093ee:	0a9b      	lsrs	r3, r3, #10
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	f003 0303 	and.w	r3, r3, #3
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009402:	0a1b      	lsrs	r3, r3, #8
 8009404:	b2db      	uxtb	r3, r3
 8009406:	f003 0303 	and.w	r3, r3, #3
 800940a:	b2da      	uxtb	r2, r3
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009416:	085b      	lsrs	r3, r3, #1
 8009418:	b2db      	uxtb	r3, r3
 800941a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800941e:	b2da      	uxtb	r2, r3
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	2201      	movs	r2, #1
 800942a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	370c      	adds	r7, #12
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr
 800943c:	004005ff 	.word	0x004005ff

08009440 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009440:	b480      	push	{r7}
 8009442:	b083      	sub	sp, #12
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80094a0:	2300      	movs	r3, #0
 80094a2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80094a4:	f107 030c 	add.w	r3, r7, #12
 80094a8:	4619      	mov	r1, r3
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 f9de 	bl	800986c <SD_SendStatus>
 80094b0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d005      	beq.n	80094c4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	431a      	orrs	r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	0a5b      	lsrs	r3, r3, #9
 80094c8:	f003 030f 	and.w	r3, r3, #15
 80094cc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80094ce:	693b      	ldr	r3, [r7, #16]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3718      	adds	r7, #24
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80094ee:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f7ff ffd1 	bl	8009498 <HAL_SD_GetCardState>
 80094f6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2201      	movs	r2, #1
 80094fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2200      	movs	r2, #0
 8009504:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	2b06      	cmp	r3, #6
 800950a:	d002      	beq.n	8009512 <SD_DMATxAbort+0x3a>
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	2b05      	cmp	r3, #5
 8009510:	d10a      	bne.n	8009528 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4618      	mov	r0, r3
 8009518:	f001 ff5e 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 800951c:	4602      	mov	r2, r0
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009522:	431a      	orrs	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952c:	2b00      	cmp	r3, #0
 800952e:	d103      	bne.n	8009538 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009530:	68f8      	ldr	r0, [r7, #12]
 8009532:	f003 f82f 	bl	800c594 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009536:	e002      	b.n	800953e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009538:	68f8      	ldr	r0, [r7, #12]
 800953a:	f7ff fdd3 	bl	80090e4 <HAL_SD_ErrorCallback>
}
 800953e:	bf00      	nop
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}

08009546 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b084      	sub	sp, #16
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009552:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f240 523a 	movw	r2, #1338	; 0x53a
 800955c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800955e:	68f8      	ldr	r0, [r7, #12]
 8009560:	f7ff ff9a 	bl	8009498 <HAL_SD_GetCardState>
 8009564:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b06      	cmp	r3, #6
 8009578:	d002      	beq.n	8009580 <SD_DMARxAbort+0x3a>
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	2b05      	cmp	r3, #5
 800957e:	d10a      	bne.n	8009596 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4618      	mov	r0, r3
 8009586:	f001 ff27 	bl	800b3d8 <SDMMC_CmdStopTransfer>
 800958a:	4602      	mov	r2, r0
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009590:	431a      	orrs	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959a:	2b00      	cmp	r3, #0
 800959c:	d103      	bne.n	80095a6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f002 fff8 	bl	800c594 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80095a4:	e002      	b.n	80095ac <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f7ff fd9c 	bl	80090e4 <HAL_SD_ErrorCallback>
}
 80095ac:	bf00      	nop
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80095b4:	b5b0      	push	{r4, r5, r7, lr}
 80095b6:	b094      	sub	sp, #80	; 0x50
 80095b8:	af04      	add	r7, sp, #16
 80095ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80095bc:	2301      	movs	r3, #1
 80095be:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4618      	mov	r0, r3
 80095c6:	f001 fdd8 	bl	800b17a <SDIO_GetPowerState>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d102      	bne.n	80095d6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80095d0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80095d4:	e0b8      	b.n	8009748 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095da:	2b03      	cmp	r3, #3
 80095dc:	d02f      	beq.n	800963e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4618      	mov	r0, r3
 80095e4:	f001 ffbf 	bl	800b566 <SDMMC_CmdSendCID>
 80095e8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80095ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d001      	beq.n	80095f4 <SD_InitCard+0x40>
    {
      return errorstate;
 80095f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095f2:	e0a9      	b.n	8009748 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	2100      	movs	r1, #0
 80095fa:	4618      	mov	r0, r3
 80095fc:	f001 fe02 	bl	800b204 <SDIO_GetResponse>
 8009600:	4602      	mov	r2, r0
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2104      	movs	r1, #4
 800960c:	4618      	mov	r0, r3
 800960e:	f001 fdf9 	bl	800b204 <SDIO_GetResponse>
 8009612:	4602      	mov	r2, r0
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2108      	movs	r1, #8
 800961e:	4618      	mov	r0, r3
 8009620:	f001 fdf0 	bl	800b204 <SDIO_GetResponse>
 8009624:	4602      	mov	r2, r0
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	210c      	movs	r1, #12
 8009630:	4618      	mov	r0, r3
 8009632:	f001 fde7 	bl	800b204 <SDIO_GetResponse>
 8009636:	4602      	mov	r2, r0
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009642:	2b03      	cmp	r3, #3
 8009644:	d00d      	beq.n	8009662 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f107 020e 	add.w	r2, r7, #14
 800964e:	4611      	mov	r1, r2
 8009650:	4618      	mov	r0, r3
 8009652:	f001 ffc5 	bl	800b5e0 <SDMMC_CmdSetRelAdd>
 8009656:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800965a:	2b00      	cmp	r3, #0
 800965c:	d001      	beq.n	8009662 <SD_InitCard+0xae>
    {
      return errorstate;
 800965e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009660:	e072      	b.n	8009748 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009666:	2b03      	cmp	r3, #3
 8009668:	d036      	beq.n	80096d8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800966a:	89fb      	ldrh	r3, [r7, #14]
 800966c:	461a      	mov	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800967a:	041b      	lsls	r3, r3, #16
 800967c:	4619      	mov	r1, r3
 800967e:	4610      	mov	r0, r2
 8009680:	f001 ff8f 	bl	800b5a2 <SDMMC_CmdSendCSD>
 8009684:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009688:	2b00      	cmp	r3, #0
 800968a:	d001      	beq.n	8009690 <SD_InitCard+0xdc>
    {
      return errorstate;
 800968c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800968e:	e05b      	b.n	8009748 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2100      	movs	r1, #0
 8009696:	4618      	mov	r0, r3
 8009698:	f001 fdb4 	bl	800b204 <SDIO_GetResponse>
 800969c:	4602      	mov	r2, r0
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2104      	movs	r1, #4
 80096a8:	4618      	mov	r0, r3
 80096aa:	f001 fdab 	bl	800b204 <SDIO_GetResponse>
 80096ae:	4602      	mov	r2, r0
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2108      	movs	r1, #8
 80096ba:	4618      	mov	r0, r3
 80096bc:	f001 fda2 	bl	800b204 <SDIO_GetResponse>
 80096c0:	4602      	mov	r2, r0
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	210c      	movs	r1, #12
 80096cc:	4618      	mov	r0, r3
 80096ce:	f001 fd99 	bl	800b204 <SDIO_GetResponse>
 80096d2:	4602      	mov	r2, r0
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2104      	movs	r1, #4
 80096de:	4618      	mov	r0, r3
 80096e0:	f001 fd90 	bl	800b204 <SDIO_GetResponse>
 80096e4:	4603      	mov	r3, r0
 80096e6:	0d1a      	lsrs	r2, r3, #20
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80096ec:	f107 0310 	add.w	r3, r7, #16
 80096f0:	4619      	mov	r1, r3
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7ff fd00 	bl	80090f8 <HAL_SD_GetCardCSD>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80096fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009702:	e021      	b.n	8009748 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6819      	ldr	r1, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800970c:	041b      	lsls	r3, r3, #16
 800970e:	2200      	movs	r2, #0
 8009710:	461c      	mov	r4, r3
 8009712:	4615      	mov	r5, r2
 8009714:	4622      	mov	r2, r4
 8009716:	462b      	mov	r3, r5
 8009718:	4608      	mov	r0, r1
 800971a:	f001 fe7f 	bl	800b41c <SDMMC_CmdSelDesel>
 800971e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009722:	2b00      	cmp	r3, #0
 8009724:	d001      	beq.n	800972a <SD_InitCard+0x176>
  {
    return errorstate;
 8009726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009728:	e00e      	b.n	8009748 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681d      	ldr	r5, [r3, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	466c      	mov	r4, sp
 8009732:	f103 0210 	add.w	r2, r3, #16
 8009736:	ca07      	ldmia	r2, {r0, r1, r2}
 8009738:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800973c:	3304      	adds	r3, #4
 800973e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009740:	4628      	mov	r0, r5
 8009742:	f001 fcc3 	bl	800b0cc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009746:	2300      	movs	r3, #0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3740      	adds	r7, #64	; 0x40
 800974c:	46bd      	mov	sp, r7
 800974e:	bdb0      	pop	{r4, r5, r7, pc}

08009750 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b086      	sub	sp, #24
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009758:	2300      	movs	r3, #0
 800975a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800975c:	2300      	movs	r3, #0
 800975e:	617b      	str	r3, [r7, #20]
 8009760:	2300      	movs	r3, #0
 8009762:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4618      	mov	r0, r3
 800976a:	f001 fe7a 	bl	800b462 <SDMMC_CmdGoIdleState>
 800976e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d001      	beq.n	800977a <SD_PowerON+0x2a>
  {
    return errorstate;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	e072      	b.n	8009860 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4618      	mov	r0, r3
 8009780:	f001 fe8d 	bl	800b49e <SDMMC_CmdOperCond>
 8009784:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00d      	beq.n	80097a8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4618      	mov	r0, r3
 8009798:	f001 fe63 	bl	800b462 <SDMMC_CmdGoIdleState>
 800979c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d004      	beq.n	80097ae <SD_PowerON+0x5e>
    {
      return errorstate;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	e05b      	b.n	8009860 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d137      	bne.n	8009826 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2100      	movs	r1, #0
 80097bc:	4618      	mov	r0, r3
 80097be:	f001 fe8d 	bl	800b4dc <SDMMC_CmdAppCommand>
 80097c2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d02d      	beq.n	8009826 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80097ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80097ce:	e047      	b.n	8009860 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2100      	movs	r1, #0
 80097d6:	4618      	mov	r0, r3
 80097d8:	f001 fe80 	bl	800b4dc <SDMMC_CmdAppCommand>
 80097dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d001      	beq.n	80097e8 <SD_PowerON+0x98>
    {
      return errorstate;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	e03b      	b.n	8009860 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	491e      	ldr	r1, [pc, #120]	; (8009868 <SD_PowerON+0x118>)
 80097ee:	4618      	mov	r0, r3
 80097f0:	f001 fe96 	bl	800b520 <SDMMC_CmdAppOperCommand>
 80097f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d002      	beq.n	8009802 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80097fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009800:	e02e      	b.n	8009860 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2100      	movs	r1, #0
 8009808:	4618      	mov	r0, r3
 800980a:	f001 fcfb 	bl	800b204 <SDIO_GetResponse>
 800980e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	0fdb      	lsrs	r3, r3, #31
 8009814:	2b01      	cmp	r3, #1
 8009816:	d101      	bne.n	800981c <SD_PowerON+0xcc>
 8009818:	2301      	movs	r3, #1
 800981a:	e000      	b.n	800981e <SD_PowerON+0xce>
 800981c:	2300      	movs	r3, #0
 800981e:	613b      	str	r3, [r7, #16]

    count++;
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	3301      	adds	r3, #1
 8009824:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800982c:	4293      	cmp	r3, r2
 800982e:	d802      	bhi.n	8009836 <SD_PowerON+0xe6>
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d0cc      	beq.n	80097d0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800983c:	4293      	cmp	r3, r2
 800983e:	d902      	bls.n	8009846 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009840:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009844:	e00c      	b.n	8009860 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800984c:	2b00      	cmp	r3, #0
 800984e:	d003      	beq.n	8009858 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	645a      	str	r2, [r3, #68]	; 0x44
 8009856:	e002      	b.n	800985e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	3718      	adds	r7, #24
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	c1100000 	.word	0xc1100000

0800986c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d102      	bne.n	8009882 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800987c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009880:	e018      	b.n	80098b4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800988a:	041b      	lsls	r3, r3, #16
 800988c:	4619      	mov	r1, r3
 800988e:	4610      	mov	r0, r2
 8009890:	f001 fec7 	bl	800b622 <SDMMC_CmdSendStatus>
 8009894:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	e009      	b.n	80098b4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2100      	movs	r1, #0
 80098a6:	4618      	mov	r0, r3
 80098a8:	f001 fcac 	bl	800b204 <SDIO_GetResponse>
 80098ac:	4602      	mov	r2, r0
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098c8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ce:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d03f      	beq.n	8009956 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80098d6:	2300      	movs	r3, #0
 80098d8:	617b      	str	r3, [r7, #20]
 80098da:	e033      	b.n	8009944 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f001 fc1e 	bl	800b122 <SDIO_ReadFIFO>
 80098e6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	b2da      	uxtb	r2, r3
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	701a      	strb	r2, [r3, #0]
      tmp++;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	3301      	adds	r3, #1
 80098f4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	3b01      	subs	r3, #1
 80098fa:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	0a1b      	lsrs	r3, r3, #8
 8009900:	b2da      	uxtb	r2, r3
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3301      	adds	r3, #1
 800990a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	3b01      	subs	r3, #1
 8009910:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	0c1b      	lsrs	r3, r3, #16
 8009916:	b2da      	uxtb	r2, r3
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	3301      	adds	r3, #1
 8009920:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	3b01      	subs	r3, #1
 8009926:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	0e1b      	lsrs	r3, r3, #24
 800992c:	b2da      	uxtb	r2, r3
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	3301      	adds	r3, #1
 8009936:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	3b01      	subs	r3, #1
 800993c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	3301      	adds	r3, #1
 8009942:	617b      	str	r3, [r7, #20]
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	2b07      	cmp	r3, #7
 8009948:	d9c8      	bls.n	80098dc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009956:	bf00      	nop
 8009958:	3718      	adds	r7, #24
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}

0800995e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b086      	sub	sp, #24
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a1b      	ldr	r3, [r3, #32]
 800996a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009970:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009972:	693b      	ldr	r3, [r7, #16]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d043      	beq.n	8009a00 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009978:	2300      	movs	r3, #0
 800997a:	617b      	str	r3, [r7, #20]
 800997c:	e037      	b.n	80099ee <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	3301      	adds	r3, #1
 8009988:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	3b01      	subs	r3, #1
 800998e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	021a      	lsls	r2, r3, #8
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	4313      	orrs	r3, r2
 800999a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	3301      	adds	r3, #1
 80099a0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	3b01      	subs	r3, #1
 80099a6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	041a      	lsls	r2, r3, #16
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	3301      	adds	r3, #1
 80099b8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	3b01      	subs	r3, #1
 80099be:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	061a      	lsls	r2, r3, #24
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	4313      	orrs	r3, r2
 80099ca:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	3301      	adds	r3, #1
 80099d0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	3b01      	subs	r3, #1
 80099d6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f107 0208 	add.w	r2, r7, #8
 80099e0:	4611      	mov	r1, r2
 80099e2:	4618      	mov	r0, r3
 80099e4:	f001 fbaa 	bl	800b13c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	3301      	adds	r3, #1
 80099ec:	617b      	str	r3, [r7, #20]
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	2b07      	cmp	r3, #7
 80099f2:	d9c4      	bls.n	800997e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	693a      	ldr	r2, [r7, #16]
 80099fe:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009a00:	bf00      	nop
 8009a02:	3718      	adds	r7, #24
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b082      	sub	sp, #8
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d101      	bne.n	8009a1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	e07b      	b.n	8009b12 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d108      	bne.n	8009a34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a2a:	d009      	beq.n	8009a40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	61da      	str	r2, [r3, #28]
 8009a32:	e005      	b.n	8009a40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2200      	movs	r2, #0
 8009a38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d106      	bne.n	8009a60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7fa fd4a 	bl	80044f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2202      	movs	r2, #2
 8009a64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009a88:	431a      	orrs	r2, r3
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a92:	431a      	orrs	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	f003 0302 	and.w	r3, r3, #2
 8009a9c:	431a      	orrs	r2, r3
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	f003 0301 	and.w	r3, r3, #1
 8009aa6:	431a      	orrs	r2, r3
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	699b      	ldr	r3, [r3, #24]
 8009aac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ab0:	431a      	orrs	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009aba:	431a      	orrs	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a1b      	ldr	r3, [r3, #32]
 8009ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ac4:	ea42 0103 	orr.w	r1, r2, r3
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009acc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	430a      	orrs	r2, r1
 8009ad6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	0c1b      	lsrs	r3, r3, #16
 8009ade:	f003 0104 	and.w	r1, r3, #4
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae6:	f003 0210 	and.w	r2, r3, #16
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	430a      	orrs	r2, r1
 8009af0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	69da      	ldr	r2, [r3, #28]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3708      	adds	r7, #8
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}

08009b1a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009b1a:	b580      	push	{r7, lr}
 8009b1c:	b082      	sub	sp, #8
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d101      	bne.n	8009b2c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	e01a      	b.n	8009b62 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2202      	movs	r2, #2
 8009b30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b42:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f7fa fd53 	bl	80045f0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009b60:	2300      	movs	r3, #0
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3708      	adds	r7, #8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b6a:	b580      	push	{r7, lr}
 8009b6c:	b088      	sub	sp, #32
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	60f8      	str	r0, [r7, #12]
 8009b72:	60b9      	str	r1, [r7, #8]
 8009b74:	603b      	str	r3, [r7, #0]
 8009b76:	4613      	mov	r3, r2
 8009b78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d101      	bne.n	8009b8c <HAL_SPI_Transmit+0x22>
 8009b88:	2302      	movs	r3, #2
 8009b8a:	e12d      	b.n	8009de8 <HAL_SPI_Transmit+0x27e>
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b94:	f7fb faaa 	bl	80050ec <HAL_GetTick>
 8009b98:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009b9a:	88fb      	ldrh	r3, [r7, #6]
 8009b9c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d002      	beq.n	8009bb0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009baa:	2302      	movs	r3, #2
 8009bac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bae:	e116      	b.n	8009dde <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d002      	beq.n	8009bbc <HAL_SPI_Transmit+0x52>
 8009bb6:	88fb      	ldrh	r3, [r7, #6]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d102      	bne.n	8009bc2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bc0:	e10d      	b.n	8009dde <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	68ba      	ldr	r2, [r7, #8]
 8009bd4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	88fa      	ldrh	r2, [r7, #6]
 8009bda:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	88fa      	ldrh	r2, [r7, #6]
 8009be0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2200      	movs	r2, #0
 8009be6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2200      	movs	r2, #0
 8009bec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c08:	d10f      	bne.n	8009c2a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c34:	2b40      	cmp	r3, #64	; 0x40
 8009c36:	d007      	beq.n	8009c48 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	681a      	ldr	r2, [r3, #0]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	68db      	ldr	r3, [r3, #12]
 8009c4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c50:	d14f      	bne.n	8009cf2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <HAL_SPI_Transmit+0xf6>
 8009c5a:	8afb      	ldrh	r3, [r7, #22]
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d142      	bne.n	8009ce6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c64:	881a      	ldrh	r2, [r3, #0]
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c70:	1c9a      	adds	r2, r3, #2
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009c84:	e02f      	b.n	8009ce6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	f003 0302 	and.w	r3, r3, #2
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d112      	bne.n	8009cba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c98:	881a      	ldrh	r2, [r3, #0]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ca4:	1c9a      	adds	r2, r3, #2
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	86da      	strh	r2, [r3, #54]	; 0x36
 8009cb8:	e015      	b.n	8009ce6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cba:	f7fb fa17 	bl	80050ec <HAL_GetTick>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	69bb      	ldr	r3, [r7, #24]
 8009cc2:	1ad3      	subs	r3, r2, r3
 8009cc4:	683a      	ldr	r2, [r7, #0]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d803      	bhi.n	8009cd2 <HAL_SPI_Transmit+0x168>
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd0:	d102      	bne.n	8009cd8 <HAL_SPI_Transmit+0x16e>
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d106      	bne.n	8009ce6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009ce4:	e07b      	b.n	8009dde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1ca      	bne.n	8009c86 <HAL_SPI_Transmit+0x11c>
 8009cf0:	e050      	b.n	8009d94 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d002      	beq.n	8009d00 <HAL_SPI_Transmit+0x196>
 8009cfa:	8afb      	ldrh	r3, [r7, #22]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d144      	bne.n	8009d8a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	330c      	adds	r3, #12
 8009d0a:	7812      	ldrb	r2, [r2, #0]
 8009d0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d12:	1c5a      	adds	r2, r3, #1
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	3b01      	subs	r3, #1
 8009d20:	b29a      	uxth	r2, r3
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009d26:	e030      	b.n	8009d8a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	f003 0302 	and.w	r3, r3, #2
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	d113      	bne.n	8009d5e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	330c      	adds	r3, #12
 8009d40:	7812      	ldrb	r2, [r2, #0]
 8009d42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d48:	1c5a      	adds	r2, r3, #1
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	3b01      	subs	r3, #1
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	86da      	strh	r2, [r3, #54]	; 0x36
 8009d5c:	e015      	b.n	8009d8a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d5e:	f7fb f9c5 	bl	80050ec <HAL_GetTick>
 8009d62:	4602      	mov	r2, r0
 8009d64:	69bb      	ldr	r3, [r7, #24]
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	683a      	ldr	r2, [r7, #0]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d803      	bhi.n	8009d76 <HAL_SPI_Transmit+0x20c>
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d74:	d102      	bne.n	8009d7c <HAL_SPI_Transmit+0x212>
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d106      	bne.n	8009d8a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8009d7c:	2303      	movs	r3, #3
 8009d7e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2201      	movs	r2, #1
 8009d84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009d88:	e029      	b.n	8009dde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d1c9      	bne.n	8009d28 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d94:	69ba      	ldr	r2, [r7, #24]
 8009d96:	6839      	ldr	r1, [r7, #0]
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 fbdf 	bl	800a55c <SPI_EndRxTxTransaction>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d002      	beq.n	8009daa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2220      	movs	r2, #32
 8009da8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d10a      	bne.n	8009dc8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009db2:	2300      	movs	r3, #0
 8009db4:	613b      	str	r3, [r7, #16]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	613b      	str	r3, [r7, #16]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	613b      	str	r3, [r7, #16]
 8009dc6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d002      	beq.n	8009dd6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	77fb      	strb	r3, [r7, #31]
 8009dd4:	e003      	b.n	8009dde <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009de6:	7ffb      	ldrb	r3, [r7, #31]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3720      	adds	r7, #32
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b088      	sub	sp, #32
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	603b      	str	r3, [r7, #0]
 8009dfc:	4613      	mov	r3, r2
 8009dfe:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009e00:	2300      	movs	r3, #0
 8009e02:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d002      	beq.n	8009e16 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8009e10:	2302      	movs	r3, #2
 8009e12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009e14:	e0fb      	b.n	800a00e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e1e:	d112      	bne.n	8009e46 <HAL_SPI_Receive+0x56>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10e      	bne.n	8009e46 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	2204      	movs	r2, #4
 8009e2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009e30:	88fa      	ldrh	r2, [r7, #6]
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	4613      	mov	r3, r2
 8009e38:	68ba      	ldr	r2, [r7, #8]
 8009e3a:	68b9      	ldr	r1, [r7, #8]
 8009e3c:	68f8      	ldr	r0, [r7, #12]
 8009e3e:	f000 f8ef 	bl	800a020 <HAL_SPI_TransmitReceive>
 8009e42:	4603      	mov	r3, r0
 8009e44:	e0e8      	b.n	800a018 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d101      	bne.n	8009e54 <HAL_SPI_Receive+0x64>
 8009e50:	2302      	movs	r3, #2
 8009e52:	e0e1      	b.n	800a018 <HAL_SPI_Receive+0x228>
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e5c:	f7fb f946 	bl	80050ec <HAL_GetTick>
 8009e60:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d002      	beq.n	8009e6e <HAL_SPI_Receive+0x7e>
 8009e68:	88fb      	ldrh	r3, [r7, #6]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d102      	bne.n	8009e74 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009e72:	e0cc      	b.n	800a00e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2204      	movs	r2, #4
 8009e78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	88fa      	ldrh	r2, [r7, #6]
 8009e8c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	88fa      	ldrh	r2, [r7, #6]
 8009e92:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	689b      	ldr	r3, [r3, #8]
 8009eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009eba:	d10f      	bne.n	8009edc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	681a      	ldr	r2, [r3, #0]
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009eda:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee6:	2b40      	cmp	r3, #64	; 0x40
 8009ee8:	d007      	beq.n	8009efa <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ef8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	68db      	ldr	r3, [r3, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d16a      	bne.n	8009fd8 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009f02:	e032      	b.n	8009f6a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	f003 0301 	and.w	r3, r3, #1
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d115      	bne.n	8009f3e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f103 020c 	add.w	r2, r3, #12
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f1e:	7812      	ldrb	r2, [r2, #0]
 8009f20:	b2d2      	uxtb	r2, r2
 8009f22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	3b01      	subs	r3, #1
 8009f36:	b29a      	uxth	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f3c:	e015      	b.n	8009f6a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f3e:	f7fb f8d5 	bl	80050ec <HAL_GetTick>
 8009f42:	4602      	mov	r2, r0
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	1ad3      	subs	r3, r2, r3
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d803      	bhi.n	8009f56 <HAL_SPI_Receive+0x166>
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f54:	d102      	bne.n	8009f5c <HAL_SPI_Receive+0x16c>
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d106      	bne.n	8009f6a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8009f5c:	2303      	movs	r3, #3
 8009f5e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009f68:	e051      	b.n	800a00e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d1c7      	bne.n	8009f04 <HAL_SPI_Receive+0x114>
 8009f74:	e035      	b.n	8009fe2 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	f003 0301 	and.w	r3, r3, #1
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d113      	bne.n	8009fac <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	68da      	ldr	r2, [r3, #12]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f8e:	b292      	uxth	r2, r2
 8009f90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f96:	1c9a      	adds	r2, r3, #2
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009faa:	e015      	b.n	8009fd8 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009fac:	f7fb f89e 	bl	80050ec <HAL_GetTick>
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	1ad3      	subs	r3, r2, r3
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d803      	bhi.n	8009fc4 <HAL_SPI_Receive+0x1d4>
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc2:	d102      	bne.n	8009fca <HAL_SPI_Receive+0x1da>
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d106      	bne.n	8009fd8 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8009fca:	2303      	movs	r3, #3
 8009fcc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009fd6:	e01a      	b.n	800a00e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1c9      	bne.n	8009f76 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009fe2:	693a      	ldr	r2, [r7, #16]
 8009fe4:	6839      	ldr	r1, [r7, #0]
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f000 fa52 	bl	800a490 <SPI_EndRxTransaction>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d002      	beq.n	8009ff8 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d002      	beq.n	800a006 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	75fb      	strb	r3, [r7, #23]
 800a004:	e003      	b.n	800a00e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2201      	movs	r2, #1
 800a00a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2200      	movs	r2, #0
 800a012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a016:	7dfb      	ldrb	r3, [r7, #23]
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3718      	adds	r7, #24
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b08c      	sub	sp, #48	; 0x30
 800a024:	af00      	add	r7, sp, #0
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	60b9      	str	r1, [r7, #8]
 800a02a:	607a      	str	r2, [r7, #4]
 800a02c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a02e:	2301      	movs	r3, #1
 800a030:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a032:	2300      	movs	r3, #0
 800a034:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d101      	bne.n	800a046 <HAL_SPI_TransmitReceive+0x26>
 800a042:	2302      	movs	r3, #2
 800a044:	e198      	b.n	800a378 <HAL_SPI_TransmitReceive+0x358>
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	2201      	movs	r2, #1
 800a04a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a04e:	f7fb f84d 	bl	80050ec <HAL_GetTick>
 800a052:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a05a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a064:	887b      	ldrh	r3, [r7, #2]
 800a066:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a068:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d00f      	beq.n	800a090 <HAL_SPI_TransmitReceive+0x70>
 800a070:	69fb      	ldr	r3, [r7, #28]
 800a072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a076:	d107      	bne.n	800a088 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d103      	bne.n	800a088 <HAL_SPI_TransmitReceive+0x68>
 800a080:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a084:	2b04      	cmp	r3, #4
 800a086:	d003      	beq.n	800a090 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a088:	2302      	movs	r3, #2
 800a08a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a08e:	e16d      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d005      	beq.n	800a0a2 <HAL_SPI_TransmitReceive+0x82>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d002      	beq.n	800a0a2 <HAL_SPI_TransmitReceive+0x82>
 800a09c:	887b      	ldrh	r3, [r7, #2]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d103      	bne.n	800a0aa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a0a8:	e160      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	d003      	beq.n	800a0be <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2205      	movs	r2, #5
 800a0ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	887a      	ldrh	r2, [r7, #2]
 800a0ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	887a      	ldrh	r2, [r7, #2]
 800a0d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	68ba      	ldr	r2, [r7, #8]
 800a0da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	887a      	ldrh	r2, [r7, #2]
 800a0e0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	887a      	ldrh	r2, [r7, #2]
 800a0e6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0fe:	2b40      	cmp	r3, #64	; 0x40
 800a100:	d007      	beq.n	800a112 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a110:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a11a:	d17c      	bne.n	800a216 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d002      	beq.n	800a12a <HAL_SPI_TransmitReceive+0x10a>
 800a124:	8b7b      	ldrh	r3, [r7, #26]
 800a126:	2b01      	cmp	r3, #1
 800a128:	d16a      	bne.n	800a200 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a12e:	881a      	ldrh	r2, [r3, #0]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13a:	1c9a      	adds	r2, r3, #2
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a144:	b29b      	uxth	r3, r3
 800a146:	3b01      	subs	r3, #1
 800a148:	b29a      	uxth	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a14e:	e057      	b.n	800a200 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	f003 0302 	and.w	r3, r3, #2
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d11b      	bne.n	800a196 <HAL_SPI_TransmitReceive+0x176>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a162:	b29b      	uxth	r3, r3
 800a164:	2b00      	cmp	r3, #0
 800a166:	d016      	beq.n	800a196 <HAL_SPI_TransmitReceive+0x176>
 800a168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d113      	bne.n	800a196 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a172:	881a      	ldrh	r2, [r3, #0]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a17e:	1c9a      	adds	r2, r3, #2
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a188:	b29b      	uxth	r3, r3
 800a18a:	3b01      	subs	r3, #1
 800a18c:	b29a      	uxth	r2, r3
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a192:	2300      	movs	r3, #0
 800a194:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d119      	bne.n	800a1d8 <HAL_SPI_TransmitReceive+0x1b8>
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d014      	beq.n	800a1d8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	68da      	ldr	r2, [r3, #12]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1b8:	b292      	uxth	r2, r2
 800a1ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c0:	1c9a      	adds	r2, r3, #2
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a1d8:	f7fa ff88 	bl	80050ec <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d80b      	bhi.n	800a200 <HAL_SPI_TransmitReceive+0x1e0>
 800a1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1ee:	d007      	beq.n	800a200 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800a1f0:	2303      	movs	r3, #3
 800a1f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800a1fe:	e0b5      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a204:	b29b      	uxth	r3, r3
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1a2      	bne.n	800a150 <HAL_SPI_TransmitReceive+0x130>
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a20e:	b29b      	uxth	r3, r3
 800a210:	2b00      	cmp	r3, #0
 800a212:	d19d      	bne.n	800a150 <HAL_SPI_TransmitReceive+0x130>
 800a214:	e080      	b.n	800a318 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d002      	beq.n	800a224 <HAL_SPI_TransmitReceive+0x204>
 800a21e:	8b7b      	ldrh	r3, [r7, #26]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d16f      	bne.n	800a304 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	330c      	adds	r3, #12
 800a22e:	7812      	ldrb	r2, [r2, #0]
 800a230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a236:	1c5a      	adds	r2, r3, #1
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a240:	b29b      	uxth	r3, r3
 800a242:	3b01      	subs	r3, #1
 800a244:	b29a      	uxth	r2, r3
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a24a:	e05b      	b.n	800a304 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f003 0302 	and.w	r3, r3, #2
 800a256:	2b02      	cmp	r3, #2
 800a258:	d11c      	bne.n	800a294 <HAL_SPI_TransmitReceive+0x274>
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a25e:	b29b      	uxth	r3, r3
 800a260:	2b00      	cmp	r3, #0
 800a262:	d017      	beq.n	800a294 <HAL_SPI_TransmitReceive+0x274>
 800a264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a266:	2b01      	cmp	r3, #1
 800a268:	d114      	bne.n	800a294 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	330c      	adds	r3, #12
 800a274:	7812      	ldrb	r2, [r2, #0]
 800a276:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a27c:	1c5a      	adds	r2, r3, #1
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a286:	b29b      	uxth	r3, r3
 800a288:	3b01      	subs	r3, #1
 800a28a:	b29a      	uxth	r2, r3
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a290:	2300      	movs	r3, #0
 800a292:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f003 0301 	and.w	r3, r3, #1
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d119      	bne.n	800a2d6 <HAL_SPI_TransmitReceive+0x2b6>
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d014      	beq.n	800a2d6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	68da      	ldr	r2, [r3, #12]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b6:	b2d2      	uxtb	r2, r2
 800a2b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2be:	1c5a      	adds	r2, r3, #1
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2c8:	b29b      	uxth	r3, r3
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	b29a      	uxth	r2, r3
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a2d6:	f7fa ff09 	bl	80050ec <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d803      	bhi.n	800a2ee <HAL_SPI_TransmitReceive+0x2ce>
 800a2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ec:	d102      	bne.n	800a2f4 <HAL_SPI_TransmitReceive+0x2d4>
 800a2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d107      	bne.n	800a304 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800a2f4:	2303      	movs	r3, #3
 800a2f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800a302:	e033      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a308:	b29b      	uxth	r3, r3
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d19e      	bne.n	800a24c <HAL_SPI_TransmitReceive+0x22c>
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a312:	b29b      	uxth	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	d199      	bne.n	800a24c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a31a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f000 f91d 	bl	800a55c <SPI_EndRxTxTransaction>
 800a322:	4603      	mov	r3, r0
 800a324:	2b00      	cmp	r3, #0
 800a326:	d006      	beq.n	800a336 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2220      	movs	r2, #32
 800a332:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a334:	e01a      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d10a      	bne.n	800a354 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a33e:	2300      	movs	r3, #0
 800a340:	617b      	str	r3, [r7, #20]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68db      	ldr	r3, [r3, #12]
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	617b      	str	r3, [r7, #20]
 800a352:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d003      	beq.n	800a364 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800a35c:	2301      	movs	r3, #1
 800a35e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a362:	e003      	b.n	800a36c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a374:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3730      	adds	r7, #48	; 0x30
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b088      	sub	sp, #32
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	603b      	str	r3, [r7, #0]
 800a38c:	4613      	mov	r3, r2
 800a38e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a390:	f7fa feac 	bl	80050ec <HAL_GetTick>
 800a394:	4602      	mov	r2, r0
 800a396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a398:	1a9b      	subs	r3, r3, r2
 800a39a:	683a      	ldr	r2, [r7, #0]
 800a39c:	4413      	add	r3, r2
 800a39e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a3a0:	f7fa fea4 	bl	80050ec <HAL_GetTick>
 800a3a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a3a6:	4b39      	ldr	r3, [pc, #228]	; (800a48c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	015b      	lsls	r3, r3, #5
 800a3ac:	0d1b      	lsrs	r3, r3, #20
 800a3ae:	69fa      	ldr	r2, [r7, #28]
 800a3b0:	fb02 f303 	mul.w	r3, r2, r3
 800a3b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a3b6:	e054      	b.n	800a462 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3be:	d050      	beq.n	800a462 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3c0:	f7fa fe94 	bl	80050ec <HAL_GetTick>
 800a3c4:	4602      	mov	r2, r0
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	1ad3      	subs	r3, r2, r3
 800a3ca:	69fa      	ldr	r2, [r7, #28]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d902      	bls.n	800a3d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3d0:	69fb      	ldr	r3, [r7, #28]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d13d      	bne.n	800a452 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	685a      	ldr	r2, [r3, #4]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3ee:	d111      	bne.n	800a414 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3f8:	d004      	beq.n	800a404 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a402:	d107      	bne.n	800a414 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a412:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a41c:	d10f      	bne.n	800a43e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a42c:	601a      	str	r2, [r3, #0]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	681a      	ldr	r2, [r3, #0]
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a43c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2200      	movs	r2, #0
 800a44a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e017      	b.n	800a482 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d101      	bne.n	800a45c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a458:	2300      	movs	r3, #0
 800a45a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	3b01      	subs	r3, #1
 800a460:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	689a      	ldr	r2, [r3, #8]
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	4013      	ands	r3, r2
 800a46c:	68ba      	ldr	r2, [r7, #8]
 800a46e:	429a      	cmp	r2, r3
 800a470:	bf0c      	ite	eq
 800a472:	2301      	moveq	r3, #1
 800a474:	2300      	movne	r3, #0
 800a476:	b2db      	uxtb	r3, r3
 800a478:	461a      	mov	r2, r3
 800a47a:	79fb      	ldrb	r3, [r7, #7]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d19b      	bne.n	800a3b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	3720      	adds	r7, #32
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	20000020 	.word	0x20000020

0800a490 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b086      	sub	sp, #24
 800a494:	af02      	add	r7, sp, #8
 800a496:	60f8      	str	r0, [r7, #12]
 800a498:	60b9      	str	r1, [r7, #8]
 800a49a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4a4:	d111      	bne.n	800a4ca <SPI_EndRxTransaction+0x3a>
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4ae:	d004      	beq.n	800a4ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4b8:	d107      	bne.n	800a4ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	681a      	ldr	r2, [r3, #0]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4c8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4d2:	d12a      	bne.n	800a52a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	689b      	ldr	r3, [r3, #8]
 800a4d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4dc:	d012      	beq.n	800a504 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	9300      	str	r3, [sp, #0]
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	2180      	movs	r1, #128	; 0x80
 800a4e8:	68f8      	ldr	r0, [r7, #12]
 800a4ea:	f7ff ff49 	bl	800a380 <SPI_WaitFlagStateUntilTimeout>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d02d      	beq.n	800a550 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4f8:	f043 0220 	orr.w	r2, r3, #32
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a500:	2303      	movs	r3, #3
 800a502:	e026      	b.n	800a552 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	9300      	str	r3, [sp, #0]
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	2200      	movs	r2, #0
 800a50c:	2101      	movs	r1, #1
 800a50e:	68f8      	ldr	r0, [r7, #12]
 800a510:	f7ff ff36 	bl	800a380 <SPI_WaitFlagStateUntilTimeout>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d01a      	beq.n	800a550 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a51e:	f043 0220 	orr.w	r2, r3, #32
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a526:	2303      	movs	r3, #3
 800a528:	e013      	b.n	800a552 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	9300      	str	r3, [sp, #0]
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	2200      	movs	r2, #0
 800a532:	2101      	movs	r1, #1
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f7ff ff23 	bl	800a380 <SPI_WaitFlagStateUntilTimeout>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d007      	beq.n	800a550 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a544:	f043 0220 	orr.w	r2, r3, #32
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a54c:	2303      	movs	r3, #3
 800a54e:	e000      	b.n	800a552 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a550:	2300      	movs	r3, #0
}
 800a552:	4618      	mov	r0, r3
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
	...

0800a55c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b088      	sub	sp, #32
 800a560:	af02      	add	r7, sp, #8
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	2201      	movs	r2, #1
 800a570:	2102      	movs	r1, #2
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f7ff ff04 	bl	800a380 <SPI_WaitFlagStateUntilTimeout>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d007      	beq.n	800a58e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a582:	f043 0220 	orr.w	r2, r3, #32
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800a58a:	2303      	movs	r3, #3
 800a58c:	e032      	b.n	800a5f4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a58e:	4b1b      	ldr	r3, [pc, #108]	; (800a5fc <SPI_EndRxTxTransaction+0xa0>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4a1b      	ldr	r2, [pc, #108]	; (800a600 <SPI_EndRxTxTransaction+0xa4>)
 800a594:	fba2 2303 	umull	r2, r3, r2, r3
 800a598:	0d5b      	lsrs	r3, r3, #21
 800a59a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a59e:	fb02 f303 	mul.w	r3, r2, r3
 800a5a2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5ac:	d112      	bne.n	800a5d4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	9300      	str	r3, [sp, #0]
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	2180      	movs	r1, #128	; 0x80
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f7ff fee1 	bl	800a380 <SPI_WaitFlagStateUntilTimeout>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d016      	beq.n	800a5f2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5c8:	f043 0220 	orr.w	r2, r3, #32
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a5d0:	2303      	movs	r3, #3
 800a5d2:	e00f      	b.n	800a5f4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00a      	beq.n	800a5f0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5ea:	2b80      	cmp	r3, #128	; 0x80
 800a5ec:	d0f2      	beq.n	800a5d4 <SPI_EndRxTxTransaction+0x78>
 800a5ee:	e000      	b.n	800a5f2 <SPI_EndRxTxTransaction+0x96>
        break;
 800a5f0:	bf00      	nop
  }

  return HAL_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3718      	adds	r7, #24
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	20000020 	.word	0x20000020
 800a600:	165e9f81 	.word	0x165e9f81

0800a604 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b082      	sub	sp, #8
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d101      	bne.n	800a616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	e042      	b.n	800a69c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a61c:	b2db      	uxtb	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d106      	bne.n	800a630 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2200      	movs	r2, #0
 800a626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f7fa f812 	bl	8004654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2224      	movs	r2, #36	; 0x24
 800a634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68da      	ldr	r2, [r3, #12]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a646:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 facb 	bl	800abe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	691a      	ldr	r2, [r3, #16]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a65c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	695a      	ldr	r2, [r3, #20]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a66c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68da      	ldr	r2, [r3, #12]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a67c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2220      	movs	r2, #32
 800a688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2220      	movs	r2, #32
 800a690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2200      	movs	r2, #0
 800a698:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a69a:	2300      	movs	r3, #0
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3708      	adds	r7, #8
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b08c      	sub	sp, #48	; 0x30
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	2b20      	cmp	r3, #32
 800a6bc:	d14a      	bne.n	800a754 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d002      	beq.n	800a6ca <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800a6c4:	88fb      	ldrh	r3, [r7, #6]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e043      	b.n	800a756 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a6da:	88fb      	ldrh	r3, [r7, #6]
 800a6dc:	461a      	mov	r2, r3
 800a6de:	68b9      	ldr	r1, [r7, #8]
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 f959 	bl	800a998 <UART_Start_Receive_DMA>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a6ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d12c      	bne.n	800a74e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d125      	bne.n	800a748 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	613b      	str	r3, [r7, #16]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	613b      	str	r3, [r7, #16]
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	613b      	str	r3, [r7, #16]
 800a710:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	330c      	adds	r3, #12
 800a718:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a71a:	69bb      	ldr	r3, [r7, #24]
 800a71c:	e853 3f00 	ldrex	r3, [r3]
 800a720:	617b      	str	r3, [r7, #20]
   return(result);
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	f043 0310 	orr.w	r3, r3, #16
 800a728:	62bb      	str	r3, [r7, #40]	; 0x28
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	330c      	adds	r3, #12
 800a730:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a732:	627a      	str	r2, [r7, #36]	; 0x24
 800a734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a736:	6a39      	ldr	r1, [r7, #32]
 800a738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a73a:	e841 2300 	strex	r3, r2, [r1]
 800a73e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a740:	69fb      	ldr	r3, [r7, #28]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1e5      	bne.n	800a712 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800a746:	e002      	b.n	800a74e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800a74e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a752:	e000      	b.n	800a756 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800a754:	2302      	movs	r3, #2
  }
}
 800a756:	4618      	mov	r0, r3
 800a758:	3730      	adds	r7, #48	; 0x30
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a75e:	b480      	push	{r7}
 800a760:	b083      	sub	sp, #12
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a766:	bf00      	nop
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr

0800a772 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a772:	b480      	push	{r7}
 800a774:	b083      	sub	sp, #12
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a77a:	bf00      	nop
 800a77c:	370c      	adds	r7, #12
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr

0800a786 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a786:	b480      	push	{r7}
 800a788:	b083      	sub	sp, #12
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a78e:	bf00      	nop
 800a790:	370c      	adds	r7, #12
 800a792:	46bd      	mov	sp, r7
 800a794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a798:	4770      	bx	lr

0800a79a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b09c      	sub	sp, #112	; 0x70
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a6:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d172      	bne.n	800a89c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a7b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	330c      	adds	r3, #12
 800a7c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7c6:	e853 3f00 	ldrex	r3, [r3]
 800a7ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a7cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a7d2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a7d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	330c      	adds	r3, #12
 800a7da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a7dc:	65ba      	str	r2, [r7, #88]	; 0x58
 800a7de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a7e4:	e841 2300 	strex	r3, r2, [r1]
 800a7e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a7ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1e5      	bne.n	800a7bc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	3314      	adds	r3, #20
 800a7f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7fa:	e853 3f00 	ldrex	r3, [r3]
 800a7fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a802:	f023 0301 	bic.w	r3, r3, #1
 800a806:	667b      	str	r3, [r7, #100]	; 0x64
 800a808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	3314      	adds	r3, #20
 800a80e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a810:	647a      	str	r2, [r7, #68]	; 0x44
 800a812:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a814:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a816:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a818:	e841 2300 	strex	r3, r2, [r1]
 800a81c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a81e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a820:	2b00      	cmp	r3, #0
 800a822:	d1e5      	bne.n	800a7f0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	3314      	adds	r3, #20
 800a82a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a82c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a82e:	e853 3f00 	ldrex	r3, [r3]
 800a832:	623b      	str	r3, [r7, #32]
   return(result);
 800a834:	6a3b      	ldr	r3, [r7, #32]
 800a836:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a83a:	663b      	str	r3, [r7, #96]	; 0x60
 800a83c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3314      	adds	r3, #20
 800a842:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a844:	633a      	str	r2, [r7, #48]	; 0x30
 800a846:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a848:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a84a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a84c:	e841 2300 	strex	r3, r2, [r1]
 800a850:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a854:	2b00      	cmp	r3, #0
 800a856:	d1e5      	bne.n	800a824 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a85a:	2220      	movs	r2, #32
 800a85c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a860:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a864:	2b01      	cmp	r3, #1
 800a866:	d119      	bne.n	800a89c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	330c      	adds	r3, #12
 800a86e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	e853 3f00 	ldrex	r3, [r3]
 800a876:	60fb      	str	r3, [r7, #12]
   return(result);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f023 0310 	bic.w	r3, r3, #16
 800a87e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	330c      	adds	r3, #12
 800a886:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a888:	61fa      	str	r2, [r7, #28]
 800a88a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a88c:	69b9      	ldr	r1, [r7, #24]
 800a88e:	69fa      	ldr	r2, [r7, #28]
 800a890:	e841 2300 	strex	r3, r2, [r1]
 800a894:	617b      	str	r3, [r7, #20]
   return(result);
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d1e5      	bne.n	800a868 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a89c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a89e:	2200      	movs	r2, #0
 800a8a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d106      	bne.n	800a8b8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a8aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a8b2:	f7f7 ff0f 	bl	80026d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a8b6:	e002      	b.n	800a8be <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a8b8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a8ba:	f7ff ff50 	bl	800a75e <HAL_UART_RxCpltCallback>
}
 800a8be:	bf00      	nop
 800a8c0:	3770      	adds	r7, #112	; 0x70
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b084      	sub	sp, #16
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d108      	bne.n	800a8f4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a8e6:	085b      	lsrs	r3, r3, #1
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	68f8      	ldr	r0, [r7, #12]
 800a8ee:	f7f7 fef1 	bl	80026d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a8f2:	e002      	b.n	800a8fa <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f7ff ff3c 	bl	800a772 <HAL_UART_RxHalfCpltCallback>
}
 800a8fa:	bf00      	nop
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b084      	sub	sp, #16
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a90a:	2300      	movs	r3, #0
 800a90c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a912:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	695b      	ldr	r3, [r3, #20]
 800a91a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a91e:	2b80      	cmp	r3, #128	; 0x80
 800a920:	bf0c      	ite	eq
 800a922:	2301      	moveq	r3, #1
 800a924:	2300      	movne	r3, #0
 800a926:	b2db      	uxtb	r3, r3
 800a928:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a930:	b2db      	uxtb	r3, r3
 800a932:	2b21      	cmp	r3, #33	; 0x21
 800a934:	d108      	bne.n	800a948 <UART_DMAError+0x46>
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d005      	beq.n	800a948 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	2200      	movs	r2, #0
 800a940:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a942:	68b8      	ldr	r0, [r7, #8]
 800a944:	f000 f8c2 	bl	800aacc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a952:	2b40      	cmp	r3, #64	; 0x40
 800a954:	bf0c      	ite	eq
 800a956:	2301      	moveq	r3, #1
 800a958:	2300      	movne	r3, #0
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a964:	b2db      	uxtb	r3, r3
 800a966:	2b22      	cmp	r3, #34	; 0x22
 800a968:	d108      	bne.n	800a97c <UART_DMAError+0x7a>
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d005      	beq.n	800a97c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	2200      	movs	r2, #0
 800a974:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a976:	68b8      	ldr	r0, [r7, #8]
 800a978:	f000 f8d0 	bl	800ab1c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a980:	f043 0210 	orr.w	r2, r3, #16
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a988:	68b8      	ldr	r0, [r7, #8]
 800a98a:	f7ff fefc 	bl	800a786 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a98e:	bf00      	nop
 800a990:	3710      	adds	r7, #16
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
	...

0800a998 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b098      	sub	sp, #96	; 0x60
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	60b9      	str	r1, [r7, #8]
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a9a6:	68ba      	ldr	r2, [r7, #8]
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	88fa      	ldrh	r2, [r7, #6]
 800a9b0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2222      	movs	r2, #34	; 0x22
 800a9bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9c4:	4a3e      	ldr	r2, [pc, #248]	; (800aac0 <UART_Start_Receive_DMA+0x128>)
 800a9c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9cc:	4a3d      	ldr	r2, [pc, #244]	; (800aac4 <UART_Start_Receive_DMA+0x12c>)
 800a9ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9d4:	4a3c      	ldr	r2, [pc, #240]	; (800aac8 <UART_Start_Receive_DMA+0x130>)
 800a9d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9dc:	2200      	movs	r2, #0
 800a9de:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a9e0:	f107 0308 	add.w	r3, r7, #8
 800a9e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3304      	adds	r3, #4
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	88fb      	ldrh	r3, [r7, #6]
 800a9f8:	f7fa fd68 	bl	80054cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	613b      	str	r3, [r7, #16]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	613b      	str	r3, [r7, #16]
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	613b      	str	r3, [r7, #16]
 800aa10:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d019      	beq.n	800aa4e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	330c      	adds	r3, #12
 800aa20:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa24:	e853 3f00 	ldrex	r3, [r3]
 800aa28:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aa2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa30:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	330c      	adds	r3, #12
 800aa38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aa3a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800aa3c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aa40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aa42:	e841 2300 	strex	r3, r2, [r1]
 800aa46:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800aa48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1e5      	bne.n	800aa1a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3314      	adds	r3, #20
 800aa54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa58:	e853 3f00 	ldrex	r3, [r3]
 800aa5c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa60:	f043 0301 	orr.w	r3, r3, #1
 800aa64:	657b      	str	r3, [r7, #84]	; 0x54
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3314      	adds	r3, #20
 800aa6c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aa6e:	63ba      	str	r2, [r7, #56]	; 0x38
 800aa70:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa72:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aa74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa76:	e841 2300 	strex	r3, r2, [r1]
 800aa7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aa7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d1e5      	bne.n	800aa4e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	3314      	adds	r3, #20
 800aa88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8a:	69bb      	ldr	r3, [r7, #24]
 800aa8c:	e853 3f00 	ldrex	r3, [r3]
 800aa90:	617b      	str	r3, [r7, #20]
   return(result);
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa98:	653b      	str	r3, [r7, #80]	; 0x50
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	3314      	adds	r3, #20
 800aaa0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aaa2:	627a      	str	r2, [r7, #36]	; 0x24
 800aaa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa6:	6a39      	ldr	r1, [r7, #32]
 800aaa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaaa:	e841 2300 	strex	r3, r2, [r1]
 800aaae:	61fb      	str	r3, [r7, #28]
   return(result);
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d1e5      	bne.n	800aa82 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3760      	adds	r7, #96	; 0x60
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}
 800aac0:	0800a79b 	.word	0x0800a79b
 800aac4:	0800a8c7 	.word	0x0800a8c7
 800aac8:	0800a903 	.word	0x0800a903

0800aacc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800aacc:	b480      	push	{r7}
 800aace:	b089      	sub	sp, #36	; 0x24
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	330c      	adds	r3, #12
 800aada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	e853 3f00 	ldrex	r3, [r3]
 800aae2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aaea:	61fb      	str	r3, [r7, #28]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	330c      	adds	r3, #12
 800aaf2:	69fa      	ldr	r2, [r7, #28]
 800aaf4:	61ba      	str	r2, [r7, #24]
 800aaf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf8:	6979      	ldr	r1, [r7, #20]
 800aafa:	69ba      	ldr	r2, [r7, #24]
 800aafc:	e841 2300 	strex	r3, r2, [r1]
 800ab00:	613b      	str	r3, [r7, #16]
   return(result);
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1e5      	bne.n	800aad4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800ab10:	bf00      	nop
 800ab12:	3724      	adds	r7, #36	; 0x24
 800ab14:	46bd      	mov	sp, r7
 800ab16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1a:	4770      	bx	lr

0800ab1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b095      	sub	sp, #84	; 0x54
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	330c      	adds	r3, #12
 800ab2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab2e:	e853 3f00 	ldrex	r3, [r3]
 800ab32:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	330c      	adds	r3, #12
 800ab42:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab44:	643a      	str	r2, [r7, #64]	; 0x40
 800ab46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab4c:	e841 2300 	strex	r3, r2, [r1]
 800ab50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e5      	bne.n	800ab24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	3314      	adds	r3, #20
 800ab5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	e853 3f00 	ldrex	r3, [r3]
 800ab66:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	f023 0301 	bic.w	r3, r3, #1
 800ab6e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	3314      	adds	r3, #20
 800ab76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab78:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab80:	e841 2300 	strex	r3, r2, [r1]
 800ab84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d1e5      	bne.n	800ab58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d119      	bne.n	800abc8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	330c      	adds	r3, #12
 800ab9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	e853 3f00 	ldrex	r3, [r3]
 800aba2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	f023 0310 	bic.w	r3, r3, #16
 800abaa:	647b      	str	r3, [r7, #68]	; 0x44
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	330c      	adds	r3, #12
 800abb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abb4:	61ba      	str	r2, [r7, #24]
 800abb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb8:	6979      	ldr	r1, [r7, #20]
 800abba:	69ba      	ldr	r2, [r7, #24]
 800abbc:	e841 2300 	strex	r3, r2, [r1]
 800abc0:	613b      	str	r3, [r7, #16]
   return(result);
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1e5      	bne.n	800ab94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2220      	movs	r2, #32
 800abcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800abd6:	bf00      	nop
 800abd8:	3754      	adds	r7, #84	; 0x54
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr
	...

0800abe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800abe8:	b0c0      	sub	sp, #256	; 0x100
 800abea:	af00      	add	r7, sp, #0
 800abec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800abf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800abfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac00:	68d9      	ldr	r1, [r3, #12]
 800ac02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac06:	681a      	ldr	r2, [r3, #0]
 800ac08:	ea40 0301 	orr.w	r3, r0, r1
 800ac0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ac0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac12:	689a      	ldr	r2, [r3, #8]
 800ac14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	431a      	orrs	r2, r3
 800ac1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac20:	695b      	ldr	r3, [r3, #20]
 800ac22:	431a      	orrs	r2, r3
 800ac24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac28:	69db      	ldr	r3, [r3, #28]
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ac30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ac3c:	f021 010c 	bic.w	r1, r1, #12
 800ac40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ac4a:	430b      	orrs	r3, r1
 800ac4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ac4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ac5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac5e:	6999      	ldr	r1, [r3, #24]
 800ac60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac64:	681a      	ldr	r2, [r3, #0]
 800ac66:	ea40 0301 	orr.w	r3, r0, r1
 800ac6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ac6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	4b8f      	ldr	r3, [pc, #572]	; (800aeb0 <UART_SetConfig+0x2cc>)
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d005      	beq.n	800ac84 <UART_SetConfig+0xa0>
 800ac78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	4b8d      	ldr	r3, [pc, #564]	; (800aeb4 <UART_SetConfig+0x2d0>)
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d104      	bne.n	800ac8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ac84:	f7fd fc70 	bl	8008568 <HAL_RCC_GetPCLK2Freq>
 800ac88:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ac8c:	e003      	b.n	800ac96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ac8e:	f7fd fc57 	bl	8008540 <HAL_RCC_GetPCLK1Freq>
 800ac92:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac9a:	69db      	ldr	r3, [r3, #28]
 800ac9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aca0:	f040 810c 	bne.w	800aebc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aca4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aca8:	2200      	movs	r2, #0
 800acaa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800acae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800acb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800acb6:	4622      	mov	r2, r4
 800acb8:	462b      	mov	r3, r5
 800acba:	1891      	adds	r1, r2, r2
 800acbc:	65b9      	str	r1, [r7, #88]	; 0x58
 800acbe:	415b      	adcs	r3, r3
 800acc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800acc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800acc6:	4621      	mov	r1, r4
 800acc8:	eb12 0801 	adds.w	r8, r2, r1
 800accc:	4629      	mov	r1, r5
 800acce:	eb43 0901 	adc.w	r9, r3, r1
 800acd2:	f04f 0200 	mov.w	r2, #0
 800acd6:	f04f 0300 	mov.w	r3, #0
 800acda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800acde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ace2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ace6:	4690      	mov	r8, r2
 800ace8:	4699      	mov	r9, r3
 800acea:	4623      	mov	r3, r4
 800acec:	eb18 0303 	adds.w	r3, r8, r3
 800acf0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800acf4:	462b      	mov	r3, r5
 800acf6:	eb49 0303 	adc.w	r3, r9, r3
 800acfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800acfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ad0a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ad0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ad12:	460b      	mov	r3, r1
 800ad14:	18db      	adds	r3, r3, r3
 800ad16:	653b      	str	r3, [r7, #80]	; 0x50
 800ad18:	4613      	mov	r3, r2
 800ad1a:	eb42 0303 	adc.w	r3, r2, r3
 800ad1e:	657b      	str	r3, [r7, #84]	; 0x54
 800ad20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ad24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ad28:	f7f5 ffae 	bl	8000c88 <__aeabi_uldivmod>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	460b      	mov	r3, r1
 800ad30:	4b61      	ldr	r3, [pc, #388]	; (800aeb8 <UART_SetConfig+0x2d4>)
 800ad32:	fba3 2302 	umull	r2, r3, r3, r2
 800ad36:	095b      	lsrs	r3, r3, #5
 800ad38:	011c      	lsls	r4, r3, #4
 800ad3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ad44:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ad48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ad4c:	4642      	mov	r2, r8
 800ad4e:	464b      	mov	r3, r9
 800ad50:	1891      	adds	r1, r2, r2
 800ad52:	64b9      	str	r1, [r7, #72]	; 0x48
 800ad54:	415b      	adcs	r3, r3
 800ad56:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ad5c:	4641      	mov	r1, r8
 800ad5e:	eb12 0a01 	adds.w	sl, r2, r1
 800ad62:	4649      	mov	r1, r9
 800ad64:	eb43 0b01 	adc.w	fp, r3, r1
 800ad68:	f04f 0200 	mov.w	r2, #0
 800ad6c:	f04f 0300 	mov.w	r3, #0
 800ad70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ad74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ad78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ad7c:	4692      	mov	sl, r2
 800ad7e:	469b      	mov	fp, r3
 800ad80:	4643      	mov	r3, r8
 800ad82:	eb1a 0303 	adds.w	r3, sl, r3
 800ad86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ad8a:	464b      	mov	r3, r9
 800ad8c:	eb4b 0303 	adc.w	r3, fp, r3
 800ad90:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ad94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ada0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ada4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ada8:	460b      	mov	r3, r1
 800adaa:	18db      	adds	r3, r3, r3
 800adac:	643b      	str	r3, [r7, #64]	; 0x40
 800adae:	4613      	mov	r3, r2
 800adb0:	eb42 0303 	adc.w	r3, r2, r3
 800adb4:	647b      	str	r3, [r7, #68]	; 0x44
 800adb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800adba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800adbe:	f7f5 ff63 	bl	8000c88 <__aeabi_uldivmod>
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	4611      	mov	r1, r2
 800adc8:	4b3b      	ldr	r3, [pc, #236]	; (800aeb8 <UART_SetConfig+0x2d4>)
 800adca:	fba3 2301 	umull	r2, r3, r3, r1
 800adce:	095b      	lsrs	r3, r3, #5
 800add0:	2264      	movs	r2, #100	; 0x64
 800add2:	fb02 f303 	mul.w	r3, r2, r3
 800add6:	1acb      	subs	r3, r1, r3
 800add8:	00db      	lsls	r3, r3, #3
 800adda:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800adde:	4b36      	ldr	r3, [pc, #216]	; (800aeb8 <UART_SetConfig+0x2d4>)
 800ade0:	fba3 2302 	umull	r2, r3, r3, r2
 800ade4:	095b      	lsrs	r3, r3, #5
 800ade6:	005b      	lsls	r3, r3, #1
 800ade8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800adec:	441c      	add	r4, r3
 800adee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adf2:	2200      	movs	r2, #0
 800adf4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800adf8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800adfc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ae00:	4642      	mov	r2, r8
 800ae02:	464b      	mov	r3, r9
 800ae04:	1891      	adds	r1, r2, r2
 800ae06:	63b9      	str	r1, [r7, #56]	; 0x38
 800ae08:	415b      	adcs	r3, r3
 800ae0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ae10:	4641      	mov	r1, r8
 800ae12:	1851      	adds	r1, r2, r1
 800ae14:	6339      	str	r1, [r7, #48]	; 0x30
 800ae16:	4649      	mov	r1, r9
 800ae18:	414b      	adcs	r3, r1
 800ae1a:	637b      	str	r3, [r7, #52]	; 0x34
 800ae1c:	f04f 0200 	mov.w	r2, #0
 800ae20:	f04f 0300 	mov.w	r3, #0
 800ae24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ae28:	4659      	mov	r1, fp
 800ae2a:	00cb      	lsls	r3, r1, #3
 800ae2c:	4651      	mov	r1, sl
 800ae2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae32:	4651      	mov	r1, sl
 800ae34:	00ca      	lsls	r2, r1, #3
 800ae36:	4610      	mov	r0, r2
 800ae38:	4619      	mov	r1, r3
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	4642      	mov	r2, r8
 800ae3e:	189b      	adds	r3, r3, r2
 800ae40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ae44:	464b      	mov	r3, r9
 800ae46:	460a      	mov	r2, r1
 800ae48:	eb42 0303 	adc.w	r3, r2, r3
 800ae4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ae50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ae5c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ae60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ae64:	460b      	mov	r3, r1
 800ae66:	18db      	adds	r3, r3, r3
 800ae68:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae6a:	4613      	mov	r3, r2
 800ae6c:	eb42 0303 	adc.w	r3, r2, r3
 800ae70:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ae76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ae7a:	f7f5 ff05 	bl	8000c88 <__aeabi_uldivmod>
 800ae7e:	4602      	mov	r2, r0
 800ae80:	460b      	mov	r3, r1
 800ae82:	4b0d      	ldr	r3, [pc, #52]	; (800aeb8 <UART_SetConfig+0x2d4>)
 800ae84:	fba3 1302 	umull	r1, r3, r3, r2
 800ae88:	095b      	lsrs	r3, r3, #5
 800ae8a:	2164      	movs	r1, #100	; 0x64
 800ae8c:	fb01 f303 	mul.w	r3, r1, r3
 800ae90:	1ad3      	subs	r3, r2, r3
 800ae92:	00db      	lsls	r3, r3, #3
 800ae94:	3332      	adds	r3, #50	; 0x32
 800ae96:	4a08      	ldr	r2, [pc, #32]	; (800aeb8 <UART_SetConfig+0x2d4>)
 800ae98:	fba2 2303 	umull	r2, r3, r2, r3
 800ae9c:	095b      	lsrs	r3, r3, #5
 800ae9e:	f003 0207 	and.w	r2, r3, #7
 800aea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4422      	add	r2, r4
 800aeaa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aeac:	e106      	b.n	800b0bc <UART_SetConfig+0x4d8>
 800aeae:	bf00      	nop
 800aeb0:	40011000 	.word	0x40011000
 800aeb4:	40011400 	.word	0x40011400
 800aeb8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aebc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aec0:	2200      	movs	r2, #0
 800aec2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800aec6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800aeca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800aece:	4642      	mov	r2, r8
 800aed0:	464b      	mov	r3, r9
 800aed2:	1891      	adds	r1, r2, r2
 800aed4:	6239      	str	r1, [r7, #32]
 800aed6:	415b      	adcs	r3, r3
 800aed8:	627b      	str	r3, [r7, #36]	; 0x24
 800aeda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aede:	4641      	mov	r1, r8
 800aee0:	1854      	adds	r4, r2, r1
 800aee2:	4649      	mov	r1, r9
 800aee4:	eb43 0501 	adc.w	r5, r3, r1
 800aee8:	f04f 0200 	mov.w	r2, #0
 800aeec:	f04f 0300 	mov.w	r3, #0
 800aef0:	00eb      	lsls	r3, r5, #3
 800aef2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aef6:	00e2      	lsls	r2, r4, #3
 800aef8:	4614      	mov	r4, r2
 800aefa:	461d      	mov	r5, r3
 800aefc:	4643      	mov	r3, r8
 800aefe:	18e3      	adds	r3, r4, r3
 800af00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800af04:	464b      	mov	r3, r9
 800af06:	eb45 0303 	adc.w	r3, r5, r3
 800af0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800af0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800af1a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800af1e:	f04f 0200 	mov.w	r2, #0
 800af22:	f04f 0300 	mov.w	r3, #0
 800af26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800af2a:	4629      	mov	r1, r5
 800af2c:	008b      	lsls	r3, r1, #2
 800af2e:	4621      	mov	r1, r4
 800af30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af34:	4621      	mov	r1, r4
 800af36:	008a      	lsls	r2, r1, #2
 800af38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800af3c:	f7f5 fea4 	bl	8000c88 <__aeabi_uldivmod>
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	4b60      	ldr	r3, [pc, #384]	; (800b0c8 <UART_SetConfig+0x4e4>)
 800af46:	fba3 2302 	umull	r2, r3, r3, r2
 800af4a:	095b      	lsrs	r3, r3, #5
 800af4c:	011c      	lsls	r4, r3, #4
 800af4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af52:	2200      	movs	r2, #0
 800af54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800af58:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800af5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800af60:	4642      	mov	r2, r8
 800af62:	464b      	mov	r3, r9
 800af64:	1891      	adds	r1, r2, r2
 800af66:	61b9      	str	r1, [r7, #24]
 800af68:	415b      	adcs	r3, r3
 800af6a:	61fb      	str	r3, [r7, #28]
 800af6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af70:	4641      	mov	r1, r8
 800af72:	1851      	adds	r1, r2, r1
 800af74:	6139      	str	r1, [r7, #16]
 800af76:	4649      	mov	r1, r9
 800af78:	414b      	adcs	r3, r1
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	f04f 0200 	mov.w	r2, #0
 800af80:	f04f 0300 	mov.w	r3, #0
 800af84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800af88:	4659      	mov	r1, fp
 800af8a:	00cb      	lsls	r3, r1, #3
 800af8c:	4651      	mov	r1, sl
 800af8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800af92:	4651      	mov	r1, sl
 800af94:	00ca      	lsls	r2, r1, #3
 800af96:	4610      	mov	r0, r2
 800af98:	4619      	mov	r1, r3
 800af9a:	4603      	mov	r3, r0
 800af9c:	4642      	mov	r2, r8
 800af9e:	189b      	adds	r3, r3, r2
 800afa0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800afa4:	464b      	mov	r3, r9
 800afa6:	460a      	mov	r2, r1
 800afa8:	eb42 0303 	adc.w	r3, r2, r3
 800afac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800afb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	2200      	movs	r2, #0
 800afb8:	67bb      	str	r3, [r7, #120]	; 0x78
 800afba:	67fa      	str	r2, [r7, #124]	; 0x7c
 800afbc:	f04f 0200 	mov.w	r2, #0
 800afc0:	f04f 0300 	mov.w	r3, #0
 800afc4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800afc8:	4649      	mov	r1, r9
 800afca:	008b      	lsls	r3, r1, #2
 800afcc:	4641      	mov	r1, r8
 800afce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800afd2:	4641      	mov	r1, r8
 800afd4:	008a      	lsls	r2, r1, #2
 800afd6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800afda:	f7f5 fe55 	bl	8000c88 <__aeabi_uldivmod>
 800afde:	4602      	mov	r2, r0
 800afe0:	460b      	mov	r3, r1
 800afe2:	4611      	mov	r1, r2
 800afe4:	4b38      	ldr	r3, [pc, #224]	; (800b0c8 <UART_SetConfig+0x4e4>)
 800afe6:	fba3 2301 	umull	r2, r3, r3, r1
 800afea:	095b      	lsrs	r3, r3, #5
 800afec:	2264      	movs	r2, #100	; 0x64
 800afee:	fb02 f303 	mul.w	r3, r2, r3
 800aff2:	1acb      	subs	r3, r1, r3
 800aff4:	011b      	lsls	r3, r3, #4
 800aff6:	3332      	adds	r3, #50	; 0x32
 800aff8:	4a33      	ldr	r2, [pc, #204]	; (800b0c8 <UART_SetConfig+0x4e4>)
 800affa:	fba2 2303 	umull	r2, r3, r2, r3
 800affe:	095b      	lsrs	r3, r3, #5
 800b000:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b004:	441c      	add	r4, r3
 800b006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b00a:	2200      	movs	r2, #0
 800b00c:	673b      	str	r3, [r7, #112]	; 0x70
 800b00e:	677a      	str	r2, [r7, #116]	; 0x74
 800b010:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b014:	4642      	mov	r2, r8
 800b016:	464b      	mov	r3, r9
 800b018:	1891      	adds	r1, r2, r2
 800b01a:	60b9      	str	r1, [r7, #8]
 800b01c:	415b      	adcs	r3, r3
 800b01e:	60fb      	str	r3, [r7, #12]
 800b020:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b024:	4641      	mov	r1, r8
 800b026:	1851      	adds	r1, r2, r1
 800b028:	6039      	str	r1, [r7, #0]
 800b02a:	4649      	mov	r1, r9
 800b02c:	414b      	adcs	r3, r1
 800b02e:	607b      	str	r3, [r7, #4]
 800b030:	f04f 0200 	mov.w	r2, #0
 800b034:	f04f 0300 	mov.w	r3, #0
 800b038:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b03c:	4659      	mov	r1, fp
 800b03e:	00cb      	lsls	r3, r1, #3
 800b040:	4651      	mov	r1, sl
 800b042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b046:	4651      	mov	r1, sl
 800b048:	00ca      	lsls	r2, r1, #3
 800b04a:	4610      	mov	r0, r2
 800b04c:	4619      	mov	r1, r3
 800b04e:	4603      	mov	r3, r0
 800b050:	4642      	mov	r2, r8
 800b052:	189b      	adds	r3, r3, r2
 800b054:	66bb      	str	r3, [r7, #104]	; 0x68
 800b056:	464b      	mov	r3, r9
 800b058:	460a      	mov	r2, r1
 800b05a:	eb42 0303 	adc.w	r3, r2, r3
 800b05e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	663b      	str	r3, [r7, #96]	; 0x60
 800b06a:	667a      	str	r2, [r7, #100]	; 0x64
 800b06c:	f04f 0200 	mov.w	r2, #0
 800b070:	f04f 0300 	mov.w	r3, #0
 800b074:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b078:	4649      	mov	r1, r9
 800b07a:	008b      	lsls	r3, r1, #2
 800b07c:	4641      	mov	r1, r8
 800b07e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b082:	4641      	mov	r1, r8
 800b084:	008a      	lsls	r2, r1, #2
 800b086:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b08a:	f7f5 fdfd 	bl	8000c88 <__aeabi_uldivmod>
 800b08e:	4602      	mov	r2, r0
 800b090:	460b      	mov	r3, r1
 800b092:	4b0d      	ldr	r3, [pc, #52]	; (800b0c8 <UART_SetConfig+0x4e4>)
 800b094:	fba3 1302 	umull	r1, r3, r3, r2
 800b098:	095b      	lsrs	r3, r3, #5
 800b09a:	2164      	movs	r1, #100	; 0x64
 800b09c:	fb01 f303 	mul.w	r3, r1, r3
 800b0a0:	1ad3      	subs	r3, r2, r3
 800b0a2:	011b      	lsls	r3, r3, #4
 800b0a4:	3332      	adds	r3, #50	; 0x32
 800b0a6:	4a08      	ldr	r2, [pc, #32]	; (800b0c8 <UART_SetConfig+0x4e4>)
 800b0a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ac:	095b      	lsrs	r3, r3, #5
 800b0ae:	f003 020f 	and.w	r2, r3, #15
 800b0b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4422      	add	r2, r4
 800b0ba:	609a      	str	r2, [r3, #8]
}
 800b0bc:	bf00      	nop
 800b0be:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b0c8:	51eb851f 	.word	0x51eb851f

0800b0cc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b0cc:	b084      	sub	sp, #16
 800b0ce:	b480      	push	{r7}
 800b0d0:	b085      	sub	sp, #20
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	f107 001c 	add.w	r0, r7, #28
 800b0da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b0e2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b0e4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b0e6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b0ea:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b0ee:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b0f2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b0f6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b0f8:	68fa      	ldr	r2, [r7, #12]
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b106:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b10a:	68fa      	ldr	r2, [r7, #12]
 800b10c:	431a      	orrs	r2, r3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b112:	2300      	movs	r3, #0
}
 800b114:	4618      	mov	r0, r3
 800b116:	3714      	adds	r7, #20
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	b004      	add	sp, #16
 800b120:	4770      	bx	lr

0800b122 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b122:	b480      	push	{r7}
 800b124:	b083      	sub	sp, #12
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b130:	4618      	mov	r0, r3
 800b132:	370c      	adds	r7, #12
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	681a      	ldr	r2, [r3, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b150:	2300      	movs	r3, #0
}
 800b152:	4618      	mov	r0, r3
 800b154:	370c      	adds	r7, #12
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr

0800b15e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b15e:	b480      	push	{r7}
 800b160:	b083      	sub	sp, #12
 800b162:	af00      	add	r7, sp, #0
 800b164:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2203      	movs	r2, #3
 800b16a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b16c:	2300      	movs	r3, #0
}
 800b16e:	4618      	mov	r0, r3
 800b170:	370c      	adds	r7, #12
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b17a:	b480      	push	{r7}
 800b17c:	b083      	sub	sp, #12
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f003 0303 	and.w	r3, r3, #3
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b196:	b480      	push	{r7}
 800b198:	b085      	sub	sp, #20
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	681a      	ldr	r2, [r3, #0]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b1b4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b1ba:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b1c0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b1c2:	68fa      	ldr	r2, [r7, #12]
 800b1c4:	4313      	orrs	r3, r2
 800b1c6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b1d0:	f023 030f 	bic.w	r3, r3, #15
 800b1d4:	68fa      	ldr	r2, [r7, #12]
 800b1d6:	431a      	orrs	r2, r3
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b1dc:	2300      	movs	r3, #0
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr

0800b1ea <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b1ea:	b480      	push	{r7}
 800b1ec:	b083      	sub	sp, #12
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	691b      	ldr	r3, [r3, #16]
 800b1f6:	b2db      	uxtb	r3, r3
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr

0800b204 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b204:	b480      	push	{r7}
 800b206:	b085      	sub	sp, #20
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	3314      	adds	r3, #20
 800b212:	461a      	mov	r2, r3
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	4413      	add	r3, r2
 800b218:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
}  
 800b21e:	4618      	mov	r0, r3
 800b220:	3714      	adds	r7, #20
 800b222:	46bd      	mov	sp, r7
 800b224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b228:	4770      	bx	lr

0800b22a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b22a:	b480      	push	{r7}
 800b22c:	b085      	sub	sp, #20
 800b22e:	af00      	add	r7, sp, #0
 800b230:	6078      	str	r0, [r7, #4]
 800b232:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b234:	2300      	movs	r3, #0
 800b236:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	685a      	ldr	r2, [r3, #4]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b250:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b256:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b25c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b25e:	68fa      	ldr	r2, [r7, #12]
 800b260:	4313      	orrs	r3, r2
 800b262:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b268:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	431a      	orrs	r2, r3
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b274:	2300      	movs	r3, #0

}
 800b276:	4618      	mov	r0, r3
 800b278:	3714      	adds	r7, #20
 800b27a:	46bd      	mov	sp, r7
 800b27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b280:	4770      	bx	lr

0800b282 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b282:	b580      	push	{r7, lr}
 800b284:	b088      	sub	sp, #32
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
 800b28a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b290:	2310      	movs	r3, #16
 800b292:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b294:	2340      	movs	r3, #64	; 0x40
 800b296:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b298:	2300      	movs	r3, #0
 800b29a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b29c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2a2:	f107 0308 	add.w	r3, r7, #8
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f7ff ff74 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b2ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2b2:	2110      	movs	r1, #16
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 f9d7 	bl	800b668 <SDMMC_GetCmdResp1>
 800b2ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2bc:	69fb      	ldr	r3, [r7, #28]
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3720      	adds	r7, #32
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	b088      	sub	sp, #32
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
 800b2ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b2d4:	2311      	movs	r3, #17
 800b2d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2d8:	2340      	movs	r3, #64	; 0x40
 800b2da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2e6:	f107 0308 	add.w	r3, r7, #8
 800b2ea:	4619      	mov	r1, r3
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f7ff ff52 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b2f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2f6:	2111      	movs	r1, #17
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f000 f9b5 	bl	800b668 <SDMMC_GetCmdResp1>
 800b2fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b300:	69fb      	ldr	r3, [r7, #28]
}
 800b302:	4618      	mov	r0, r3
 800b304:	3720      	adds	r7, #32
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b088      	sub	sp, #32
 800b30e:	af00      	add	r7, sp, #0
 800b310:	6078      	str	r0, [r7, #4]
 800b312:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b318:	2312      	movs	r3, #18
 800b31a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b31c:	2340      	movs	r3, #64	; 0x40
 800b31e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b320:	2300      	movs	r3, #0
 800b322:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b324:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b328:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b32a:	f107 0308 	add.w	r3, r7, #8
 800b32e:	4619      	mov	r1, r3
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f7ff ff30 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b336:	f241 3288 	movw	r2, #5000	; 0x1388
 800b33a:	2112      	movs	r1, #18
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f000 f993 	bl	800b668 <SDMMC_GetCmdResp1>
 800b342:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b344:	69fb      	ldr	r3, [r7, #28]
}
 800b346:	4618      	mov	r0, r3
 800b348:	3720      	adds	r7, #32
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b088      	sub	sp, #32
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
 800b356:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b35c:	2318      	movs	r3, #24
 800b35e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b360:	2340      	movs	r3, #64	; 0x40
 800b362:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b364:	2300      	movs	r3, #0
 800b366:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b36c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b36e:	f107 0308 	add.w	r3, r7, #8
 800b372:	4619      	mov	r1, r3
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f7ff ff0e 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b37a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b37e:	2118      	movs	r1, #24
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f000 f971 	bl	800b668 <SDMMC_GetCmdResp1>
 800b386:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b388:	69fb      	ldr	r3, [r7, #28]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3720      	adds	r7, #32
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b088      	sub	sp, #32
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b3a0:	2319      	movs	r3, #25
 800b3a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3a4:	2340      	movs	r3, #64	; 0x40
 800b3a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3b2:	f107 0308 	add.w	r3, r7, #8
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f7ff feec 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b3be:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3c2:	2119      	movs	r1, #25
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 f94f 	bl	800b668 <SDMMC_GetCmdResp1>
 800b3ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3cc:	69fb      	ldr	r3, [r7, #28]
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3720      	adds	r7, #32
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
	...

0800b3d8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b088      	sub	sp, #32
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b3e4:	230c      	movs	r3, #12
 800b3e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3e8:	2340      	movs	r3, #64	; 0x40
 800b3ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3f6:	f107 0308 	add.w	r3, r7, #8
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff feca 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b402:	4a05      	ldr	r2, [pc, #20]	; (800b418 <SDMMC_CmdStopTransfer+0x40>)
 800b404:	210c      	movs	r1, #12
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f000 f92e 	bl	800b668 <SDMMC_GetCmdResp1>
 800b40c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b40e:	69fb      	ldr	r3, [r7, #28]
}
 800b410:	4618      	mov	r0, r3
 800b412:	3720      	adds	r7, #32
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}
 800b418:	05f5e100 	.word	0x05f5e100

0800b41c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b08a      	sub	sp, #40	; 0x28
 800b420:	af00      	add	r7, sp, #0
 800b422:	60f8      	str	r0, [r7, #12]
 800b424:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b42c:	2307      	movs	r3, #7
 800b42e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b430:	2340      	movs	r3, #64	; 0x40
 800b432:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b434:	2300      	movs	r3, #0
 800b436:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b43c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b43e:	f107 0310 	add.w	r3, r7, #16
 800b442:	4619      	mov	r1, r3
 800b444:	68f8      	ldr	r0, [r7, #12]
 800b446:	f7ff fea6 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b44a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b44e:	2107      	movs	r1, #7
 800b450:	68f8      	ldr	r0, [r7, #12]
 800b452:	f000 f909 	bl	800b668 <SDMMC_GetCmdResp1>
 800b456:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3728      	adds	r7, #40	; 0x28
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}

0800b462 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b462:	b580      	push	{r7, lr}
 800b464:	b088      	sub	sp, #32
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b46a:	2300      	movs	r3, #0
 800b46c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b46e:	2300      	movs	r3, #0
 800b470:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b472:	2300      	movs	r3, #0
 800b474:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b476:	2300      	movs	r3, #0
 800b478:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b47a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b47e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b480:	f107 0308 	add.w	r3, r7, #8
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f7ff fe85 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 fb23 	bl	800bad8 <SDMMC_GetCmdError>
 800b492:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b494:	69fb      	ldr	r3, [r7, #28]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3720      	adds	r7, #32
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b088      	sub	sp, #32
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b4a6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b4aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b4ac:	2308      	movs	r3, #8
 800b4ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4b0:	2340      	movs	r3, #64	; 0x40
 800b4b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4be:	f107 0308 	add.w	r3, r7, #8
 800b4c2:	4619      	mov	r1, r3
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7ff fe66 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 fab6 	bl	800ba3c <SDMMC_GetCmdResp7>
 800b4d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4d2:	69fb      	ldr	r3, [r7, #28]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3720      	adds	r7, #32
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b088      	sub	sp, #32
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b4ea:	2337      	movs	r3, #55	; 0x37
 800b4ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b4ee:	2340      	movs	r3, #64	; 0x40
 800b4f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4fc:	f107 0308 	add.w	r3, r7, #8
 800b500:	4619      	mov	r1, r3
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f7ff fe47 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b508:	f241 3288 	movw	r2, #5000	; 0x1388
 800b50c:	2137      	movs	r1, #55	; 0x37
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 f8aa 	bl	800b668 <SDMMC_GetCmdResp1>
 800b514:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b516:	69fb      	ldr	r3, [r7, #28]
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3720      	adds	r7, #32
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b088      	sub	sp, #32
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b534:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b536:	2329      	movs	r3, #41	; 0x29
 800b538:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b53a:	2340      	movs	r3, #64	; 0x40
 800b53c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b53e:	2300      	movs	r3, #0
 800b540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b546:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b548:	f107 0308 	add.w	r3, r7, #8
 800b54c:	4619      	mov	r1, r3
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f7ff fe21 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 f9bd 	bl	800b8d4 <SDMMC_GetCmdResp3>
 800b55a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b55c:	69fb      	ldr	r3, [r7, #28]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3720      	adds	r7, #32
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b088      	sub	sp, #32
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b56e:	2300      	movs	r3, #0
 800b570:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b572:	2302      	movs	r3, #2
 800b574:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b576:	23c0      	movs	r3, #192	; 0xc0
 800b578:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b57a:	2300      	movs	r3, #0
 800b57c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b57e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b582:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b584:	f107 0308 	add.w	r3, r7, #8
 800b588:	4619      	mov	r1, r3
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f7ff fe03 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 f957 	bl	800b844 <SDMMC_GetCmdResp2>
 800b596:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b598:	69fb      	ldr	r3, [r7, #28]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3720      	adds	r7, #32
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}

0800b5a2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b088      	sub	sp, #32
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
 800b5aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b5b0:	2309      	movs	r3, #9
 800b5b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b5b4:	23c0      	movs	r3, #192	; 0xc0
 800b5b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5c2:	f107 0308 	add.w	r3, r7, #8
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f7ff fde4 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f000 f938 	bl	800b844 <SDMMC_GetCmdResp2>
 800b5d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5d6:	69fb      	ldr	r3, [r7, #28]
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3720      	adds	r7, #32
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b088      	sub	sp, #32
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b5ee:	2303      	movs	r3, #3
 800b5f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b5f2:	2340      	movs	r3, #64	; 0x40
 800b5f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b5fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b600:	f107 0308 	add.w	r3, r7, #8
 800b604:	4619      	mov	r1, r3
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f7ff fdc5 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b60c:	683a      	ldr	r2, [r7, #0]
 800b60e:	2103      	movs	r1, #3
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f99d 	bl	800b950 <SDMMC_GetCmdResp6>
 800b616:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b618:	69fb      	ldr	r3, [r7, #28]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3720      	adds	r7, #32
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b088      	sub	sp, #32
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
 800b62a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b630:	230d      	movs	r3, #13
 800b632:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b634:	2340      	movs	r3, #64	; 0x40
 800b636:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b638:	2300      	movs	r3, #0
 800b63a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b63c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b640:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b642:	f107 0308 	add.w	r3, r7, #8
 800b646:	4619      	mov	r1, r3
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f7ff fda4 	bl	800b196 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b64e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b652:	210d      	movs	r1, #13
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 f807 	bl	800b668 <SDMMC_GetCmdResp1>
 800b65a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b65c:	69fb      	ldr	r3, [r7, #28]
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3720      	adds	r7, #32
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}
	...

0800b668 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b088      	sub	sp, #32
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	460b      	mov	r3, r1
 800b672:	607a      	str	r2, [r7, #4]
 800b674:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b676:	4b70      	ldr	r3, [pc, #448]	; (800b838 <SDMMC_GetCmdResp1+0x1d0>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a70      	ldr	r2, [pc, #448]	; (800b83c <SDMMC_GetCmdResp1+0x1d4>)
 800b67c:	fba2 2303 	umull	r2, r3, r2, r3
 800b680:	0a5a      	lsrs	r2, r3, #9
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	fb02 f303 	mul.w	r3, r2, r3
 800b688:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b68a:	69fb      	ldr	r3, [r7, #28]
 800b68c:	1e5a      	subs	r2, r3, #1
 800b68e:	61fa      	str	r2, [r7, #28]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d102      	bne.n	800b69a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b694:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b698:	e0c9      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b69e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d0ef      	beq.n	800b68a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b6aa:	69bb      	ldr	r3, [r7, #24]
 800b6ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d1ea      	bne.n	800b68a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6b8:	f003 0304 	and.w	r3, r3, #4
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d004      	beq.n	800b6ca <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2204      	movs	r2, #4
 800b6c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6c6:	2304      	movs	r3, #4
 800b6c8:	e0b1      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d004      	beq.n	800b6e0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2201      	movs	r2, #1
 800b6da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	e0a6      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	22c5      	movs	r2, #197	; 0xc5
 800b6e4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b6e6:	68f8      	ldr	r0, [r7, #12]
 800b6e8:	f7ff fd7f 	bl	800b1ea <SDIO_GetCommandResponse>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	7afb      	ldrb	r3, [r7, #11]
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d001      	beq.n	800b6fa <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e099      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	68f8      	ldr	r0, [r7, #12]
 800b6fe:	f7ff fd81 	bl	800b204 <SDIO_GetResponse>
 800b702:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b704:	697a      	ldr	r2, [r7, #20]
 800b706:	4b4e      	ldr	r3, [pc, #312]	; (800b840 <SDMMC_GetCmdResp1+0x1d8>)
 800b708:	4013      	ands	r3, r2
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d101      	bne.n	800b712 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b70e:	2300      	movs	r3, #0
 800b710:	e08d      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	2b00      	cmp	r3, #0
 800b716:	da02      	bge.n	800b71e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b718:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b71c:	e087      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b724:	2b00      	cmp	r3, #0
 800b726:	d001      	beq.n	800b72c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b728:	2340      	movs	r3, #64	; 0x40
 800b72a:	e080      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b732:	2b00      	cmp	r3, #0
 800b734:	d001      	beq.n	800b73a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b736:	2380      	movs	r3, #128	; 0x80
 800b738:	e079      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b740:	2b00      	cmp	r3, #0
 800b742:	d002      	beq.n	800b74a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b744:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b748:	e071      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b750:	2b00      	cmp	r3, #0
 800b752:	d002      	beq.n	800b75a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b754:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b758:	e069      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b760:	2b00      	cmp	r3, #0
 800b762:	d002      	beq.n	800b76a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b768:	e061      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b770:	2b00      	cmp	r3, #0
 800b772:	d002      	beq.n	800b77a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b774:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b778:	e059      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b780:	2b00      	cmp	r3, #0
 800b782:	d002      	beq.n	800b78a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b788:	e051      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b790:	2b00      	cmp	r3, #0
 800b792:	d002      	beq.n	800b79a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b794:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b798:	e049      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d002      	beq.n	800b7aa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b7a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b7a8:	e041      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d002      	beq.n	800b7ba <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b7b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7b8:	e039      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d002      	beq.n	800b7ca <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b7c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b7c8:	e031      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d002      	beq.n	800b7da <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b7d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b7d8:	e029      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d002      	beq.n	800b7ea <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b7e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b7e8:	e021      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d002      	beq.n	800b7fa <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b7f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b7f8:	e019      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b800:	2b00      	cmp	r3, #0
 800b802:	d002      	beq.n	800b80a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b804:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b808:	e011      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b814:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b818:	e009      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	f003 0308 	and.w	r3, r3, #8
 800b820:	2b00      	cmp	r3, #0
 800b822:	d002      	beq.n	800b82a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b824:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b828:	e001      	b.n	800b82e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b82a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3720      	adds	r7, #32
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
 800b836:	bf00      	nop
 800b838:	20000020 	.word	0x20000020
 800b83c:	10624dd3 	.word	0x10624dd3
 800b840:	fdffe008 	.word	0xfdffe008

0800b844 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b844:	b480      	push	{r7}
 800b846:	b085      	sub	sp, #20
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b84c:	4b1f      	ldr	r3, [pc, #124]	; (800b8cc <SDMMC_GetCmdResp2+0x88>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a1f      	ldr	r2, [pc, #124]	; (800b8d0 <SDMMC_GetCmdResp2+0x8c>)
 800b852:	fba2 2303 	umull	r2, r3, r2, r3
 800b856:	0a5b      	lsrs	r3, r3, #9
 800b858:	f241 3288 	movw	r2, #5000	; 0x1388
 800b85c:	fb02 f303 	mul.w	r3, r2, r3
 800b860:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	1e5a      	subs	r2, r3, #1
 800b866:	60fa      	str	r2, [r7, #12]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d102      	bne.n	800b872 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b86c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b870:	e026      	b.n	800b8c0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b876:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d0ef      	beq.n	800b862 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1ea      	bne.n	800b862 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b890:	f003 0304 	and.w	r3, r3, #4
 800b894:	2b00      	cmp	r3, #0
 800b896:	d004      	beq.n	800b8a2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2204      	movs	r2, #4
 800b89c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b89e:	2304      	movs	r3, #4
 800b8a0:	e00e      	b.n	800b8c0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8a6:	f003 0301 	and.w	r3, r3, #1
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d004      	beq.n	800b8b8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2201      	movs	r2, #1
 800b8b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	e003      	b.n	800b8c0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	22c5      	movs	r2, #197	; 0xc5
 800b8bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b8be:	2300      	movs	r3, #0
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3714      	adds	r7, #20
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	20000020 	.word	0x20000020
 800b8d0:	10624dd3 	.word	0x10624dd3

0800b8d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8dc:	4b1a      	ldr	r3, [pc, #104]	; (800b948 <SDMMC_GetCmdResp3+0x74>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a1a      	ldr	r2, [pc, #104]	; (800b94c <SDMMC_GetCmdResp3+0x78>)
 800b8e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8e6:	0a5b      	lsrs	r3, r3, #9
 800b8e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8ec:	fb02 f303 	mul.w	r3, r2, r3
 800b8f0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	1e5a      	subs	r2, r3, #1
 800b8f6:	60fa      	str	r2, [r7, #12]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d102      	bne.n	800b902 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b900:	e01b      	b.n	800b93a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b906:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d0ef      	beq.n	800b8f2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d1ea      	bne.n	800b8f2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b920:	f003 0304 	and.w	r3, r3, #4
 800b924:	2b00      	cmp	r3, #0
 800b926:	d004      	beq.n	800b932 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2204      	movs	r2, #4
 800b92c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b92e:	2304      	movs	r3, #4
 800b930:	e003      	b.n	800b93a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	22c5      	movs	r2, #197	; 0xc5
 800b936:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b938:	2300      	movs	r3, #0
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3714      	adds	r7, #20
 800b93e:	46bd      	mov	sp, r7
 800b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop
 800b948:	20000020 	.word	0x20000020
 800b94c:	10624dd3 	.word	0x10624dd3

0800b950 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af00      	add	r7, sp, #0
 800b956:	60f8      	str	r0, [r7, #12]
 800b958:	460b      	mov	r3, r1
 800b95a:	607a      	str	r2, [r7, #4]
 800b95c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b95e:	4b35      	ldr	r3, [pc, #212]	; (800ba34 <SDMMC_GetCmdResp6+0xe4>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a35      	ldr	r2, [pc, #212]	; (800ba38 <SDMMC_GetCmdResp6+0xe8>)
 800b964:	fba2 2303 	umull	r2, r3, r2, r3
 800b968:	0a5b      	lsrs	r3, r3, #9
 800b96a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b96e:	fb02 f303 	mul.w	r3, r2, r3
 800b972:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b974:	69fb      	ldr	r3, [r7, #28]
 800b976:	1e5a      	subs	r2, r3, #1
 800b978:	61fa      	str	r2, [r7, #28]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d102      	bne.n	800b984 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b97e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b982:	e052      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b988:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b98a:	69bb      	ldr	r3, [r7, #24]
 800b98c:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b990:	2b00      	cmp	r3, #0
 800b992:	d0ef      	beq.n	800b974 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b994:	69bb      	ldr	r3, [r7, #24]
 800b996:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d1ea      	bne.n	800b974 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9a2:	f003 0304 	and.w	r3, r3, #4
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d004      	beq.n	800b9b4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2204      	movs	r2, #4
 800b9ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b9b0:	2304      	movs	r3, #4
 800b9b2:	e03a      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9b8:	f003 0301 	and.w	r3, r3, #1
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d004      	beq.n	800b9ca <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	e02f      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b9ca:	68f8      	ldr	r0, [r7, #12]
 800b9cc:	f7ff fc0d 	bl	800b1ea <SDIO_GetCommandResponse>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	7afb      	ldrb	r3, [r7, #11]
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d001      	beq.n	800b9de <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	e025      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	22c5      	movs	r2, #197	; 0xc5
 800b9e2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b9e4:	2100      	movs	r1, #0
 800b9e6:	68f8      	ldr	r0, [r7, #12]
 800b9e8:	f7ff fc0c 	bl	800b204 <SDIO_GetResponse>
 800b9ec:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d106      	bne.n	800ba06 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	0c1b      	lsrs	r3, r3, #16
 800b9fc:	b29a      	uxth	r2, r3
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ba02:	2300      	movs	r3, #0
 800ba04:	e011      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d002      	beq.n	800ba16 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ba10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ba14:	e009      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d002      	beq.n	800ba26 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ba20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba24:	e001      	b.n	800ba2a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ba26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3720      	adds	r7, #32
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	20000020 	.word	0x20000020
 800ba38:	10624dd3 	.word	0x10624dd3

0800ba3c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b085      	sub	sp, #20
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ba44:	4b22      	ldr	r3, [pc, #136]	; (800bad0 <SDMMC_GetCmdResp7+0x94>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a22      	ldr	r2, [pc, #136]	; (800bad4 <SDMMC_GetCmdResp7+0x98>)
 800ba4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba4e:	0a5b      	lsrs	r3, r3, #9
 800ba50:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba54:	fb02 f303 	mul.w	r3, r2, r3
 800ba58:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	1e5a      	subs	r2, r3, #1
 800ba5e:	60fa      	str	r2, [r7, #12]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d102      	bne.n	800ba6a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba68:	e02c      	b.n	800bac4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba6e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d0ef      	beq.n	800ba5a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d1ea      	bne.n	800ba5a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba88:	f003 0304 	and.w	r3, r3, #4
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d004      	beq.n	800ba9a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2204      	movs	r2, #4
 800ba94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba96:	2304      	movs	r3, #4
 800ba98:	e014      	b.n	800bac4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba9e:	f003 0301 	and.w	r3, r3, #1
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d004      	beq.n	800bab0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2201      	movs	r2, #1
 800baaa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800baac:	2301      	movs	r3, #1
 800baae:	e009      	b.n	800bac4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d002      	beq.n	800bac2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2240      	movs	r2, #64	; 0x40
 800bac0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bac2:	2300      	movs	r3, #0
  
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3714      	adds	r7, #20
 800bac8:	46bd      	mov	sp, r7
 800baca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bace:	4770      	bx	lr
 800bad0:	20000020 	.word	0x20000020
 800bad4:	10624dd3 	.word	0x10624dd3

0800bad8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800bad8:	b480      	push	{r7}
 800bada:	b085      	sub	sp, #20
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bae0:	4b11      	ldr	r3, [pc, #68]	; (800bb28 <SDMMC_GetCmdError+0x50>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a11      	ldr	r2, [pc, #68]	; (800bb2c <SDMMC_GetCmdError+0x54>)
 800bae6:	fba2 2303 	umull	r2, r3, r2, r3
 800baea:	0a5b      	lsrs	r3, r3, #9
 800baec:	f241 3288 	movw	r2, #5000	; 0x1388
 800baf0:	fb02 f303 	mul.w	r3, r2, r3
 800baf4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	1e5a      	subs	r2, r3, #1
 800bafa:	60fa      	str	r2, [r7, #12]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d102      	bne.n	800bb06 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bb00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bb04:	e009      	b.n	800bb1a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d0f1      	beq.n	800baf6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	22c5      	movs	r2, #197	; 0xc5
 800bb16:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3714      	adds	r7, #20
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb24:	4770      	bx	lr
 800bb26:	bf00      	nop
 800bb28:	20000020 	.word	0x20000020
 800bb2c:	10624dd3 	.word	0x10624dd3

0800bb30 <bmp5_init>:
*  @brief This API is the entry point.
*  It performs the selection of I2C/I3C/SPI read mechanism according to the
*  selected interface and reads the chip-id of the sensor.
*/
int8_t bmp5_init(struct bmp5_dev *dev)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t chip_id;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f000 fb0c 	bl	800c156 <null_ptr_check>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800bb42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d133      	bne.n	800bbb2 <bmp5_init+0x82>
    {
        if (dev->intf == BMP5_SPI_INTF)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	7d5b      	ldrb	r3, [r3, #21]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d108      	bne.n	800bb64 <bmp5_init+0x34>
        {
            /* Performing a single read via SPI of registers,
             * e.g. registers CHIP_ID, before the actual
             * SPI communication with the device.
             */
            rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &reg_data, 1, dev);
 800bb52:	f107 010e 	add.w	r1, r7, #14
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2201      	movs	r2, #1
 800bb5a:	2001      	movs	r0, #1
 800bb5c:	f000 f82f 	bl	800bbbe <bmp5_get_regs>
 800bb60:	4603      	mov	r3, r0
 800bb62:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMP5_OK)
 800bb64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d122      	bne.n	800bbb2 <bmp5_init+0x82>
        {
            /* Read chip_id */
            rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &chip_id, 1, dev);
 800bb6c:	f107 010d 	add.w	r1, r7, #13
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2201      	movs	r2, #1
 800bb74:	2001      	movs	r0, #1
 800bb76:	f000 f822 	bl	800bbbe <bmp5_get_regs>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800bb7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d115      	bne.n	800bbb2 <bmp5_init+0x82>
            {
                if (chip_id != 0)
 800bb86:	7b7b      	ldrb	r3, [r7, #13]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d005      	beq.n	800bb98 <bmp5_init+0x68>
                {
                    /* Validate post power-up procedure */
                    rslt = power_up_check(dev);
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f000 fb1b 	bl	800c1c8 <power_up_check>
 800bb92:	4603      	mov	r3, r0
 800bb94:	73fb      	strb	r3, [r7, #15]
 800bb96:	e001      	b.n	800bb9c <bmp5_init+0x6c>
                }
                else
                {
                    rslt = BMP5_E_INVALID_CHIP_ID;
 800bb98:	23fc      	movs	r3, #252	; 0xfc
 800bb9a:	73fb      	strb	r3, [r7, #15]
                }

                if (rslt == BMP5_OK)
 800bb9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d106      	bne.n	800bbb2 <bmp5_init+0x82>
                {
                    rslt = validate_chip_id(chip_id, dev);
 800bba4:	7b7b      	ldrb	r3, [r7, #13]
 800bba6:	6879      	ldr	r1, [r7, #4]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 faf4 	bl	800c196 <validate_chip_id>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 800bbb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3710      	adds	r7, #16
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <bmp5_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp5_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp5_dev *dev)
{
 800bbbe:	b590      	push	{r4, r7, lr}
 800bbc0:	b087      	sub	sp, #28
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	60b9      	str	r1, [r7, #8]
 800bbc6:	607a      	str	r2, [r7, #4]
 800bbc8:	603b      	str	r3, [r7, #0]
 800bbca:	4603      	mov	r3, r0
 800bbcc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800bbce:	6838      	ldr	r0, [r7, #0]
 800bbd0:	f000 fac1 	bl	800c156 <null_ptr_check>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMP5_OK) && (reg_data != NULL))
 800bbd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d11e      	bne.n	800bc1e <bmp5_get_regs+0x60>
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d01b      	beq.n	800bc1e <bmp5_get_regs+0x60>
    {
        if (dev->intf == BMP5_SPI_INTF)
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	7d5b      	ldrb	r3, [r3, #21]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d103      	bne.n	800bbf6 <bmp5_get_regs+0x38>
        {
            /* If interface selected is SPI */
            reg_addr = reg_addr | BMP5_SPI_RD_MASK;
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
 800bbf0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bbf4:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data from the reg_addr */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	689c      	ldr	r4, [r3, #8]
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	7bf8      	ldrb	r0, [r7, #15]
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	68b9      	ldr	r1, [r7, #8]
 800bc04:	47a0      	blx	r4
 800bc06:	4603      	mov	r3, r0
 800bc08:	461a      	mov	r2, r3
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	751a      	strb	r2, [r3, #20]

        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d004      	beq.n	800bc22 <bmp5_get_regs+0x64>
        {
            /* Failure case */
            rslt = BMP5_E_COM_FAIL;
 800bc18:	23fe      	movs	r3, #254	; 0xfe
 800bc1a:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 800bc1c:	e001      	b.n	800bc22 <bmp5_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800bc1e:	23ff      	movs	r3, #255	; 0xff
 800bc20:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800bc22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	371c      	adds	r7, #28
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd90      	pop	{r4, r7, pc}

0800bc2e <bmp5_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp5_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp5_dev *dev)
{
 800bc2e:	b590      	push	{r4, r7, lr}
 800bc30:	b087      	sub	sp, #28
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
 800bc38:	603b      	str	r3, [r7, #0]
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	75bb      	strb	r3, [r7, #22]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800bc42:	6838      	ldr	r0, [r7, #0]
 800bc44:	f000 fa87 	bl	800c156 <null_ptr_check>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMP5_OK) && (reg_data != NULL))
 800bc4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d140      	bne.n	800bcd6 <bmp5_set_regs+0xa8>
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d03d      	beq.n	800bcd6 <bmp5_set_regs+0xa8>
    {
        if (dev->intf == BMP5_SPI_INTF)
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	7d5b      	ldrb	r3, [r3, #21]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d11d      	bne.n	800bc9e <bmp5_set_regs+0x70>
        {
            /* Write the data to the reg_addr */
            do
            {
                dev->intf_rslt = dev->write((reg_addr + idx), &reg_data[idx], 1, dev->intf_ptr);
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	68dc      	ldr	r4, [r3, #12]
 800bc66:	7bfa      	ldrb	r2, [r7, #15]
 800bc68:	7dbb      	ldrb	r3, [r7, #22]
 800bc6a:	4413      	add	r3, r2
 800bc6c:	b2d8      	uxtb	r0, r3
 800bc6e:	7dbb      	ldrb	r3, [r7, #22]
 800bc70:	68ba      	ldr	r2, [r7, #8]
 800bc72:	18d1      	adds	r1, r2, r3
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	2201      	movs	r2, #1
 800bc7a:	47a0      	blx	r4
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	461a      	mov	r2, r3
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	751a      	strb	r2, [r3, #20]
                idx++;
 800bc84:	7dbb      	ldrb	r3, [r7, #22]
 800bc86:	3301      	adds	r3, #1
 800bc88:	75bb      	strb	r3, [r7, #22]
            } while ((idx < len) && (dev->intf_rslt == BMP5_INTF_RET_SUCCESS));
 800bc8a:	7dbb      	ldrb	r3, [r7, #22]
 800bc8c:	687a      	ldr	r2, [r7, #4]
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d919      	bls.n	800bcc6 <bmp5_set_regs+0x98>
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d0e2      	beq.n	800bc62 <bmp5_set_regs+0x34>
 800bc9c:	e013      	b.n	800bcc6 <bmp5_set_regs+0x98>
        }
        else if ((dev->intf == BMP5_I2C_INTF) || (dev->intf == BMP5_I3C_INTF))
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	7d5b      	ldrb	r3, [r3, #21]
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d003      	beq.n	800bcae <bmp5_set_regs+0x80>
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	7d5b      	ldrb	r3, [r3, #21]
 800bcaa:	2b02      	cmp	r3, #2
 800bcac:	d10b      	bne.n	800bcc6 <bmp5_set_regs+0x98>
        {
            /* Write the data to the reg_addr */
            dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	68dc      	ldr	r4, [r3, #12]
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	7bf8      	ldrb	r0, [r7, #15]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	68b9      	ldr	r1, [r7, #8]
 800bcbc:	47a0      	blx	r4
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	461a      	mov	r2, r3
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	751a      	strb	r2, [r3, #20]
        }

        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d004      	beq.n	800bcda <bmp5_set_regs+0xac>
        {
            /* Failure case */
            rslt = BMP5_E_COM_FAIL;
 800bcd0:	23fe      	movs	r3, #254	; 0xfe
 800bcd2:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 800bcd4:	e001      	b.n	800bcda <bmp5_set_regs+0xac>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800bcd6:	23ff      	movs	r3, #255	; 0xff
 800bcd8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800bcda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	371c      	adds	r7, #28
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd90      	pop	{r4, r7, pc}

0800bce6 <bmp5_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp5_soft_reset(struct bmp5_dev *dev)
{
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b084      	sub	sp, #16
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t por_status;
    uint8_t data = BMP5_SOFT_RESET_CMD;
 800bcee:	23b6      	movs	r3, #182	; 0xb6
 800bcf0:	737b      	strb	r3, [r7, #13]

    /* Reset the device */
    rslt = bmp5_set_regs(BMP5_REG_CMD, &data, 1, dev);
 800bcf2:	f107 010d 	add.w	r1, r7, #13
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	207e      	movs	r0, #126	; 0x7e
 800bcfc:	f7ff ff97 	bl	800bc2e <bmp5_set_regs>
 800bd00:	4603      	mov	r3, r0
 800bd02:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800bd04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d114      	bne.n	800bd36 <bmp5_soft_reset+0x50>
    {
        /* Soft-reset execution takes 2 ms */
        dev->delay_us(BMP5_DELAY_US_SOFT_RESET, dev->intf_ptr);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	691b      	ldr	r3, [r3, #16]
 800bd10:	687a      	ldr	r2, [r7, #4]
 800bd12:	6852      	ldr	r2, [r2, #4]
 800bd14:	4611      	mov	r1, r2
 800bd16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800bd1a:	4798      	blx	r3

        if (dev->intf == BMP5_SPI_INTF)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	7d5b      	ldrb	r3, [r3, #21]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d108      	bne.n	800bd36 <bmp5_soft_reset+0x50>
        {
            /* Performing a single read via SPI of registers,
            * e.g. registers CHIP_ID, before the actual
            * SPI communication with the device.
            */
            rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &reg_data, 1, dev);
 800bd24:	f107 010e 	add.w	r1, r7, #14
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	2001      	movs	r0, #1
 800bd2e:	f7ff ff46 	bl	800bbbe <bmp5_get_regs>
 800bd32:	4603      	mov	r3, r0
 800bd34:	73fb      	strb	r3, [r7, #15]
#endif
    }

    (void)por_status; // Avoid compiler warning-as-error

    return rslt;
 800bd36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3710      	adds	r7, #16
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	bd80      	pop	{r7, pc}

0800bd42 <bmp5_get_interrupt_status>:

/*!
 *  @brief This API is used to get interrupt status.
 */
int8_t bmp5_get_interrupt_status(uint8_t *int_status, struct bmp5_dev *dev)
{
 800bd42:	b580      	push	{r7, lr}
 800bd44:	b084      	sub	sp, #16
 800bd46:	af00      	add	r7, sp, #0
 800bd48:	6078      	str	r0, [r7, #4]
 800bd4a:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (int_status != NULL)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d008      	beq.n	800bd64 <bmp5_get_interrupt_status+0x22>
    {
        rslt = bmp5_get_regs(BMP5_REG_INT_STATUS, int_status, 1, dev);
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	2201      	movs	r2, #1
 800bd56:	6879      	ldr	r1, [r7, #4]
 800bd58:	2027      	movs	r0, #39	; 0x27
 800bd5a:	f7ff ff30 	bl	800bbbe <bmp5_get_regs>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	73fb      	strb	r3, [r7, #15]
 800bd62:	e001      	b.n	800bd68 <bmp5_get_interrupt_status+0x26>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800bd64:	23ff      	movs	r3, #255	; 0xff
 800bd66:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800bd68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3710      	adds	r7, #16
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <bmp5_get_power_mode>:

/*!
 *  @brief This API is used to get powermode of the sensor.
 */
int8_t bmp5_get_power_mode(enum bmp5_powermode *powermode, struct bmp5_dev *dev)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t deep_dis;
    uint8_t reg_data;
    uint8_t pwrmode;

    if (powermode != NULL)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d03f      	beq.n	800be04 <bmp5_get_power_mode+0x90>
    {
        /* Read the power mode register */
        rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 800bd84:	f107 010c 	add.w	r1, r7, #12
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	2037      	movs	r0, #55	; 0x37
 800bd8e:	f7ff ff16 	bl	800bbbe <bmp5_get_regs>
 800bd92:	4603      	mov	r3, r0
 800bd94:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 800bd96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d134      	bne.n	800be08 <bmp5_get_power_mode+0x94>
        {
            pwrmode = BMP5_GET_BITS_POS_0(reg_data, BMP5_POWERMODE);
 800bd9e:	7b3b      	ldrb	r3, [r7, #12]
 800bda0:	f003 0303 	and.w	r3, r3, #3
 800bda4:	73bb      	strb	r3, [r7, #14]

            switch (pwrmode)
 800bda6:	7bbb      	ldrb	r3, [r7, #14]
 800bda8:	2b03      	cmp	r3, #3
 800bdaa:	d828      	bhi.n	800bdfe <bmp5_get_power_mode+0x8a>
 800bdac:	a201      	add	r2, pc, #4	; (adr r2, 800bdb4 <bmp5_get_power_mode+0x40>)
 800bdae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdb2:	bf00      	nop
 800bdb4:	0800bdc5 	.word	0x0800bdc5
 800bdb8:	0800bde7 	.word	0x0800bde7
 800bdbc:	0800bdef 	.word	0x0800bdef
 800bdc0:	0800bdf7 	.word	0x0800bdf7
            {
                case BMP5_POWERMODE_STANDBY:

                    /* Getting deep disable status */
                    deep_dis = BMP5_GET_BITSLICE(reg_data, BMP5_DEEP_DISABLE);
 800bdc4:	7b3b      	ldrb	r3, [r7, #12]
 800bdc6:	09db      	lsrs	r3, r3, #7
 800bdc8:	737b      	strb	r3, [r7, #13]
                    /* Checking deepstandby status only when powermode is in standby mode */

                    /* If deep_dis = 0(BMP5_DEEP_ENABLED) then deepstandby mode is enabled.
                     * If deep_dis = 1(BMP5_DEEP_DISABLED) then deepstandby mode is disabled
                     */
                    if (deep_dis == BMP5_DEEP_ENABLED)
 800bdca:	7b7b      	ldrb	r3, [r7, #13]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d106      	bne.n	800bdde <bmp5_get_power_mode+0x6a>
                    {
                        rslt = check_deepstandby_mode(powermode, dev);
 800bdd0:	6839      	ldr	r1, [r7, #0]
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f000 fa31 	bl	800c23a <check_deepstandby_mode>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	73fb      	strb	r3, [r7, #15]
                    else
                    {
                        *powermode = BMP5_POWERMODE_STANDBY;
                    }

                    break;
 800bddc:	e014      	b.n	800be08 <bmp5_get_power_mode+0x94>
                        *powermode = BMP5_POWERMODE_STANDBY;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2200      	movs	r2, #0
 800bde2:	701a      	strb	r2, [r3, #0]
                    break;
 800bde4:	e010      	b.n	800be08 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_NORMAL:
                    *powermode = BMP5_POWERMODE_NORMAL;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2201      	movs	r2, #1
 800bdea:	701a      	strb	r2, [r3, #0]
                    break;
 800bdec:	e00c      	b.n	800be08 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_FORCED:
                    *powermode = BMP5_POWERMODE_FORCED;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2202      	movs	r2, #2
 800bdf2:	701a      	strb	r2, [r3, #0]
                    break;
 800bdf4:	e008      	b.n	800be08 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_CONTINOUS:
                    *powermode = BMP5_POWERMODE_CONTINOUS;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2203      	movs	r2, #3
 800bdfa:	701a      	strb	r2, [r3, #0]
                    break;
 800bdfc:	e004      	b.n	800be08 <bmp5_get_power_mode+0x94>
                default:
                    rslt = BMP5_E_INVALID_POWERMODE;
 800bdfe:	23f9      	movs	r3, #249	; 0xf9
 800be00:	73fb      	strb	r3, [r7, #15]
                    break;
 800be02:	e001      	b.n	800be08 <bmp5_get_power_mode+0x94>
            }
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800be04:	23ff      	movs	r3, #255	; 0xff
 800be06:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800be08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <bmp5_set_power_mode>:

/*!
 *  @brief This API is used to set powermode of the sensor.
 */
int8_t bmp5_set_power_mode(enum bmp5_powermode powermode, struct bmp5_dev *dev)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	4603      	mov	r3, r0
 800be1c:	6039      	str	r1, [r7, #0]
 800be1e:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    enum bmp5_powermode lst_pwrmode;

    /* Existing power mode of the device is received in lst_pwrmode */
    rslt = bmp5_get_power_mode(&lst_pwrmode, dev);
 800be20:	f107 030e 	add.w	r3, r7, #14
 800be24:	6839      	ldr	r1, [r7, #0]
 800be26:	4618      	mov	r0, r3
 800be28:	f7ff ffa4 	bl	800bd74 <bmp5_get_power_mode>
 800be2c:	4603      	mov	r3, r0
 800be2e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800be30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d137      	bne.n	800bea8 <bmp5_set_power_mode+0x94>
    {
        /* If the sensor is not in standby mode set the device to
         *  standby mode.
         */
        if (lst_pwrmode != BMP5_POWERMODE_STANDBY)
 800be38:	7bbb      	ldrb	r3, [r7, #14]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d011      	beq.n	800be62 <bmp5_set_power_mode+0x4e>
        {
            /* Device should be set to standby before transiting to
             * forced mode or normal mode or continous mode.
             */
            rslt = set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 800be3e:	6839      	ldr	r1, [r7, #0]
 800be40:	2000      	movs	r0, #0
 800be42:	f000 faae 	bl	800c3a2 <set_power_mode>
 800be46:	4603      	mov	r3, r0
 800be48:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800be4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d107      	bne.n	800be62 <bmp5_set_power_mode+0x4e>
            {
                /* Give t_standby(as per data sheet) time for device to go into standby mode */
                dev->delay_us(BMP5_DELAY_US_STANDBY, dev->intf_ptr);
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	683a      	ldr	r2, [r7, #0]
 800be58:	6852      	ldr	r2, [r2, #4]
 800be5a:	4611      	mov	r1, r2
 800be5c:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800be60:	4798      	blx	r3
            }
        }

        /* Set the desired power mode */
        if (rslt == BMP5_OK)
 800be62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d11e      	bne.n	800bea8 <bmp5_set_power_mode+0x94>
        {
            switch (powermode)
 800be6a:	79fb      	ldrb	r3, [r7, #7]
 800be6c:	2b04      	cmp	r3, #4
 800be6e:	d009      	beq.n	800be84 <bmp5_set_power_mode+0x70>
 800be70:	2b04      	cmp	r3, #4
 800be72:	dc15      	bgt.n	800bea0 <bmp5_set_power_mode+0x8c>
 800be74:	2b00      	cmp	r3, #0
 800be76:	d016      	beq.n	800bea6 <bmp5_set_power_mode+0x92>
 800be78:	2b00      	cmp	r3, #0
 800be7a:	db11      	blt.n	800bea0 <bmp5_set_power_mode+0x8c>
 800be7c:	3b01      	subs	r3, #1
 800be7e:	2b02      	cmp	r3, #2
 800be80:	d80e      	bhi.n	800bea0 <bmp5_set_power_mode+0x8c>
 800be82:	e005      	b.n	800be90 <bmp5_set_power_mode+0x7c>
            {
                case BMP5_POWERMODE_DEEP_STANDBY:
                    rslt = set_deep_standby_mode(dev);
 800be84:	6838      	ldr	r0, [r7, #0]
 800be86:	f000 fa1f 	bl	800c2c8 <set_deep_standby_mode>
 800be8a:	4603      	mov	r3, r0
 800be8c:	73fb      	strb	r3, [r7, #15]
                    break;
 800be8e:	e00b      	b.n	800bea8 <bmp5_set_power_mode+0x94>
                     */
                    break;
                case BMP5_POWERMODE_NORMAL:
                case BMP5_POWERMODE_FORCED:
                case BMP5_POWERMODE_CONTINOUS:
                    rslt = set_power_mode(powermode, dev);
 800be90:	79fb      	ldrb	r3, [r7, #7]
 800be92:	6839      	ldr	r1, [r7, #0]
 800be94:	4618      	mov	r0, r3
 800be96:	f000 fa84 	bl	800c3a2 <set_power_mode>
 800be9a:	4603      	mov	r3, r0
 800be9c:	73fb      	strb	r3, [r7, #15]
                    break;
 800be9e:	e003      	b.n	800bea8 <bmp5_set_power_mode+0x94>
                default:
                    rslt = BMP5_E_INVALID_POWERMODE;
 800bea0:	23f9      	movs	r3, #249	; 0xf9
 800bea2:	73fb      	strb	r3, [r7, #15]
                    break;
 800bea4:	e000      	b.n	800bea8 <bmp5_set_power_mode+0x94>
                    break;
 800bea6:	bf00      	nop
            }
        }
    }

    return rslt;
 800bea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800beac:	4618      	mov	r0, r3
 800beae:	3710      	adds	r7, #16
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <bmp5_get_sensor_data>:
 * sensor and store it in the bmp5_sensor_data structure instance passed by the user.
 */
int8_t bmp5_get_sensor_data(struct bmp5_sensor_data *sensor_data,
                            const struct bmp5_osr_odr_press_config *osr_odr_press_cfg,
                            struct bmp5_dev *dev)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b08a      	sub	sp, #40	; 0x28
 800beb8:	af00      	add	r7, sp, #0
 800beba:	60f8      	str	r0, [r7, #12]
 800bebc:	60b9      	str	r1, [r7, #8]
 800bebe:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[6] = { 0 };
 800bec0:	2300      	movs	r3, #0
 800bec2:	617b      	str	r3, [r7, #20]
 800bec4:	2300      	movs	r3, #0
 800bec6:	833b      	strh	r3, [r7, #24]
    int32_t raw_data_t;
    uint32_t raw_data_p;

    rslt = bmp5_get_regs(BMP5_REG_TEMP_DATA_XLSB, reg_data, 6, dev);
 800bec8:	f107 0114 	add.w	r1, r7, #20
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2206      	movs	r2, #6
 800bed0:	201d      	movs	r0, #29
 800bed2:	f7ff fe74 	bl	800bbbe <bmp5_get_regs>
 800bed6:	4603      	mov	r3, r0
 800bed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP5_OK)
 800bedc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d13a      	bne.n	800bf5a <bmp5_get_sensor_data+0xa6>
    {
        raw_data_t = (int32_t)(((uint32_t)reg_data[2] << 16) | ((uint16_t)reg_data[1] << 8) | reg_data[0]);
 800bee4:	7dbb      	ldrb	r3, [r7, #22]
 800bee6:	041b      	lsls	r3, r3, #16
 800bee8:	7d7a      	ldrb	r2, [r7, #21]
 800beea:	0212      	lsls	r2, r2, #8
 800beec:	4313      	orrs	r3, r2
 800beee:	7d3a      	ldrb	r2, [r7, #20]
 800bef0:	4313      	orrs	r3, r2
 800bef2:	623b      	str	r3, [r7, #32]
        sensor_data->temperature =
            (int64_t)((raw_data_t / (int64_t)65536.0) * (power(10, BMP5_FIXED_POINT_DIGIT_PRECISION)));
#else

        /* Division by 2^16(whose equivalent value is 65536) is performed to get temperature data in deg C */
        sensor_data->temperature = (float)(raw_data_t / 65536.0);
 800bef4:	6a38      	ldr	r0, [r7, #32]
 800bef6:	f7f4 fb15 	bl	8000524 <__aeabi_i2d>
 800befa:	f04f 0200 	mov.w	r2, #0
 800befe:	4b1a      	ldr	r3, [pc, #104]	; (800bf68 <bmp5_get_sensor_data+0xb4>)
 800bf00:	f7f4 fca4 	bl	800084c <__aeabi_ddiv>
 800bf04:	4602      	mov	r2, r0
 800bf06:	460b      	mov	r3, r1
 800bf08:	4610      	mov	r0, r2
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	f7f4 fe6c 	bl	8000be8 <__aeabi_d2f>
 800bf10:	4602      	mov	r2, r0
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	605a      	str	r2, [r3, #4]
#endif

        if (osr_odr_press_cfg->press_en == BMP5_ENABLE)
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	789b      	ldrb	r3, [r3, #2]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d119      	bne.n	800bf52 <bmp5_get_sensor_data+0x9e>
        {
            raw_data_p = (uint32_t)(((uint32_t)reg_data[5] << 16) | ((uint16_t)reg_data[4] << 8) | reg_data[3]);
 800bf1e:	7e7b      	ldrb	r3, [r7, #25]
 800bf20:	041b      	lsls	r3, r3, #16
 800bf22:	7e3a      	ldrb	r2, [r7, #24]
 800bf24:	0212      	lsls	r2, r2, #8
 800bf26:	4313      	orrs	r3, r2
 800bf28:	7dfa      	ldrb	r2, [r7, #23]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	61fb      	str	r3, [r7, #28]
            sensor_data->pressure =
                (uint64_t)((raw_data_p / (int64_t)64.0) * (power(10, BMP5_FIXED_POINT_DIGIT_PRECISION)));
#else

            /* Division by 2^6(whose equivalent value is 64) is performed to get pressure data in Pa */
            sensor_data->pressure = (float)(raw_data_p / 64.0);
 800bf2e:	69f8      	ldr	r0, [r7, #28]
 800bf30:	f7f4 fae8 	bl	8000504 <__aeabi_ui2d>
 800bf34:	f04f 0200 	mov.w	r2, #0
 800bf38:	4b0c      	ldr	r3, [pc, #48]	; (800bf6c <bmp5_get_sensor_data+0xb8>)
 800bf3a:	f7f4 fc87 	bl	800084c <__aeabi_ddiv>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	460b      	mov	r3, r1
 800bf42:	4610      	mov	r0, r2
 800bf44:	4619      	mov	r1, r3
 800bf46:	f7f4 fe4f 	bl	8000be8 <__aeabi_d2f>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	601a      	str	r2, [r3, #0]
 800bf50:	e003      	b.n	800bf5a <bmp5_get_sensor_data+0xa6>
#endif
        }
        else
        {
            sensor_data->pressure = 0.0;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f04f 0200 	mov.w	r2, #0
 800bf58:	601a      	str	r2, [r3, #0]
        }
    }

    return rslt;
 800bf5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3728      	adds	r7, #40	; 0x28
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	40f00000 	.word	0x40f00000
 800bf6c:	40500000 	.word	0x40500000

0800bf70 <bmp5_get_osr_odr_press_config>:
/*!
 *  @brief This API gets the configuration for oversampling of temperature, oversampling of
 *  pressure and ODR configuration along with pressure enable.
 */
int8_t bmp5_get_osr_odr_press_config(struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b084      	sub	sp, #16
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to store OSR and ODR config */
    uint8_t reg_data[2];

    if (osr_odr_press_cfg != NULL)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d02b      	beq.n	800bfd8 <bmp5_get_osr_odr_press_config+0x68>
    {
        /* Get OSR and ODR configuration in burst read */
        rslt = bmp5_get_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 800bf80:	f107 010c 	add.w	r1, r7, #12
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	2202      	movs	r2, #2
 800bf88:	2036      	movs	r0, #54	; 0x36
 800bf8a:	f7ff fe18 	bl	800bbbe <bmp5_get_regs>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 800bf92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d120      	bne.n	800bfdc <bmp5_get_osr_odr_press_config+0x6c>
        {
            osr_odr_press_cfg->osr_t = BMP5_GET_BITS_POS_0(reg_data[0], BMP5_TEMP_OS);
 800bf9a:	7b3b      	ldrb	r3, [r7, #12]
 800bf9c:	f003 0307 	and.w	r3, r3, #7
 800bfa0:	b2da      	uxtb	r2, r3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	701a      	strb	r2, [r3, #0]
            osr_odr_press_cfg->osr_p = BMP5_GET_BITSLICE(reg_data[0], BMP5_PRESS_OS);
 800bfa6:	7b3b      	ldrb	r3, [r7, #12]
 800bfa8:	10db      	asrs	r3, r3, #3
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	f003 0307 	and.w	r3, r3, #7
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	705a      	strb	r2, [r3, #1]
            osr_odr_press_cfg->press_en = BMP5_GET_BITSLICE(reg_data[0], BMP5_PRESS_EN);
 800bfb6:	7b3b      	ldrb	r3, [r7, #12]
 800bfb8:	119b      	asrs	r3, r3, #6
 800bfba:	b2db      	uxtb	r3, r3
 800bfbc:	f003 0301 	and.w	r3, r3, #1
 800bfc0:	b2da      	uxtb	r2, r3
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	709a      	strb	r2, [r3, #2]
            osr_odr_press_cfg->odr = BMP5_GET_BITSLICE(reg_data[1], BMP5_ODR);
 800bfc6:	7b7b      	ldrb	r3, [r7, #13]
 800bfc8:	109b      	asrs	r3, r3, #2
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	f003 031f 	and.w	r3, r3, #31
 800bfd0:	b2da      	uxtb	r2, r3
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	70da      	strb	r2, [r3, #3]
 800bfd6:	e001      	b.n	800bfdc <bmp5_get_osr_odr_press_config+0x6c>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800bfd8:	23ff      	movs	r3, #255	; 0xff
 800bfda:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800bfdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	3710      	adds	r7, #16
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}

0800bfe8 <bmp5_set_osr_odr_press_config>:
 *
 *  @note If ODR is set to a value higher than 5Hz then powermode is set as standby mode, as ODR value greater than 5HZ
 *  without disabling deep-standby mode makes powermode invalid.
 */
int8_t bmp5_set_osr_odr_press_config(const struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b084      	sub	sp, #16
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
    /* Variable to store the function result */
    int8_t rslt = 0;
 800bff2:	2300      	movs	r3, #0
 800bff4:	73fb      	strb	r3, [r7, #15]

    /* Variable to set ODR and OSR config */
    uint8_t reg_data[2] = { 0 };
 800bff6:	2300      	movs	r3, #0
 800bff8:	81bb      	strh	r3, [r7, #12]

    if (osr_odr_press_cfg != NULL)
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d062      	beq.n	800c0c6 <bmp5_set_osr_odr_press_config+0xde>
        /* If ODR is set to a value higher than 5Hz then powermode is set as standby mode, as ODR value greater than 5HZ
         * without disabling deep-standby mode makes powermode invalid.
         * NOTE: Register value for 5Hz is greater compared to ODRs higher than it. Thus in this below condition odr
         * is checked whether less than 5Hz macro.
         */
        if (osr_odr_press_cfg->odr < BMP5_ODR_05_HZ)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	78db      	ldrb	r3, [r3, #3]
 800c004:	2b17      	cmp	r3, #23
 800c006:	d804      	bhi.n	800c012 <bmp5_set_osr_odr_press_config+0x2a>
        {
            rslt = set_standby_mode(dev);
 800c008:	6838      	ldr	r0, [r7, #0]
 800c00a:	f000 f9ff 	bl	800c40c <set_standby_mode>
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMP5_OK)
 800c012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d157      	bne.n	800c0ca <bmp5_set_osr_odr_press_config+0xe2>
        {
            rslt = bmp5_get_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 800c01a:	f107 010c 	add.w	r1, r7, #12
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	2202      	movs	r2, #2
 800c022:	2036      	movs	r0, #54	; 0x36
 800c024:	f7ff fdcb 	bl	800bbbe <bmp5_get_regs>
 800c028:	4603      	mov	r3, r0
 800c02a:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800c02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d14a      	bne.n	800c0ca <bmp5_set_osr_odr_press_config+0xe2>
            {
                reg_data[0] = BMP5_SET_BITS_POS_0(reg_data[0], BMP5_TEMP_OS, osr_odr_press_cfg->osr_t);
 800c034:	7b3b      	ldrb	r3, [r7, #12]
 800c036:	b25b      	sxtb	r3, r3
 800c038:	f023 0307 	bic.w	r3, r3, #7
 800c03c:	b25a      	sxtb	r2, r3
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	781b      	ldrb	r3, [r3, #0]
 800c042:	b25b      	sxtb	r3, r3
 800c044:	f003 0307 	and.w	r3, r3, #7
 800c048:	b25b      	sxtb	r3, r3
 800c04a:	4313      	orrs	r3, r2
 800c04c:	b25b      	sxtb	r3, r3
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	733b      	strb	r3, [r7, #12]
                reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_PRESS_OS, osr_odr_press_cfg->osr_p);
 800c052:	7b3b      	ldrb	r3, [r7, #12]
 800c054:	b25b      	sxtb	r3, r3
 800c056:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800c05a:	b25a      	sxtb	r2, r3
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	785b      	ldrb	r3, [r3, #1]
 800c060:	00db      	lsls	r3, r3, #3
 800c062:	b25b      	sxtb	r3, r3
 800c064:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c068:	b25b      	sxtb	r3, r3
 800c06a:	4313      	orrs	r3, r2
 800c06c:	b25b      	sxtb	r3, r3
 800c06e:	b2db      	uxtb	r3, r3
 800c070:	733b      	strb	r3, [r7, #12]
                reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_PRESS_EN, osr_odr_press_cfg->press_en);
 800c072:	7b3b      	ldrb	r3, [r7, #12]
 800c074:	b25b      	sxtb	r3, r3
 800c076:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c07a:	b25a      	sxtb	r2, r3
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	789b      	ldrb	r3, [r3, #2]
 800c080:	019b      	lsls	r3, r3, #6
 800c082:	b25b      	sxtb	r3, r3
 800c084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c088:	b25b      	sxtb	r3, r3
 800c08a:	4313      	orrs	r3, r2
 800c08c:	b25b      	sxtb	r3, r3
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	733b      	strb	r3, [r7, #12]
                reg_data[1] = BMP5_SET_BITSLICE(reg_data[1], BMP5_ODR, osr_odr_press_cfg->odr);
 800c092:	7b7b      	ldrb	r3, [r7, #13]
 800c094:	b25b      	sxtb	r3, r3
 800c096:	f023 037c 	bic.w	r3, r3, #124	; 0x7c
 800c09a:	b25a      	sxtb	r2, r3
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	78db      	ldrb	r3, [r3, #3]
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	b25b      	sxtb	r3, r3
 800c0a4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800c0a8:	b25b      	sxtb	r3, r3
 800c0aa:	4313      	orrs	r3, r2
 800c0ac:	b25b      	sxtb	r3, r3
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	737b      	strb	r3, [r7, #13]

                /* Set ODR and OSR configuration */
                rslt = bmp5_set_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 800c0b2:	f107 010c 	add.w	r1, r7, #12
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	2202      	movs	r2, #2
 800c0ba:	2036      	movs	r0, #54	; 0x36
 800c0bc:	f7ff fdb7 	bl	800bc2e <bmp5_set_regs>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	73fb      	strb	r3, [r7, #15]
 800c0c4:	e001      	b.n	800c0ca <bmp5_set_osr_odr_press_config+0xe2>
            }
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800c0c6:	23ff      	movs	r3, #255	; 0xff
 800c0c8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c0ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}

0800c0d6 <bmp5_get_iir_config>:

/*!
 *  @brief This API gets the configuration for IIR of temperature and pressure.
 */
int8_t bmp5_get_iir_config(struct bmp5_iir_config *iir_cfg, struct bmp5_dev *dev)
{
 800c0d6:	b580      	push	{r7, lr}
 800c0d8:	b084      	sub	sp, #16
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
 800c0de:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to get IIR config */
    uint8_t reg_data[2];

    if (iir_cfg != NULL)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d02f      	beq.n	800c146 <bmp5_get_iir_config+0x70>
    {
        /* Get IIR configuration */
        rslt = bmp5_get_regs(BMP5_REG_DSP_CONFIG, reg_data, 2, dev);
 800c0e6:	f107 010c 	add.w	r1, r7, #12
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	2202      	movs	r2, #2
 800c0ee:	2030      	movs	r0, #48	; 0x30
 800c0f0:	f7ff fd65 	bl	800bbbe <bmp5_get_regs>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	73fb      	strb	r3, [r7, #15]

        iir_cfg->shdw_set_iir_t = BMP5_GET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_TEMP);
 800c0f8:	7b3b      	ldrb	r3, [r7, #12]
 800c0fa:	10db      	asrs	r3, r3, #3
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	f003 0301 	and.w	r3, r3, #1
 800c102:	b2da      	uxtb	r2, r3
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	709a      	strb	r2, [r3, #2]
        iir_cfg->shdw_set_iir_p = BMP5_GET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_PRESS);
 800c108:	7b3b      	ldrb	r3, [r7, #12]
 800c10a:	115b      	asrs	r3, r3, #5
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	f003 0301 	and.w	r3, r3, #1
 800c112:	b2da      	uxtb	r2, r3
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	70da      	strb	r2, [r3, #3]
        iir_cfg->iir_flush_forced_en = BMP5_GET_BITSLICE(reg_data[0], BMP5_IIR_FLUSH_FORCED_EN);
 800c118:	7b3b      	ldrb	r3, [r7, #12]
 800c11a:	109b      	asrs	r3, r3, #2
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	f003 0301 	and.w	r3, r3, #1
 800c122:	b2da      	uxtb	r2, r3
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	711a      	strb	r2, [r3, #4]

        iir_cfg->set_iir_t = BMP5_GET_BITS_POS_0(reg_data[1], BMP5_SET_IIR_TEMP);
 800c128:	7b7b      	ldrb	r3, [r7, #13]
 800c12a:	f003 0307 	and.w	r3, r3, #7
 800c12e:	b2da      	uxtb	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	701a      	strb	r2, [r3, #0]
        iir_cfg->set_iir_p = BMP5_GET_BITSLICE(reg_data[1], BMP5_SET_IIR_PRESS);
 800c134:	7b7b      	ldrb	r3, [r7, #13]
 800c136:	10db      	asrs	r3, r3, #3
 800c138:	b2db      	uxtb	r3, r3
 800c13a:	f003 0307 	and.w	r3, r3, #7
 800c13e:	b2da      	uxtb	r2, r3
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	705a      	strb	r2, [r3, #1]
 800c144:	e001      	b.n	800c14a <bmp5_get_iir_config+0x74>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800c146:	23ff      	movs	r3, #255	; 0xff
 800c148:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c14a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c14e:	4618      	mov	r0, r3
 800c150:	3710      	adds	r7, #16
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}

0800c156 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp5_dev *dev)
{
 800c156:	b480      	push	{r7}
 800c158:	b085      	sub	sp, #20
 800c15a:	af00      	add	r7, sp, #0
 800c15c:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00b      	beq.n	800c17c <null_ptr_check+0x26>
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	689b      	ldr	r3, [r3, #8]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d007      	beq.n	800c17c <null_ptr_check+0x26>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d003      	beq.n	800c17c <null_ptr_check+0x26>
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	691b      	ldr	r3, [r3, #16]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d102      	bne.n	800c182 <null_ptr_check+0x2c>
    {
        /* Device structure pointer is not valid */
        rslt = BMP5_E_NULL_PTR;
 800c17c:	23ff      	movs	r3, #255	; 0xff
 800c17e:	73fb      	strb	r3, [r7, #15]
 800c180:	e001      	b.n	800c186 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP5_OK;
 800c182:	2300      	movs	r3, #0
 800c184:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c186:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3714      	adds	r7, #20
 800c18e:	46bd      	mov	sp, r7
 800c190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c194:	4770      	bx	lr

0800c196 <validate_chip_id>:

/*!
 * @brief This internal API is used to validate the chip id of the sensor.
 */
static int8_t validate_chip_id(uint8_t chip_id, struct bmp5_dev *dev)
{
 800c196:	b480      	push	{r7}
 800c198:	b085      	sub	sp, #20
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	4603      	mov	r3, r0
 800c19e:	6039      	str	r1, [r7, #0]
 800c1a0:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;

    if (chip_id == BMP5_CHIP_ID)
 800c1a2:	79fb      	ldrb	r3, [r7, #7]
 800c1a4:	2b50      	cmp	r3, #80	; 0x50
 800c1a6:	d105      	bne.n	800c1b4 <validate_chip_id+0x1e>
    {
        /* Updating chip_id in device structure */
        dev->chip_id = chip_id;
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	79fa      	ldrb	r2, [r7, #7]
 800c1ac:	701a      	strb	r2, [r3, #0]
        rslt = BMP5_OK;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	73fb      	strb	r3, [r7, #15]
 800c1b2:	e001      	b.n	800c1b8 <validate_chip_id+0x22>
    }
    else
    {
        rslt = BMP5_E_DEV_NOT_FOUND;
 800c1b4:	23fd      	movs	r3, #253	; 0xfd
 800c1b6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c1b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3714      	adds	r7, #20
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr

0800c1c8 <power_up_check>:

/*!
 * @brief This internal API is used to validate the post power-up procedure.
 */
static int8_t power_up_check(struct bmp5_dev *dev)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b084      	sub	sp, #16
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t nvm_status;
    uint8_t por_status;

    rslt = get_nvm_status(&nvm_status, dev);
 800c1d0:	f107 030e 	add.w	r3, r7, #14
 800c1d4:	6879      	ldr	r1, [r7, #4]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f000 f937 	bl	800c44a <get_nvm_status>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800c1e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d122      	bne.n	800c22e <power_up_check+0x66>
    {
        /* Check if nvm_rdy status = 1 and nvm_err status = 0 to proceed */
        if ((nvm_status & BMP5_INT_NVM_RDY) && (!(nvm_status & BMP5_INT_NVM_ERR)))
 800c1e8:	7bbb      	ldrb	r3, [r7, #14]
 800c1ea:	f003 0302 	and.w	r3, r3, #2
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d01b      	beq.n	800c22a <power_up_check+0x62>
 800c1f2:	7bbb      	ldrb	r3, [r7, #14]
 800c1f4:	f003 0304 	and.w	r3, r3, #4
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d116      	bne.n	800c22a <power_up_check+0x62>
        {
            rslt = bmp5_get_interrupt_status(&por_status, dev);
 800c1fc:	f107 030d 	add.w	r3, r7, #13
 800c200:	6879      	ldr	r1, [r7, #4]
 800c202:	4618      	mov	r0, r3
 800c204:	f7ff fd9d 	bl	800bd42 <bmp5_get_interrupt_status>
 800c208:	4603      	mov	r3, r0
 800c20a:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800c20c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c210:	2b00      	cmp	r3, #0
 800c212:	d10c      	bne.n	800c22e <power_up_check+0x66>
            {
                /* Check if por/soft-reset complete status = 1 to proceed */
                if (por_status & BMP5_INT_ASSERTED_POR_SOFTRESET_COMPLETE)
 800c214:	7b7b      	ldrb	r3, [r7, #13]
 800c216:	f003 0310 	and.w	r3, r3, #16
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d002      	beq.n	800c224 <power_up_check+0x5c>
                {
                    rslt = BMP5_OK;
 800c21e:	2300      	movs	r3, #0
 800c220:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMP5_OK)
 800c222:	e004      	b.n	800c22e <power_up_check+0x66>
                }
                else
                {
                    rslt = BMP5_E_POWER_UP;
 800c224:	23fb      	movs	r3, #251	; 0xfb
 800c226:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMP5_OK)
 800c228:	e001      	b.n	800c22e <power_up_check+0x66>
                }
            }
        }
        else
        {
            rslt = BMP5_E_POWER_UP;
 800c22a:	23fb      	movs	r3, #251	; 0xfb
 800c22c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800c22e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c232:	4618      	mov	r0, r3
 800c234:	3710      	adds	r7, #16
 800c236:	46bd      	mov	sp, r7
 800c238:	bd80      	pop	{r7, pc}

0800c23a <check_deepstandby_mode>:

/*!
 * @brief This internal API is used to check if sensor is in deepstandby mode.
 */
static int8_t check_deepstandby_mode(enum bmp5_powermode *powermode, struct bmp5_dev *dev)
{
 800c23a:	b580      	push	{r7, lr}
 800c23c:	b086      	sub	sp, #24
 800c23e:	af00      	add	r7, sp, #0
 800c240:	6078      	str	r0, [r7, #4]
 800c242:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t fifo_frame_sel;
    struct bmp5_iir_config iir_cfg = { 0 };
 800c244:	f107 0310 	add.w	r3, r7, #16
 800c248:	2200      	movs	r2, #0
 800c24a:	601a      	str	r2, [r3, #0]
 800c24c:	711a      	strb	r2, [r3, #4]
    struct bmp5_osr_odr_press_config osr_odr_press_cfg = { 0 };
 800c24e:	2300      	movs	r3, #0
 800c250:	60fb      	str	r3, [r7, #12]

    rslt = bmp5_get_regs(BMP5_REG_FIFO_SEL, &fifo_frame_sel, 1, dev);
 800c252:	f107 0116 	add.w	r1, r7, #22
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	2201      	movs	r2, #1
 800c25a:	2018      	movs	r0, #24
 800c25c:	f7ff fcaf 	bl	800bbbe <bmp5_get_regs>
 800c260:	4603      	mov	r3, r0
 800c262:	75fb      	strb	r3, [r7, #23]
    fifo_frame_sel = BMP5_GET_BITS_POS_0(fifo_frame_sel, BMP5_FIFO_FRAME_SEL);
 800c264:	7dbb      	ldrb	r3, [r7, #22]
 800c266:	f003 0303 	and.w	r3, r3, #3
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	75bb      	strb	r3, [r7, #22]

    if (rslt == BMP5_OK)
 800c26e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d113      	bne.n	800c29e <check_deepstandby_mode+0x64>
    {
        rslt = bmp5_get_osr_odr_press_config(&osr_odr_press_cfg, dev);
 800c276:	f107 030c 	add.w	r3, r7, #12
 800c27a:	6839      	ldr	r1, [r7, #0]
 800c27c:	4618      	mov	r0, r3
 800c27e:	f7ff fe77 	bl	800bf70 <bmp5_get_osr_odr_press_config>
 800c282:	4603      	mov	r3, r0
 800c284:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP5_OK)
 800c286:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d107      	bne.n	800c29e <check_deepstandby_mode+0x64>
        {
            rslt = bmp5_get_iir_config(&iir_cfg, dev);
 800c28e:	f107 0310 	add.w	r3, r7, #16
 800c292:	6839      	ldr	r1, [r7, #0]
 800c294:	4618      	mov	r0, r3
 800c296:	f7ff ff1e 	bl	800c0d6 <bmp5_get_iir_config>
 800c29a:	4603      	mov	r3, r0
 800c29c:	75fb      	strb	r3, [r7, #23]
    }

    /* As per datasheet odr should be less than 5Hz. But register value for 5Hz is less than 4Hz and so,
     * thus in this below condition odr is checked whether greater than 5Hz macro.
     */
    if ((osr_odr_press_cfg.odr > BMP5_ODR_05_HZ) && (fifo_frame_sel == BMP5_DISABLE) &&
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
 800c2a0:	2b18      	cmp	r3, #24
 800c2a2:	d90b      	bls.n	800c2bc <check_deepstandby_mode+0x82>
 800c2a4:	7dbb      	ldrb	r3, [r7, #22]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d108      	bne.n	800c2bc <check_deepstandby_mode+0x82>
        (iir_cfg.set_iir_t == BMP5_IIR_FILTER_BYPASS) && (iir_cfg.set_iir_p == BMP5_IIR_FILTER_BYPASS))
 800c2aa:	7c3b      	ldrb	r3, [r7, #16]
    if ((osr_odr_press_cfg.odr > BMP5_ODR_05_HZ) && (fifo_frame_sel == BMP5_DISABLE) &&
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d105      	bne.n	800c2bc <check_deepstandby_mode+0x82>
        (iir_cfg.set_iir_t == BMP5_IIR_FILTER_BYPASS) && (iir_cfg.set_iir_p == BMP5_IIR_FILTER_BYPASS))
 800c2b0:	7c7b      	ldrb	r3, [r7, #17]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d102      	bne.n	800c2bc <check_deepstandby_mode+0x82>
    {
        *powermode = BMP5_POWERMODE_DEEP_STANDBY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2204      	movs	r2, #4
 800c2ba:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800c2bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3718      	adds	r7, #24
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <set_deep_standby_mode>:

/*!
 * @brief This internal API is used to set sensor in deep standby mode.
 */
static int8_t set_deep_standby_mode(struct bmp5_dev *dev)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b084      	sub	sp, #16
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 800c2d0:	f107 010e 	add.w	r1, r7, #14
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2201      	movs	r2, #1
 800c2d8:	2037      	movs	r0, #55	; 0x37
 800c2da:	f7ff fc70 	bl	800bbbe <bmp5_get_regs>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800c2e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d155      	bne.n	800c396 <set_deep_standby_mode+0xce>
    {
        /* Setting deep_dis = 0(BMP5_DEEP_ENABLED) enables the deep standby mode */
        reg_data = BMP5_SET_BIT_VAL_0(reg_data, BMP5_DEEP_DISABLE);
 800c2ea:	7bbb      	ldrb	r3, [r7, #14]
 800c2ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	73bb      	strb	r3, [r7, #14]

        /* Set ODR less then 5Hz - ODR used is 1Hz */
        reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_ODR, BMP5_ODR_01_HZ);
 800c2f4:	7bbb      	ldrb	r3, [r7, #14]
 800c2f6:	b25b      	sxtb	r3, r3
 800c2f8:	f023 037c 	bic.w	r3, r3, #124	; 0x7c
 800c2fc:	b25b      	sxtb	r3, r3
 800c2fe:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800c302:	b25b      	sxtb	r3, r3
 800c304:	b2db      	uxtb	r3, r3
 800c306:	73bb      	strb	r3, [r7, #14]

        /* Write the value to the odr config register(0x37) */
        rslt = bmp5_set_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 800c308:	f107 010e 	add.w	r1, r7, #14
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	2037      	movs	r0, #55	; 0x37
 800c312:	f7ff fc8c 	bl	800bc2e <bmp5_set_regs>
 800c316:	4603      	mov	r3, r0
 800c318:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 800c31a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d11a      	bne.n	800c358 <set_deep_standby_mode+0x90>
        {
            rslt = bmp5_get_regs(BMP5_REG_DSP_IIR, &reg_data, 1, dev);
 800c322:	f107 010e 	add.w	r1, r7, #14
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2201      	movs	r2, #1
 800c32a:	2031      	movs	r0, #49	; 0x31
 800c32c:	f7ff fc47 	bl	800bbbe <bmp5_get_regs>
 800c330:	4603      	mov	r3, r0
 800c332:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800c334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d10d      	bne.n	800c358 <set_deep_standby_mode+0x90>
                /* Set iir_t and iir_p as Bypass(0x00) */

                /* The register holds only iir_t and iir_p and the last 2 bits are reserved.
                 * Thus using the macro BMP5_IIR_BYPASS(0xC0) the register value is set as zero.
                 */
                reg_data = reg_data & BMP5_IIR_BYPASS;
 800c33c:	7bbb      	ldrb	r3, [r7, #14]
 800c33e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c342:	b2db      	uxtb	r3, r3
 800c344:	73bb      	strb	r3, [r7, #14]

                /* Write the value to the IIR register(0x31) */
                rslt = bmp5_set_regs(BMP5_REG_DSP_IIR, &reg_data, 1, dev);
 800c346:	f107 010e 	add.w	r1, r7, #14
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2201      	movs	r2, #1
 800c34e:	2031      	movs	r0, #49	; 0x31
 800c350:	f7ff fc6d 	bl	800bc2e <bmp5_set_regs>
 800c354:	4603      	mov	r3, r0
 800c356:	73fb      	strb	r3, [r7, #15]
            }
        }

        if (rslt == BMP5_OK)
 800c358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d11a      	bne.n	800c396 <set_deep_standby_mode+0xce>
        {
            rslt = bmp5_get_regs(BMP5_REG_FIFO_SEL, &reg_data, 1, dev);
 800c360:	f107 010e 	add.w	r1, r7, #14
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2201      	movs	r2, #1
 800c368:	2018      	movs	r0, #24
 800c36a:	f7ff fc28 	bl	800bbbe <bmp5_get_regs>
 800c36e:	4603      	mov	r3, r0
 800c370:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 800c372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d10d      	bne.n	800c396 <set_deep_standby_mode+0xce>
            {
                /* Disable fifo frame selct */
                reg_data = BMP5_SET_BIT_VAL_0(reg_data, BMP5_FIFO_FRAME_SEL);
 800c37a:	7bbb      	ldrb	r3, [r7, #14]
 800c37c:	f023 0303 	bic.w	r3, r3, #3
 800c380:	b2db      	uxtb	r3, r3
 800c382:	73bb      	strb	r3, [r7, #14]

                /* Write the value to the fifo select register(0x18) */
                rslt = bmp5_set_regs(BMP5_REG_FIFO_SEL, &reg_data, 1, dev);
 800c384:	f107 010e 	add.w	r1, r7, #14
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2201      	movs	r2, #1
 800c38c:	2018      	movs	r0, #24
 800c38e:	f7ff fc4e 	bl	800bc2e <bmp5_set_regs>
 800c392:	4603      	mov	r3, r0
 800c394:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800c396:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	3710      	adds	r7, #16
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}

0800c3a2 <set_power_mode>:

/*!
 * @brief This internal API is used to set sensor in standby or normal or forced or continous powermode.
 */
static int8_t set_power_mode(enum bmp5_powermode powermode, struct bmp5_dev *dev)
{
 800c3a2:	b580      	push	{r7, lr}
 800c3a4:	b084      	sub	sp, #16
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	6039      	str	r1, [r7, #0]
 800c3ac:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 800c3ae:	f107 010e 	add.w	r1, r7, #14
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	2201      	movs	r2, #1
 800c3b6:	2037      	movs	r0, #55	; 0x37
 800c3b8:	f7ff fc01 	bl	800bbbe <bmp5_get_regs>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800c3c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d11b      	bne.n	800c400 <set_power_mode+0x5e>
    {
        /* Setting deep_dis = 1(BMP5_DEEP_DISABLED) disables the deep standby mode */
        reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_DEEP_DISABLE, BMP5_DEEP_DISABLED);
 800c3c8:	7bbb      	ldrb	r3, [r7, #14]
 800c3ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	73bb      	strb	r3, [r7, #14]

        reg_data = BMP5_SET_BITS_POS_0(reg_data, BMP5_POWERMODE, powermode);
 800c3d2:	7bbb      	ldrb	r3, [r7, #14]
 800c3d4:	b25b      	sxtb	r3, r3
 800c3d6:	f023 0303 	bic.w	r3, r3, #3
 800c3da:	b25a      	sxtb	r2, r3
 800c3dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c3e0:	f003 0303 	and.w	r3, r3, #3
 800c3e4:	b25b      	sxtb	r3, r3
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	b25b      	sxtb	r3, r3
 800c3ea:	b2db      	uxtb	r3, r3
 800c3ec:	73bb      	strb	r3, [r7, #14]

        rslt = bmp5_set_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 800c3ee:	f107 010e 	add.w	r1, r7, #14
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	2037      	movs	r0, #55	; 0x37
 800c3f8:	f7ff fc19 	bl	800bc2e <bmp5_set_regs>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c400:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c404:	4618      	mov	r0, r3
 800c406:	3710      	adds	r7, #16
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}

0800c40c <set_standby_mode>:

/*!
 * @brief This internal API is used to set sensor in standby powermode when powermode is deepstandby mode.
 */
static int8_t set_standby_mode(struct bmp5_dev *dev)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b084      	sub	sp, #16
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    enum bmp5_powermode pwrmode;

    rslt = bmp5_get_power_mode(&pwrmode, dev);
 800c414:	f107 030e 	add.w	r3, r7, #14
 800c418:	6879      	ldr	r1, [r7, #4]
 800c41a:	4618      	mov	r0, r3
 800c41c:	f7ff fcaa 	bl	800bd74 <bmp5_get_power_mode>
 800c420:	4603      	mov	r3, r0
 800c422:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800c424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d108      	bne.n	800c43e <set_standby_mode+0x32>
    {
        if (pwrmode == BMP5_POWERMODE_DEEP_STANDBY)
 800c42c:	7bbb      	ldrb	r3, [r7, #14]
 800c42e:	2b04      	cmp	r3, #4
 800c430:	d105      	bne.n	800c43e <set_standby_mode+0x32>
        {
            rslt = bmp5_set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 800c432:	6879      	ldr	r1, [r7, #4]
 800c434:	2000      	movs	r0, #0
 800c436:	f7ff fced 	bl	800be14 <bmp5_set_power_mode>
 800c43a:	4603      	mov	r3, r0
 800c43c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800c43e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}

0800c44a <get_nvm_status>:

/*!
 *  @brief This API is used to get nvm status.
 */
static int8_t get_nvm_status(uint8_t *nvm_status, struct bmp5_dev *dev)
{
 800c44a:	b580      	push	{r7, lr}
 800c44c:	b084      	sub	sp, #16
 800c44e:	af00      	add	r7, sp, #0
 800c450:	6078      	str	r0, [r7, #4]
 800c452:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (nvm_status != NULL)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d008      	beq.n	800c46c <get_nvm_status+0x22>
    {
        rslt = bmp5_get_regs(BMP5_REG_STATUS, nvm_status, 1, dev);
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	2201      	movs	r2, #1
 800c45e:	6879      	ldr	r1, [r7, #4]
 800c460:	2028      	movs	r0, #40	; 0x28
 800c462:	f7ff fbac 	bl	800bbbe <bmp5_get_regs>
 800c466:	4603      	mov	r3, r0
 800c468:	73fb      	strb	r3, [r7, #15]
 800c46a:	e001      	b.n	800c470 <get_nvm_status+0x26>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800c46c:	23ff      	movs	r3, #255	; 0xff
 800c46e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800c470:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3710      	adds	r7, #16
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c480:	4904      	ldr	r1, [pc, #16]	; (800c494 <MX_FATFS_Init+0x18>)
 800c482:	4805      	ldr	r0, [pc, #20]	; (800c498 <MX_FATFS_Init+0x1c>)
 800c484:	f003 fa88 	bl	800f998 <FATFS_LinkDriver>
 800c488:	4603      	mov	r3, r0
 800c48a:	461a      	mov	r2, r3
 800c48c:	4b03      	ldr	r3, [pc, #12]	; (800c49c <MX_FATFS_Init+0x20>)
 800c48e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c490:	bf00      	nop
 800c492:	bd80      	pop	{r7, pc}
 800c494:	20001550 	.word	0x20001550
 800c498:	0801548c 	.word	0x0801548c
 800c49c:	2000154c 	.word	0x2000154c

0800c4a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c4a4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr

0800c4b0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c4ba:	f000 f89e 	bl	800c5fa <BSP_SD_IsDetected>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d001      	beq.n	800c4c8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	e005      	b.n	800c4d4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800c4c8:	4804      	ldr	r0, [pc, #16]	; (800c4dc <BSP_SD_Init+0x2c>)
 800c4ca:	f7fc f861 	bl	8008590 <HAL_SD_Init>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800c4d2:	79fb      	ldrb	r3, [r7, #7]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3708      	adds	r7, #8
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}
 800c4dc:	20000f0c 	.word	0x20000f0c

0800c4e0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b088      	sub	sp, #32
 800c4e4:	af02      	add	r7, sp, #8
 800c4e6:	60f8      	str	r0, [r7, #12]
 800c4e8:	60b9      	str	r1, [r7, #8]
 800c4ea:	607a      	str	r2, [r7, #4]
 800c4ec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	9300      	str	r3, [sp, #0]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	68f9      	ldr	r1, [r7, #12]
 800c4fc:	4806      	ldr	r0, [pc, #24]	; (800c518 <BSP_SD_ReadBlocks+0x38>)
 800c4fe:	f7fc f8f7 	bl	80086f0 <HAL_SD_ReadBlocks>
 800c502:	4603      	mov	r3, r0
 800c504:	2b00      	cmp	r3, #0
 800c506:	d001      	beq.n	800c50c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c508:	2301      	movs	r3, #1
 800c50a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c50c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3718      	adds	r7, #24
 800c512:	46bd      	mov	sp, r7
 800c514:	bd80      	pop	{r7, pc}
 800c516:	bf00      	nop
 800c518:	20000f0c 	.word	0x20000f0c

0800c51c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b088      	sub	sp, #32
 800c520:	af02      	add	r7, sp, #8
 800c522:	60f8      	str	r0, [r7, #12]
 800c524:	60b9      	str	r1, [r7, #8]
 800c526:	607a      	str	r2, [r7, #4]
 800c528:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c52a:	2300      	movs	r3, #0
 800c52c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	9300      	str	r3, [sp, #0]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	68ba      	ldr	r2, [r7, #8]
 800c536:	68f9      	ldr	r1, [r7, #12]
 800c538:	4806      	ldr	r0, [pc, #24]	; (800c554 <BSP_SD_WriteBlocks+0x38>)
 800c53a:	f7fc fabf 	bl	8008abc <HAL_SD_WriteBlocks>
 800c53e:	4603      	mov	r3, r0
 800c540:	2b00      	cmp	r3, #0
 800c542:	d001      	beq.n	800c548 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c544:	2301      	movs	r3, #1
 800c546:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c548:	7dfb      	ldrb	r3, [r7, #23]
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3718      	adds	r7, #24
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	20000f0c 	.word	0x20000f0c

0800c558 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c55c:	4805      	ldr	r0, [pc, #20]	; (800c574 <BSP_SD_GetCardState+0x1c>)
 800c55e:	f7fc ff9b 	bl	8009498 <HAL_SD_GetCardState>
 800c562:	4603      	mov	r3, r0
 800c564:	2b04      	cmp	r3, #4
 800c566:	bf14      	ite	ne
 800c568:	2301      	movne	r3, #1
 800c56a:	2300      	moveq	r3, #0
 800c56c:	b2db      	uxtb	r3, r3
}
 800c56e:	4618      	mov	r0, r3
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	20000f0c 	.word	0x20000f0c

0800c578 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c580:	6879      	ldr	r1, [r7, #4]
 800c582:	4803      	ldr	r0, [pc, #12]	; (800c590 <BSP_SD_GetCardInfo+0x18>)
 800c584:	f7fc ff5c 	bl	8009440 <HAL_SD_GetCardInfo>
}
 800c588:	bf00      	nop
 800c58a:	3708      	adds	r7, #8
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}
 800c590:	20000f0c 	.word	0x20000f0c

0800c594 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b082      	sub	sp, #8
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800c59c:	f000 f818 	bl	800c5d0 <BSP_SD_AbortCallback>
}
 800c5a0:	bf00      	nop
 800c5a2:	3708      	adds	r7, #8
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b082      	sub	sp, #8
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c5b0:	f000 f815 	bl	800c5de <BSP_SD_WriteCpltCallback>
}
 800c5b4:	bf00      	nop
 800c5b6:	3708      	adds	r7, #8
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b082      	sub	sp, #8
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c5c4:	f000 f812 	bl	800c5ec <BSP_SD_ReadCpltCallback>
}
 800c5c8:	bf00      	nop
 800c5ca:	3708      	adds	r7, #8
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}

0800c5d0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	af00      	add	r7, sp, #0

}
 800c5d4:	bf00      	nop
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr

0800c5de <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800c5de:	b480      	push	{r7}
 800c5e0:	af00      	add	r7, sp, #0

}
 800c5e2:	bf00      	nop
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr

0800c5ec <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	af00      	add	r7, sp, #0

}
 800c5f0:	bf00      	nop
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr

0800c5fa <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c5fa:	b580      	push	{r7, lr}
 800c5fc:	b082      	sub	sp, #8
 800c5fe:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c600:	2301      	movs	r3, #1
 800c602:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c604:	f000 f80c 	bl	800c620 <BSP_PlatformIsDetected>
 800c608:	4603      	mov	r3, r0
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d101      	bne.n	800c612 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c60e:	2300      	movs	r3, #0
 800c610:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c612:	79fb      	ldrb	r3, [r7, #7]
 800c614:	b2db      	uxtb	r3, r3
}
 800c616:	4618      	mov	r0, r3
 800c618:	3708      	adds	r7, #8
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd80      	pop	{r7, pc}
	...

0800c620 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c620:	b580      	push	{r7, lr}
 800c622:	b082      	sub	sp, #8
 800c624:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c626:	2301      	movs	r3, #1
 800c628:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c62a:	2180      	movs	r1, #128	; 0x80
 800c62c:	4806      	ldr	r0, [pc, #24]	; (800c648 <BSP_PlatformIsDetected+0x28>)
 800c62e:	f7f9 fcc9 	bl	8005fc4 <HAL_GPIO_ReadPin>
 800c632:	4603      	mov	r3, r0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d001      	beq.n	800c63c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800c638:	2300      	movs	r3, #0
 800c63a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c63c:	79fb      	ldrb	r3, [r7, #7]
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3708      	adds	r7, #8
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	40020800 	.word	0x40020800

0800c64c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b082      	sub	sp, #8
 800c650:	af00      	add	r7, sp, #0
 800c652:	4603      	mov	r3, r0
 800c654:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c656:	4b0b      	ldr	r3, [pc, #44]	; (800c684 <SD_CheckStatus+0x38>)
 800c658:	2201      	movs	r2, #1
 800c65a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c65c:	f7ff ff7c 	bl	800c558 <BSP_SD_GetCardState>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d107      	bne.n	800c676 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c666:	4b07      	ldr	r3, [pc, #28]	; (800c684 <SD_CheckStatus+0x38>)
 800c668:	781b      	ldrb	r3, [r3, #0]
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	f023 0301 	bic.w	r3, r3, #1
 800c670:	b2da      	uxtb	r2, r3
 800c672:	4b04      	ldr	r3, [pc, #16]	; (800c684 <SD_CheckStatus+0x38>)
 800c674:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c676:	4b03      	ldr	r3, [pc, #12]	; (800c684 <SD_CheckStatus+0x38>)
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	b2db      	uxtb	r3, r3
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3708      	adds	r7, #8
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}
 800c684:	20000029 	.word	0x20000029

0800c688 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b082      	sub	sp, #8
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	4603      	mov	r3, r0
 800c690:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c692:	4b0b      	ldr	r3, [pc, #44]	; (800c6c0 <SD_initialize+0x38>)
 800c694:	2201      	movs	r2, #1
 800c696:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c698:	f7ff ff0a 	bl	800c4b0 <BSP_SD_Init>
 800c69c:	4603      	mov	r3, r0
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d107      	bne.n	800c6b2 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800c6a2:	79fb      	ldrb	r3, [r7, #7]
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f7ff ffd1 	bl	800c64c <SD_CheckStatus>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	4b04      	ldr	r3, [pc, #16]	; (800c6c0 <SD_initialize+0x38>)
 800c6b0:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c6b2:	4b03      	ldr	r3, [pc, #12]	; (800c6c0 <SD_initialize+0x38>)
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	b2db      	uxtb	r3, r3
}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3708      	adds	r7, #8
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}
 800c6c0:	20000029 	.word	0x20000029

0800c6c4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b082      	sub	sp, #8
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c6ce:	79fb      	ldrb	r3, [r7, #7]
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f7ff ffbb 	bl	800c64c <SD_CheckStatus>
 800c6d6:	4603      	mov	r3, r0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3708      	adds	r7, #8
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	60b9      	str	r1, [r7, #8]
 800c6e8:	607a      	str	r2, [r7, #4]
 800c6ea:	603b      	str	r3, [r7, #0]
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800c6f4:	f04f 33ff 	mov.w	r3, #4294967295
 800c6f8:	683a      	ldr	r2, [r7, #0]
 800c6fa:	6879      	ldr	r1, [r7, #4]
 800c6fc:	68b8      	ldr	r0, [r7, #8]
 800c6fe:	f7ff feef 	bl	800c4e0 <BSP_SD_ReadBlocks>
 800c702:	4603      	mov	r3, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	d107      	bne.n	800c718 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c708:	bf00      	nop
 800c70a:	f7ff ff25 	bl	800c558 <BSP_SD_GetCardState>
 800c70e:	4603      	mov	r3, r0
 800c710:	2b00      	cmp	r3, #0
 800c712:	d1fa      	bne.n	800c70a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800c714:	2300      	movs	r3, #0
 800c716:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c718:	7dfb      	ldrb	r3, [r7, #23]
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3718      	adds	r7, #24
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}

0800c722 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c722:	b580      	push	{r7, lr}
 800c724:	b086      	sub	sp, #24
 800c726:	af00      	add	r7, sp, #0
 800c728:	60b9      	str	r1, [r7, #8]
 800c72a:	607a      	str	r2, [r7, #4]
 800c72c:	603b      	str	r3, [r7, #0]
 800c72e:	4603      	mov	r3, r0
 800c730:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c732:	2301      	movs	r3, #1
 800c734:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800c736:	f04f 33ff 	mov.w	r3, #4294967295
 800c73a:	683a      	ldr	r2, [r7, #0]
 800c73c:	6879      	ldr	r1, [r7, #4]
 800c73e:	68b8      	ldr	r0, [r7, #8]
 800c740:	f7ff feec 	bl	800c51c <BSP_SD_WriteBlocks>
 800c744:	4603      	mov	r3, r0
 800c746:	2b00      	cmp	r3, #0
 800c748:	d107      	bne.n	800c75a <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800c74a:	bf00      	nop
 800c74c:	f7ff ff04 	bl	800c558 <BSP_SD_GetCardState>
 800c750:	4603      	mov	r3, r0
 800c752:	2b00      	cmp	r3, #0
 800c754:	d1fa      	bne.n	800c74c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800c756:	2300      	movs	r3, #0
 800c758:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800c75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c75c:	4618      	mov	r0, r3
 800c75e:	3718      	adds	r7, #24
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}

0800c764 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b08c      	sub	sp, #48	; 0x30
 800c768:	af00      	add	r7, sp, #0
 800c76a:	4603      	mov	r3, r0
 800c76c:	603a      	str	r2, [r7, #0]
 800c76e:	71fb      	strb	r3, [r7, #7]
 800c770:	460b      	mov	r3, r1
 800c772:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c774:	2301      	movs	r3, #1
 800c776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c77a:	4b25      	ldr	r3, [pc, #148]	; (800c810 <SD_ioctl+0xac>)
 800c77c:	781b      	ldrb	r3, [r3, #0]
 800c77e:	b2db      	uxtb	r3, r3
 800c780:	f003 0301 	and.w	r3, r3, #1
 800c784:	2b00      	cmp	r3, #0
 800c786:	d001      	beq.n	800c78c <SD_ioctl+0x28>
 800c788:	2303      	movs	r3, #3
 800c78a:	e03c      	b.n	800c806 <SD_ioctl+0xa2>

  switch (cmd)
 800c78c:	79bb      	ldrb	r3, [r7, #6]
 800c78e:	2b03      	cmp	r3, #3
 800c790:	d834      	bhi.n	800c7fc <SD_ioctl+0x98>
 800c792:	a201      	add	r2, pc, #4	; (adr r2, 800c798 <SD_ioctl+0x34>)
 800c794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c798:	0800c7a9 	.word	0x0800c7a9
 800c79c:	0800c7b1 	.word	0x0800c7b1
 800c7a0:	0800c7c9 	.word	0x0800c7c9
 800c7a4:	0800c7e3 	.word	0x0800c7e3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7ae:	e028      	b.n	800c802 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c7b0:	f107 030c 	add.w	r3, r7, #12
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7ff fedf 	bl	800c578 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c7ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7c6:	e01c      	b.n	800c802 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c7c8:	f107 030c 	add.w	r3, r7, #12
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7ff fed3 	bl	800c578 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7d4:	b29a      	uxth	r2, r3
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7e0:	e00f      	b.n	800c802 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c7e2:	f107 030c 	add.w	r3, r7, #12
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7ff fec6 	bl	800c578 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ee:	0a5a      	lsrs	r2, r3, #9
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7fa:	e002      	b.n	800c802 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c7fc:	2304      	movs	r3, #4
 800c7fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800c802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c806:	4618      	mov	r0, r3
 800c808:	3730      	adds	r7, #48	; 0x30
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	20000029 	.word	0x20000029

0800c814 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b084      	sub	sp, #16
 800c818:	af00      	add	r7, sp, #0
 800c81a:	4603      	mov	r3, r0
 800c81c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c81e:	79fb      	ldrb	r3, [r7, #7]
 800c820:	4a08      	ldr	r2, [pc, #32]	; (800c844 <disk_status+0x30>)
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	4413      	add	r3, r2
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	79fa      	ldrb	r2, [r7, #7]
 800c82c:	4905      	ldr	r1, [pc, #20]	; (800c844 <disk_status+0x30>)
 800c82e:	440a      	add	r2, r1
 800c830:	7a12      	ldrb	r2, [r2, #8]
 800c832:	4610      	mov	r0, r2
 800c834:	4798      	blx	r3
 800c836:	4603      	mov	r3, r0
 800c838:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c83a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3710      	adds	r7, #16
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}
 800c844:	200035e4 	.word	0x200035e4

0800c848 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b084      	sub	sp, #16
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	4603      	mov	r3, r0
 800c850:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c852:	2300      	movs	r3, #0
 800c854:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c856:	79fb      	ldrb	r3, [r7, #7]
 800c858:	4a0e      	ldr	r2, [pc, #56]	; (800c894 <disk_initialize+0x4c>)
 800c85a:	5cd3      	ldrb	r3, [r2, r3]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d114      	bne.n	800c88a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c860:	79fb      	ldrb	r3, [r7, #7]
 800c862:	4a0c      	ldr	r2, [pc, #48]	; (800c894 <disk_initialize+0x4c>)
 800c864:	009b      	lsls	r3, r3, #2
 800c866:	4413      	add	r3, r2
 800c868:	685b      	ldr	r3, [r3, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	79fa      	ldrb	r2, [r7, #7]
 800c86e:	4909      	ldr	r1, [pc, #36]	; (800c894 <disk_initialize+0x4c>)
 800c870:	440a      	add	r2, r1
 800c872:	7a12      	ldrb	r2, [r2, #8]
 800c874:	4610      	mov	r0, r2
 800c876:	4798      	blx	r3
 800c878:	4603      	mov	r3, r0
 800c87a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800c87c:	7bfb      	ldrb	r3, [r7, #15]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d103      	bne.n	800c88a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800c882:	79fb      	ldrb	r3, [r7, #7]
 800c884:	4a03      	ldr	r2, [pc, #12]	; (800c894 <disk_initialize+0x4c>)
 800c886:	2101      	movs	r1, #1
 800c888:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800c88a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3710      	adds	r7, #16
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}
 800c894:	200035e4 	.word	0x200035e4

0800c898 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c898:	b590      	push	{r4, r7, lr}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60b9      	str	r1, [r7, #8]
 800c8a0:	607a      	str	r2, [r7, #4]
 800c8a2:	603b      	str	r3, [r7, #0]
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
 800c8aa:	4a0a      	ldr	r2, [pc, #40]	; (800c8d4 <disk_read+0x3c>)
 800c8ac:	009b      	lsls	r3, r3, #2
 800c8ae:	4413      	add	r3, r2
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	689c      	ldr	r4, [r3, #8]
 800c8b4:	7bfb      	ldrb	r3, [r7, #15]
 800c8b6:	4a07      	ldr	r2, [pc, #28]	; (800c8d4 <disk_read+0x3c>)
 800c8b8:	4413      	add	r3, r2
 800c8ba:	7a18      	ldrb	r0, [r3, #8]
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	68b9      	ldr	r1, [r7, #8]
 800c8c2:	47a0      	blx	r4
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	75fb      	strb	r3, [r7, #23]
  return res;
 800c8c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	371c      	adds	r7, #28
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd90      	pop	{r4, r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	200035e4 	.word	0x200035e4

0800c8d8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c8d8:	b590      	push	{r4, r7, lr}
 800c8da:	b087      	sub	sp, #28
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	60b9      	str	r1, [r7, #8]
 800c8e0:	607a      	str	r2, [r7, #4]
 800c8e2:	603b      	str	r3, [r7, #0]
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c8e8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ea:	4a0a      	ldr	r2, [pc, #40]	; (800c914 <disk_write+0x3c>)
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	4413      	add	r3, r2
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	68dc      	ldr	r4, [r3, #12]
 800c8f4:	7bfb      	ldrb	r3, [r7, #15]
 800c8f6:	4a07      	ldr	r2, [pc, #28]	; (800c914 <disk_write+0x3c>)
 800c8f8:	4413      	add	r3, r2
 800c8fa:	7a18      	ldrb	r0, [r3, #8]
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	68b9      	ldr	r1, [r7, #8]
 800c902:	47a0      	blx	r4
 800c904:	4603      	mov	r3, r0
 800c906:	75fb      	strb	r3, [r7, #23]
  return res;
 800c908:	7dfb      	ldrb	r3, [r7, #23]
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	371c      	adds	r7, #28
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd90      	pop	{r4, r7, pc}
 800c912:	bf00      	nop
 800c914:	200035e4 	.word	0x200035e4

0800c918 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b084      	sub	sp, #16
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	4603      	mov	r3, r0
 800c920:	603a      	str	r2, [r7, #0]
 800c922:	71fb      	strb	r3, [r7, #7]
 800c924:	460b      	mov	r3, r1
 800c926:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c928:	79fb      	ldrb	r3, [r7, #7]
 800c92a:	4a09      	ldr	r2, [pc, #36]	; (800c950 <disk_ioctl+0x38>)
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	4413      	add	r3, r2
 800c930:	685b      	ldr	r3, [r3, #4]
 800c932:	691b      	ldr	r3, [r3, #16]
 800c934:	79fa      	ldrb	r2, [r7, #7]
 800c936:	4906      	ldr	r1, [pc, #24]	; (800c950 <disk_ioctl+0x38>)
 800c938:	440a      	add	r2, r1
 800c93a:	7a10      	ldrb	r0, [r2, #8]
 800c93c:	79b9      	ldrb	r1, [r7, #6]
 800c93e:	683a      	ldr	r2, [r7, #0]
 800c940:	4798      	blx	r3
 800c942:	4603      	mov	r3, r0
 800c944:	73fb      	strb	r3, [r7, #15]
  return res;
 800c946:	7bfb      	ldrb	r3, [r7, #15]
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3710      	adds	r7, #16
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	200035e4 	.word	0x200035e4

0800c954 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c954:	b480      	push	{r7}
 800c956:	b085      	sub	sp, #20
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	3301      	adds	r3, #1
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c964:	89fb      	ldrh	r3, [r7, #14]
 800c966:	021b      	lsls	r3, r3, #8
 800c968:	b21a      	sxth	r2, r3
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	b21b      	sxth	r3, r3
 800c970:	4313      	orrs	r3, r2
 800c972:	b21b      	sxth	r3, r3
 800c974:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c976:	89fb      	ldrh	r3, [r7, #14]
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3714      	adds	r7, #20
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr

0800c984 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c984:	b480      	push	{r7}
 800c986:	b085      	sub	sp, #20
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	3303      	adds	r3, #3
 800c990:	781b      	ldrb	r3, [r3, #0]
 800c992:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	021b      	lsls	r3, r3, #8
 800c998:	687a      	ldr	r2, [r7, #4]
 800c99a:	3202      	adds	r2, #2
 800c99c:	7812      	ldrb	r2, [r2, #0]
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	021b      	lsls	r3, r3, #8
 800c9a6:	687a      	ldr	r2, [r7, #4]
 800c9a8:	3201      	adds	r2, #1
 800c9aa:	7812      	ldrb	r2, [r2, #0]
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	021b      	lsls	r3, r3, #8
 800c9b4:	687a      	ldr	r2, [r7, #4]
 800c9b6:	7812      	ldrb	r2, [r2, #0]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	60fb      	str	r3, [r7, #12]
	return rv;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3714      	adds	r7, #20
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr

0800c9ca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c9ca:	b480      	push	{r7}
 800c9cc:	b083      	sub	sp, #12
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	1c5a      	adds	r2, r3, #1
 800c9da:	607a      	str	r2, [r7, #4]
 800c9dc:	887a      	ldrh	r2, [r7, #2]
 800c9de:	b2d2      	uxtb	r2, r2
 800c9e0:	701a      	strb	r2, [r3, #0]
 800c9e2:	887b      	ldrh	r3, [r7, #2]
 800c9e4:	0a1b      	lsrs	r3, r3, #8
 800c9e6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	1c5a      	adds	r2, r3, #1
 800c9ec:	607a      	str	r2, [r7, #4]
 800c9ee:	887a      	ldrh	r2, [r7, #2]
 800c9f0:	b2d2      	uxtb	r2, r2
 800c9f2:	701a      	strb	r2, [r3, #0]
}
 800c9f4:	bf00      	nop
 800c9f6:	370c      	adds	r7, #12
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ca00:	b480      	push	{r7}
 800ca02:	b083      	sub	sp, #12
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	1c5a      	adds	r2, r3, #1
 800ca0e:	607a      	str	r2, [r7, #4]
 800ca10:	683a      	ldr	r2, [r7, #0]
 800ca12:	b2d2      	uxtb	r2, r2
 800ca14:	701a      	strb	r2, [r3, #0]
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	0a1b      	lsrs	r3, r3, #8
 800ca1a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	1c5a      	adds	r2, r3, #1
 800ca20:	607a      	str	r2, [r7, #4]
 800ca22:	683a      	ldr	r2, [r7, #0]
 800ca24:	b2d2      	uxtb	r2, r2
 800ca26:	701a      	strb	r2, [r3, #0]
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	0a1b      	lsrs	r3, r3, #8
 800ca2c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	1c5a      	adds	r2, r3, #1
 800ca32:	607a      	str	r2, [r7, #4]
 800ca34:	683a      	ldr	r2, [r7, #0]
 800ca36:	b2d2      	uxtb	r2, r2
 800ca38:	701a      	strb	r2, [r3, #0]
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	0a1b      	lsrs	r3, r3, #8
 800ca3e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	1c5a      	adds	r2, r3, #1
 800ca44:	607a      	str	r2, [r7, #4]
 800ca46:	683a      	ldr	r2, [r7, #0]
 800ca48:	b2d2      	uxtb	r2, r2
 800ca4a:	701a      	strb	r2, [r3, #0]
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ca58:	b480      	push	{r7}
 800ca5a:	b087      	sub	sp, #28
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d00d      	beq.n	800ca8e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ca72:	693a      	ldr	r2, [r7, #16]
 800ca74:	1c53      	adds	r3, r2, #1
 800ca76:	613b      	str	r3, [r7, #16]
 800ca78:	697b      	ldr	r3, [r7, #20]
 800ca7a:	1c59      	adds	r1, r3, #1
 800ca7c:	6179      	str	r1, [r7, #20]
 800ca7e:	7812      	ldrb	r2, [r2, #0]
 800ca80:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	3b01      	subs	r3, #1
 800ca86:	607b      	str	r3, [r7, #4]
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d1f1      	bne.n	800ca72 <mem_cpy+0x1a>
	}
}
 800ca8e:	bf00      	nop
 800ca90:	371c      	adds	r7, #28
 800ca92:	46bd      	mov	sp, r7
 800ca94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca98:	4770      	bx	lr

0800ca9a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ca9a:	b480      	push	{r7}
 800ca9c:	b087      	sub	sp, #28
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	60f8      	str	r0, [r7, #12]
 800caa2:	60b9      	str	r1, [r7, #8]
 800caa4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	1c5a      	adds	r2, r3, #1
 800caae:	617a      	str	r2, [r7, #20]
 800cab0:	68ba      	ldr	r2, [r7, #8]
 800cab2:	b2d2      	uxtb	r2, r2
 800cab4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	3b01      	subs	r3, #1
 800caba:	607b      	str	r3, [r7, #4]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d1f3      	bne.n	800caaa <mem_set+0x10>
}
 800cac2:	bf00      	nop
 800cac4:	bf00      	nop
 800cac6:	371c      	adds	r7, #28
 800cac8:	46bd      	mov	sp, r7
 800caca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cace:	4770      	bx	lr

0800cad0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800cad0:	b480      	push	{r7}
 800cad2:	b089      	sub	sp, #36	; 0x24
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	60f8      	str	r0, [r7, #12]
 800cad8:	60b9      	str	r1, [r7, #8]
 800cada:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	61fb      	str	r3, [r7, #28]
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cae4:	2300      	movs	r3, #0
 800cae6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cae8:	69fb      	ldr	r3, [r7, #28]
 800caea:	1c5a      	adds	r2, r3, #1
 800caec:	61fa      	str	r2, [r7, #28]
 800caee:	781b      	ldrb	r3, [r3, #0]
 800caf0:	4619      	mov	r1, r3
 800caf2:	69bb      	ldr	r3, [r7, #24]
 800caf4:	1c5a      	adds	r2, r3, #1
 800caf6:	61ba      	str	r2, [r7, #24]
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	1acb      	subs	r3, r1, r3
 800cafc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	3b01      	subs	r3, #1
 800cb02:	607b      	str	r3, [r7, #4]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d002      	beq.n	800cb10 <mem_cmp+0x40>
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d0eb      	beq.n	800cae8 <mem_cmp+0x18>

	return r;
 800cb10:	697b      	ldr	r3, [r7, #20]
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3724      	adds	r7, #36	; 0x24
 800cb16:	46bd      	mov	sp, r7
 800cb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1c:	4770      	bx	lr

0800cb1e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cb1e:	b480      	push	{r7}
 800cb20:	b083      	sub	sp, #12
 800cb22:	af00      	add	r7, sp, #0
 800cb24:	6078      	str	r0, [r7, #4]
 800cb26:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cb28:	e002      	b.n	800cb30 <chk_chr+0x12>
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	607b      	str	r3, [r7, #4]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d005      	beq.n	800cb44 <chk_chr+0x26>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	461a      	mov	r2, r3
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d1f2      	bne.n	800cb2a <chk_chr+0xc>
	return *str;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	781b      	ldrb	r3, [r3, #0]
}
 800cb48:	4618      	mov	r0, r3
 800cb4a:	370c      	adds	r7, #12
 800cb4c:	46bd      	mov	sp, r7
 800cb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb52:	4770      	bx	lr

0800cb54 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cb54:	b480      	push	{r7}
 800cb56:	b085      	sub	sp, #20
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
 800cb5c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cb5e:	2300      	movs	r3, #0
 800cb60:	60bb      	str	r3, [r7, #8]
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	60fb      	str	r3, [r7, #12]
 800cb66:	e029      	b.n	800cbbc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cb68:	4a27      	ldr	r2, [pc, #156]	; (800cc08 <chk_lock+0xb4>)
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	011b      	lsls	r3, r3, #4
 800cb6e:	4413      	add	r3, r2
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d01d      	beq.n	800cbb2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cb76:	4a24      	ldr	r2, [pc, #144]	; (800cc08 <chk_lock+0xb4>)
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	011b      	lsls	r3, r3, #4
 800cb7c:	4413      	add	r3, r2
 800cb7e:	681a      	ldr	r2, [r3, #0]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d116      	bne.n	800cbb6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cb88:	4a1f      	ldr	r2, [pc, #124]	; (800cc08 <chk_lock+0xb4>)
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	011b      	lsls	r3, r3, #4
 800cb8e:	4413      	add	r3, r2
 800cb90:	3304      	adds	r3, #4
 800cb92:	681a      	ldr	r2, [r3, #0]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cb98:	429a      	cmp	r2, r3
 800cb9a:	d10c      	bne.n	800cbb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cb9c:	4a1a      	ldr	r2, [pc, #104]	; (800cc08 <chk_lock+0xb4>)
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	011b      	lsls	r3, r3, #4
 800cba2:	4413      	add	r3, r2
 800cba4:	3308      	adds	r3, #8
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800cbac:	429a      	cmp	r2, r3
 800cbae:	d102      	bne.n	800cbb6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cbb0:	e007      	b.n	800cbc2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	3301      	adds	r3, #1
 800cbba:	60fb      	str	r3, [r7, #12]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d9d2      	bls.n	800cb68 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	2b02      	cmp	r3, #2
 800cbc6:	d109      	bne.n	800cbdc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d102      	bne.n	800cbd4 <chk_lock+0x80>
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	d101      	bne.n	800cbd8 <chk_lock+0x84>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	e010      	b.n	800cbfa <chk_lock+0xa6>
 800cbd8:	2312      	movs	r3, #18
 800cbda:	e00e      	b.n	800cbfa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d108      	bne.n	800cbf4 <chk_lock+0xa0>
 800cbe2:	4a09      	ldr	r2, [pc, #36]	; (800cc08 <chk_lock+0xb4>)
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	011b      	lsls	r3, r3, #4
 800cbe8:	4413      	add	r3, r2
 800cbea:	330c      	adds	r3, #12
 800cbec:	881b      	ldrh	r3, [r3, #0]
 800cbee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbf2:	d101      	bne.n	800cbf8 <chk_lock+0xa4>
 800cbf4:	2310      	movs	r3, #16
 800cbf6:	e000      	b.n	800cbfa <chk_lock+0xa6>
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3714      	adds	r7, #20
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop
 800cc08:	200035c4 	.word	0x200035c4

0800cc0c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b083      	sub	sp, #12
 800cc10:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cc12:	2300      	movs	r3, #0
 800cc14:	607b      	str	r3, [r7, #4]
 800cc16:	e002      	b.n	800cc1e <enq_lock+0x12>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	3301      	adds	r3, #1
 800cc1c:	607b      	str	r3, [r7, #4]
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d806      	bhi.n	800cc32 <enq_lock+0x26>
 800cc24:	4a09      	ldr	r2, [pc, #36]	; (800cc4c <enq_lock+0x40>)
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	011b      	lsls	r3, r3, #4
 800cc2a:	4413      	add	r3, r2
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1f2      	bne.n	800cc18 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2b02      	cmp	r3, #2
 800cc36:	bf14      	ite	ne
 800cc38:	2301      	movne	r3, #1
 800cc3a:	2300      	moveq	r3, #0
 800cc3c:	b2db      	uxtb	r3, r3
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	370c      	adds	r7, #12
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr
 800cc4a:	bf00      	nop
 800cc4c:	200035c4 	.word	0x200035c4

0800cc50 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b085      	sub	sp, #20
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	60fb      	str	r3, [r7, #12]
 800cc5e:	e01f      	b.n	800cca0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cc60:	4a41      	ldr	r2, [pc, #260]	; (800cd68 <inc_lock+0x118>)
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	011b      	lsls	r3, r3, #4
 800cc66:	4413      	add	r3, r2
 800cc68:	681a      	ldr	r2, [r3, #0]
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d113      	bne.n	800cc9a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800cc72:	4a3d      	ldr	r2, [pc, #244]	; (800cd68 <inc_lock+0x118>)
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	011b      	lsls	r3, r3, #4
 800cc78:	4413      	add	r3, r2
 800cc7a:	3304      	adds	r3, #4
 800cc7c:	681a      	ldr	r2, [r3, #0]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d109      	bne.n	800cc9a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cc86:	4a38      	ldr	r2, [pc, #224]	; (800cd68 <inc_lock+0x118>)
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	011b      	lsls	r3, r3, #4
 800cc8c:	4413      	add	r3, r2
 800cc8e:	3308      	adds	r3, #8
 800cc90:	681a      	ldr	r2, [r3, #0]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cc96:	429a      	cmp	r2, r3
 800cc98:	d006      	beq.n	800cca8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	3301      	adds	r3, #1
 800cc9e:	60fb      	str	r3, [r7, #12]
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2b01      	cmp	r3, #1
 800cca4:	d9dc      	bls.n	800cc60 <inc_lock+0x10>
 800cca6:	e000      	b.n	800ccaa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cca8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	d132      	bne.n	800cd16 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	60fb      	str	r3, [r7, #12]
 800ccb4:	e002      	b.n	800ccbc <inc_lock+0x6c>
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	3301      	adds	r3, #1
 800ccba:	60fb      	str	r3, [r7, #12]
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	2b01      	cmp	r3, #1
 800ccc0:	d806      	bhi.n	800ccd0 <inc_lock+0x80>
 800ccc2:	4a29      	ldr	r2, [pc, #164]	; (800cd68 <inc_lock+0x118>)
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	011b      	lsls	r3, r3, #4
 800ccc8:	4413      	add	r3, r2
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d1f2      	bne.n	800ccb6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2b02      	cmp	r3, #2
 800ccd4:	d101      	bne.n	800ccda <inc_lock+0x8a>
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	e040      	b.n	800cd5c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681a      	ldr	r2, [r3, #0]
 800ccde:	4922      	ldr	r1, [pc, #136]	; (800cd68 <inc_lock+0x118>)
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	011b      	lsls	r3, r3, #4
 800cce4:	440b      	add	r3, r1
 800cce6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	689a      	ldr	r2, [r3, #8]
 800ccec:	491e      	ldr	r1, [pc, #120]	; (800cd68 <inc_lock+0x118>)
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	011b      	lsls	r3, r3, #4
 800ccf2:	440b      	add	r3, r1
 800ccf4:	3304      	adds	r3, #4
 800ccf6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	695a      	ldr	r2, [r3, #20]
 800ccfc:	491a      	ldr	r1, [pc, #104]	; (800cd68 <inc_lock+0x118>)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	011b      	lsls	r3, r3, #4
 800cd02:	440b      	add	r3, r1
 800cd04:	3308      	adds	r3, #8
 800cd06:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cd08:	4a17      	ldr	r2, [pc, #92]	; (800cd68 <inc_lock+0x118>)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	011b      	lsls	r3, r3, #4
 800cd0e:	4413      	add	r3, r2
 800cd10:	330c      	adds	r3, #12
 800cd12:	2200      	movs	r2, #0
 800cd14:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d009      	beq.n	800cd30 <inc_lock+0xe0>
 800cd1c:	4a12      	ldr	r2, [pc, #72]	; (800cd68 <inc_lock+0x118>)
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	011b      	lsls	r3, r3, #4
 800cd22:	4413      	add	r3, r2
 800cd24:	330c      	adds	r3, #12
 800cd26:	881b      	ldrh	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d001      	beq.n	800cd30 <inc_lock+0xe0>
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	e015      	b.n	800cd5c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d108      	bne.n	800cd48 <inc_lock+0xf8>
 800cd36:	4a0c      	ldr	r2, [pc, #48]	; (800cd68 <inc_lock+0x118>)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	011b      	lsls	r3, r3, #4
 800cd3c:	4413      	add	r3, r2
 800cd3e:	330c      	adds	r3, #12
 800cd40:	881b      	ldrh	r3, [r3, #0]
 800cd42:	3301      	adds	r3, #1
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	e001      	b.n	800cd4c <inc_lock+0xfc>
 800cd48:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cd4c:	4906      	ldr	r1, [pc, #24]	; (800cd68 <inc_lock+0x118>)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	011b      	lsls	r3, r3, #4
 800cd52:	440b      	add	r3, r1
 800cd54:	330c      	adds	r3, #12
 800cd56:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	3301      	adds	r3, #1
}
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	3714      	adds	r7, #20
 800cd60:	46bd      	mov	sp, r7
 800cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd66:	4770      	bx	lr
 800cd68:	200035c4 	.word	0x200035c4

0800cd6c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cd6c:	b480      	push	{r7}
 800cd6e:	b085      	sub	sp, #20
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	3b01      	subs	r3, #1
 800cd78:	607b      	str	r3, [r7, #4]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d825      	bhi.n	800cdcc <dec_lock+0x60>
		n = Files[i].ctr;
 800cd80:	4a17      	ldr	r2, [pc, #92]	; (800cde0 <dec_lock+0x74>)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	011b      	lsls	r3, r3, #4
 800cd86:	4413      	add	r3, r2
 800cd88:	330c      	adds	r3, #12
 800cd8a:	881b      	ldrh	r3, [r3, #0]
 800cd8c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cd8e:	89fb      	ldrh	r3, [r7, #14]
 800cd90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd94:	d101      	bne.n	800cd9a <dec_lock+0x2e>
 800cd96:	2300      	movs	r3, #0
 800cd98:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cd9a:	89fb      	ldrh	r3, [r7, #14]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d002      	beq.n	800cda6 <dec_lock+0x3a>
 800cda0:	89fb      	ldrh	r3, [r7, #14]
 800cda2:	3b01      	subs	r3, #1
 800cda4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cda6:	4a0e      	ldr	r2, [pc, #56]	; (800cde0 <dec_lock+0x74>)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	011b      	lsls	r3, r3, #4
 800cdac:	4413      	add	r3, r2
 800cdae:	330c      	adds	r3, #12
 800cdb0:	89fa      	ldrh	r2, [r7, #14]
 800cdb2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cdb4:	89fb      	ldrh	r3, [r7, #14]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d105      	bne.n	800cdc6 <dec_lock+0x5a>
 800cdba:	4a09      	ldr	r2, [pc, #36]	; (800cde0 <dec_lock+0x74>)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	011b      	lsls	r3, r3, #4
 800cdc0:	4413      	add	r3, r2
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	737b      	strb	r3, [r7, #13]
 800cdca:	e001      	b.n	800cdd0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cdcc:	2302      	movs	r3, #2
 800cdce:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cdd0:	7b7b      	ldrb	r3, [r7, #13]
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3714      	adds	r7, #20
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr
 800cdde:	bf00      	nop
 800cde0:	200035c4 	.word	0x200035c4

0800cde4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b085      	sub	sp, #20
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cdec:	2300      	movs	r3, #0
 800cdee:	60fb      	str	r3, [r7, #12]
 800cdf0:	e010      	b.n	800ce14 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cdf2:	4a0d      	ldr	r2, [pc, #52]	; (800ce28 <clear_lock+0x44>)
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	011b      	lsls	r3, r3, #4
 800cdf8:	4413      	add	r3, r2
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d105      	bne.n	800ce0e <clear_lock+0x2a>
 800ce02:	4a09      	ldr	r2, [pc, #36]	; (800ce28 <clear_lock+0x44>)
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	011b      	lsls	r3, r3, #4
 800ce08:	4413      	add	r3, r2
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	3301      	adds	r3, #1
 800ce12:	60fb      	str	r3, [r7, #12]
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d9eb      	bls.n	800cdf2 <clear_lock+0xe>
	}
}
 800ce1a:	bf00      	nop
 800ce1c:	bf00      	nop
 800ce1e:	3714      	adds	r7, #20
 800ce20:	46bd      	mov	sp, r7
 800ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce26:	4770      	bx	lr
 800ce28:	200035c4 	.word	0x200035c4

0800ce2c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ce34:	2300      	movs	r3, #0
 800ce36:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	78db      	ldrb	r3, [r3, #3]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d034      	beq.n	800ceaa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce44:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	7858      	ldrb	r0, [r3, #1]
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ce50:	2301      	movs	r3, #1
 800ce52:	697a      	ldr	r2, [r7, #20]
 800ce54:	f7ff fd40 	bl	800c8d8 <disk_write>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d002      	beq.n	800ce64 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ce5e:	2301      	movs	r3, #1
 800ce60:	73fb      	strb	r3, [r7, #15]
 800ce62:	e022      	b.n	800ceaa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2200      	movs	r2, #0
 800ce68:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce6e:	697a      	ldr	r2, [r7, #20]
 800ce70:	1ad2      	subs	r2, r2, r3
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a1b      	ldr	r3, [r3, #32]
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d217      	bcs.n	800ceaa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	789b      	ldrb	r3, [r3, #2]
 800ce7e:	613b      	str	r3, [r7, #16]
 800ce80:	e010      	b.n	800cea4 <sync_window+0x78>
					wsect += fs->fsize;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6a1b      	ldr	r3, [r3, #32]
 800ce86:	697a      	ldr	r2, [r7, #20]
 800ce88:	4413      	add	r3, r2
 800ce8a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	7858      	ldrb	r0, [r3, #1]
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ce96:	2301      	movs	r3, #1
 800ce98:	697a      	ldr	r2, [r7, #20]
 800ce9a:	f7ff fd1d 	bl	800c8d8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	3b01      	subs	r3, #1
 800cea2:	613b      	str	r3, [r7, #16]
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	d8eb      	bhi.n	800ce82 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ceaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cebe:	2300      	movs	r3, #0
 800cec0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cec6:	683a      	ldr	r2, [r7, #0]
 800cec8:	429a      	cmp	r2, r3
 800ceca:	d01b      	beq.n	800cf04 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f7ff ffad 	bl	800ce2c <sync_window>
 800ced2:	4603      	mov	r3, r0
 800ced4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ced6:	7bfb      	ldrb	r3, [r7, #15]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d113      	bne.n	800cf04 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	7858      	ldrb	r0, [r3, #1]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800cee6:	2301      	movs	r3, #1
 800cee8:	683a      	ldr	r2, [r7, #0]
 800ceea:	f7ff fcd5 	bl	800c898 <disk_read>
 800ceee:	4603      	mov	r3, r0
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d004      	beq.n	800cefe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cef4:	f04f 33ff 	mov.w	r3, #4294967295
 800cef8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	683a      	ldr	r2, [r7, #0]
 800cf02:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800cf04:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	3710      	adds	r7, #16
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}
	...

0800cf10 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b084      	sub	sp, #16
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f7ff ff87 	bl	800ce2c <sync_window>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cf22:	7bfb      	ldrb	r3, [r7, #15]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d159      	bne.n	800cfdc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	2b03      	cmp	r3, #3
 800cf2e:	d149      	bne.n	800cfc4 <sync_fs+0xb4>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	791b      	ldrb	r3, [r3, #4]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d145      	bne.n	800cfc4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	899b      	ldrh	r3, [r3, #12]
 800cf42:	461a      	mov	r2, r3
 800cf44:	2100      	movs	r1, #0
 800cf46:	f7ff fda8 	bl	800ca9a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	3338      	adds	r3, #56	; 0x38
 800cf4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cf52:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800cf56:	4618      	mov	r0, r3
 800cf58:	f7ff fd37 	bl	800c9ca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	3338      	adds	r3, #56	; 0x38
 800cf60:	4921      	ldr	r1, [pc, #132]	; (800cfe8 <sync_fs+0xd8>)
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7ff fd4c 	bl	800ca00 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	3338      	adds	r3, #56	; 0x38
 800cf6c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cf70:	491e      	ldr	r1, [pc, #120]	; (800cfec <sync_fs+0xdc>)
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7ff fd44 	bl	800ca00 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	3338      	adds	r3, #56	; 0x38
 800cf7c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	699b      	ldr	r3, [r3, #24]
 800cf84:	4619      	mov	r1, r3
 800cf86:	4610      	mov	r0, r2
 800cf88:	f7ff fd3a 	bl	800ca00 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	3338      	adds	r3, #56	; 0x38
 800cf90:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	695b      	ldr	r3, [r3, #20]
 800cf98:	4619      	mov	r1, r3
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	f7ff fd30 	bl	800ca00 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfa4:	1c5a      	adds	r2, r3, #1
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	7858      	ldrb	r0, [r3, #1]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cfb8:	2301      	movs	r3, #1
 800cfba:	f7ff fc8d 	bl	800c8d8 <disk_write>
			fs->fsi_flag = 0;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	785b      	ldrb	r3, [r3, #1]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	2100      	movs	r1, #0
 800cfcc:	4618      	mov	r0, r3
 800cfce:	f7ff fca3 	bl	800c918 <disk_ioctl>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d001      	beq.n	800cfdc <sync_fs+0xcc>
 800cfd8:	2301      	movs	r3, #1
 800cfda:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cfdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	3710      	adds	r7, #16
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}
 800cfe6:	bf00      	nop
 800cfe8:	41615252 	.word	0x41615252
 800cfec:	61417272 	.word	0x61417272

0800cff0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cff0:	b480      	push	{r7}
 800cff2:	b083      	sub	sp, #12
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	3b02      	subs	r3, #2
 800cffe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	69db      	ldr	r3, [r3, #28]
 800d004:	3b02      	subs	r3, #2
 800d006:	683a      	ldr	r2, [r7, #0]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d301      	bcc.n	800d010 <clust2sect+0x20>
 800d00c:	2300      	movs	r3, #0
 800d00e:	e008      	b.n	800d022 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	895b      	ldrh	r3, [r3, #10]
 800d014:	461a      	mov	r2, r3
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	fb03 f202 	mul.w	r2, r3, r2
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d020:	4413      	add	r3, r2
}
 800d022:	4618      	mov	r0, r3
 800d024:	370c      	adds	r7, #12
 800d026:	46bd      	mov	sp, r7
 800d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02c:	4770      	bx	lr

0800d02e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b086      	sub	sp, #24
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
 800d036:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	2b01      	cmp	r3, #1
 800d042:	d904      	bls.n	800d04e <get_fat+0x20>
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	69db      	ldr	r3, [r3, #28]
 800d048:	683a      	ldr	r2, [r7, #0]
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d302      	bcc.n	800d054 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d04e:	2301      	movs	r3, #1
 800d050:	617b      	str	r3, [r7, #20]
 800d052:	e0bb      	b.n	800d1cc <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d054:	f04f 33ff 	mov.w	r3, #4294967295
 800d058:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	781b      	ldrb	r3, [r3, #0]
 800d05e:	2b03      	cmp	r3, #3
 800d060:	f000 8083 	beq.w	800d16a <get_fat+0x13c>
 800d064:	2b03      	cmp	r3, #3
 800d066:	f300 80a7 	bgt.w	800d1b8 <get_fat+0x18a>
 800d06a:	2b01      	cmp	r3, #1
 800d06c:	d002      	beq.n	800d074 <get_fat+0x46>
 800d06e:	2b02      	cmp	r3, #2
 800d070:	d056      	beq.n	800d120 <get_fat+0xf2>
 800d072:	e0a1      	b.n	800d1b8 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	60fb      	str	r3, [r7, #12]
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	085b      	lsrs	r3, r3, #1
 800d07c:	68fa      	ldr	r2, [r7, #12]
 800d07e:	4413      	add	r3, r2
 800d080:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	899b      	ldrh	r3, [r3, #12]
 800d08a:	4619      	mov	r1, r3
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	fbb3 f3f1 	udiv	r3, r3, r1
 800d092:	4413      	add	r3, r2
 800d094:	4619      	mov	r1, r3
 800d096:	6938      	ldr	r0, [r7, #16]
 800d098:	f7ff ff0c 	bl	800ceb4 <move_window>
 800d09c:	4603      	mov	r3, r0
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	f040 808d 	bne.w	800d1be <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	1c5a      	adds	r2, r3, #1
 800d0a8:	60fa      	str	r2, [r7, #12]
 800d0aa:	693a      	ldr	r2, [r7, #16]
 800d0ac:	8992      	ldrh	r2, [r2, #12]
 800d0ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800d0b2:	fb01 f202 	mul.w	r2, r1, r2
 800d0b6:	1a9b      	subs	r3, r3, r2
 800d0b8:	693a      	ldr	r2, [r7, #16]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d0c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	899b      	ldrh	r3, [r3, #12]
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800d0d2:	4413      	add	r3, r2
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	6938      	ldr	r0, [r7, #16]
 800d0d8:	f7ff feec 	bl	800ceb4 <move_window>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d16f      	bne.n	800d1c2 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	899b      	ldrh	r3, [r3, #12]
 800d0e6:	461a      	mov	r2, r3
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800d0ee:	fb01 f202 	mul.w	r2, r1, r2
 800d0f2:	1a9b      	subs	r3, r3, r2
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	4413      	add	r3, r2
 800d0f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d0fc:	021b      	lsls	r3, r3, #8
 800d0fe:	461a      	mov	r2, r3
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	4313      	orrs	r3, r2
 800d104:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	f003 0301 	and.w	r3, r3, #1
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d002      	beq.n	800d116 <get_fat+0xe8>
 800d110:	68bb      	ldr	r3, [r7, #8]
 800d112:	091b      	lsrs	r3, r3, #4
 800d114:	e002      	b.n	800d11c <get_fat+0xee>
 800d116:	68bb      	ldr	r3, [r7, #8]
 800d118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d11c:	617b      	str	r3, [r7, #20]
			break;
 800d11e:	e055      	b.n	800d1cc <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	899b      	ldrh	r3, [r3, #12]
 800d128:	085b      	lsrs	r3, r3, #1
 800d12a:	b29b      	uxth	r3, r3
 800d12c:	4619      	mov	r1, r3
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	fbb3 f3f1 	udiv	r3, r3, r1
 800d134:	4413      	add	r3, r2
 800d136:	4619      	mov	r1, r3
 800d138:	6938      	ldr	r0, [r7, #16]
 800d13a:	f7ff febb 	bl	800ceb4 <move_window>
 800d13e:	4603      	mov	r3, r0
 800d140:	2b00      	cmp	r3, #0
 800d142:	d140      	bne.n	800d1c6 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	005b      	lsls	r3, r3, #1
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	8992      	ldrh	r2, [r2, #12]
 800d152:	fbb3 f0f2 	udiv	r0, r3, r2
 800d156:	fb00 f202 	mul.w	r2, r0, r2
 800d15a:	1a9b      	subs	r3, r3, r2
 800d15c:	440b      	add	r3, r1
 800d15e:	4618      	mov	r0, r3
 800d160:	f7ff fbf8 	bl	800c954 <ld_word>
 800d164:	4603      	mov	r3, r0
 800d166:	617b      	str	r3, [r7, #20]
			break;
 800d168:	e030      	b.n	800d1cc <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	899b      	ldrh	r3, [r3, #12]
 800d172:	089b      	lsrs	r3, r3, #2
 800d174:	b29b      	uxth	r3, r3
 800d176:	4619      	mov	r1, r3
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d17e:	4413      	add	r3, r2
 800d180:	4619      	mov	r1, r3
 800d182:	6938      	ldr	r0, [r7, #16]
 800d184:	f7ff fe96 	bl	800ceb4 <move_window>
 800d188:	4603      	mov	r3, r0
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d11d      	bne.n	800d1ca <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	009b      	lsls	r3, r3, #2
 800d198:	693a      	ldr	r2, [r7, #16]
 800d19a:	8992      	ldrh	r2, [r2, #12]
 800d19c:	fbb3 f0f2 	udiv	r0, r3, r2
 800d1a0:	fb00 f202 	mul.w	r2, r0, r2
 800d1a4:	1a9b      	subs	r3, r3, r2
 800d1a6:	440b      	add	r3, r1
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	f7ff fbeb 	bl	800c984 <ld_dword>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d1b4:	617b      	str	r3, [r7, #20]
			break;
 800d1b6:	e009      	b.n	800d1cc <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	617b      	str	r3, [r7, #20]
 800d1bc:	e006      	b.n	800d1cc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d1be:	bf00      	nop
 800d1c0:	e004      	b.n	800d1cc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d1c2:	bf00      	nop
 800d1c4:	e002      	b.n	800d1cc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d1c6:	bf00      	nop
 800d1c8:	e000      	b.n	800d1cc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d1ca:	bf00      	nop
		}
	}

	return val;
 800d1cc:	697b      	ldr	r3, [r7, #20]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3718      	adds	r7, #24
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}

0800d1d6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d1d6:	b590      	push	{r4, r7, lr}
 800d1d8:	b089      	sub	sp, #36	; 0x24
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	60f8      	str	r0, [r7, #12]
 800d1de:	60b9      	str	r1, [r7, #8]
 800d1e0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d1e2:	2302      	movs	r3, #2
 800d1e4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	f240 8109 	bls.w	800d400 <put_fat+0x22a>
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	69db      	ldr	r3, [r3, #28]
 800d1f2:	68ba      	ldr	r2, [r7, #8]
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	f080 8103 	bcs.w	800d400 <put_fat+0x22a>
		switch (fs->fs_type) {
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	781b      	ldrb	r3, [r3, #0]
 800d1fe:	2b03      	cmp	r3, #3
 800d200:	f000 80b6 	beq.w	800d370 <put_fat+0x19a>
 800d204:	2b03      	cmp	r3, #3
 800d206:	f300 80fb 	bgt.w	800d400 <put_fat+0x22a>
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d003      	beq.n	800d216 <put_fat+0x40>
 800d20e:	2b02      	cmp	r3, #2
 800d210:	f000 8083 	beq.w	800d31a <put_fat+0x144>
 800d214:	e0f4      	b.n	800d400 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	61bb      	str	r3, [r7, #24]
 800d21a:	69bb      	ldr	r3, [r7, #24]
 800d21c:	085b      	lsrs	r3, r3, #1
 800d21e:	69ba      	ldr	r2, [r7, #24]
 800d220:	4413      	add	r3, r2
 800d222:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	899b      	ldrh	r3, [r3, #12]
 800d22c:	4619      	mov	r1, r3
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	fbb3 f3f1 	udiv	r3, r3, r1
 800d234:	4413      	add	r3, r2
 800d236:	4619      	mov	r1, r3
 800d238:	68f8      	ldr	r0, [r7, #12]
 800d23a:	f7ff fe3b 	bl	800ceb4 <move_window>
 800d23e:	4603      	mov	r3, r0
 800d240:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d242:	7ffb      	ldrb	r3, [r7, #31]
 800d244:	2b00      	cmp	r3, #0
 800d246:	f040 80d4 	bne.w	800d3f2 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d250:	69bb      	ldr	r3, [r7, #24]
 800d252:	1c5a      	adds	r2, r3, #1
 800d254:	61ba      	str	r2, [r7, #24]
 800d256:	68fa      	ldr	r2, [r7, #12]
 800d258:	8992      	ldrh	r2, [r2, #12]
 800d25a:	fbb3 f0f2 	udiv	r0, r3, r2
 800d25e:	fb00 f202 	mul.w	r2, r0, r2
 800d262:	1a9b      	subs	r3, r3, r2
 800d264:	440b      	add	r3, r1
 800d266:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	f003 0301 	and.w	r3, r3, #1
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d00d      	beq.n	800d28e <put_fat+0xb8>
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	b25b      	sxtb	r3, r3
 800d278:	f003 030f 	and.w	r3, r3, #15
 800d27c:	b25a      	sxtb	r2, r3
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	b2db      	uxtb	r3, r3
 800d282:	011b      	lsls	r3, r3, #4
 800d284:	b25b      	sxtb	r3, r3
 800d286:	4313      	orrs	r3, r2
 800d288:	b25b      	sxtb	r3, r3
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	e001      	b.n	800d292 <put_fat+0xbc>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	b2db      	uxtb	r3, r3
 800d292:	697a      	ldr	r2, [r7, #20]
 800d294:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	2201      	movs	r2, #1
 800d29a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	899b      	ldrh	r3, [r3, #12]
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	fbb3 f3f1 	udiv	r3, r3, r1
 800d2ac:	4413      	add	r3, r2
 800d2ae:	4619      	mov	r1, r3
 800d2b0:	68f8      	ldr	r0, [r7, #12]
 800d2b2:	f7ff fdff 	bl	800ceb4 <move_window>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d2ba:	7ffb      	ldrb	r3, [r7, #31]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	f040 809a 	bne.w	800d3f6 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	899b      	ldrh	r3, [r3, #12]
 800d2cc:	461a      	mov	r2, r3
 800d2ce:	69bb      	ldr	r3, [r7, #24]
 800d2d0:	fbb3 f0f2 	udiv	r0, r3, r2
 800d2d4:	fb00 f202 	mul.w	r2, r0, r2
 800d2d8:	1a9b      	subs	r3, r3, r2
 800d2da:	440b      	add	r3, r1
 800d2dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	f003 0301 	and.w	r3, r3, #1
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d003      	beq.n	800d2f0 <put_fat+0x11a>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	091b      	lsrs	r3, r3, #4
 800d2ec:	b2db      	uxtb	r3, r3
 800d2ee:	e00e      	b.n	800d30e <put_fat+0x138>
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	b25b      	sxtb	r3, r3
 800d2f6:	f023 030f 	bic.w	r3, r3, #15
 800d2fa:	b25a      	sxtb	r2, r3
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	0a1b      	lsrs	r3, r3, #8
 800d300:	b25b      	sxtb	r3, r3
 800d302:	f003 030f 	and.w	r3, r3, #15
 800d306:	b25b      	sxtb	r3, r3
 800d308:	4313      	orrs	r3, r2
 800d30a:	b25b      	sxtb	r3, r3
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	697a      	ldr	r2, [r7, #20]
 800d310:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2201      	movs	r2, #1
 800d316:	70da      	strb	r2, [r3, #3]
			break;
 800d318:	e072      	b.n	800d400 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	899b      	ldrh	r3, [r3, #12]
 800d322:	085b      	lsrs	r3, r3, #1
 800d324:	b29b      	uxth	r3, r3
 800d326:	4619      	mov	r1, r3
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d32e:	4413      	add	r3, r2
 800d330:	4619      	mov	r1, r3
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f7ff fdbe 	bl	800ceb4 <move_window>
 800d338:	4603      	mov	r3, r0
 800d33a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d33c:	7ffb      	ldrb	r3, [r7, #31]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d15b      	bne.n	800d3fa <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d348:	68bb      	ldr	r3, [r7, #8]
 800d34a:	005b      	lsls	r3, r3, #1
 800d34c:	68fa      	ldr	r2, [r7, #12]
 800d34e:	8992      	ldrh	r2, [r2, #12]
 800d350:	fbb3 f0f2 	udiv	r0, r3, r2
 800d354:	fb00 f202 	mul.w	r2, r0, r2
 800d358:	1a9b      	subs	r3, r3, r2
 800d35a:	440b      	add	r3, r1
 800d35c:	687a      	ldr	r2, [r7, #4]
 800d35e:	b292      	uxth	r2, r2
 800d360:	4611      	mov	r1, r2
 800d362:	4618      	mov	r0, r3
 800d364:	f7ff fb31 	bl	800c9ca <st_word>
			fs->wflag = 1;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	2201      	movs	r2, #1
 800d36c:	70da      	strb	r2, [r3, #3]
			break;
 800d36e:	e047      	b.n	800d400 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	899b      	ldrh	r3, [r3, #12]
 800d378:	089b      	lsrs	r3, r3, #2
 800d37a:	b29b      	uxth	r3, r3
 800d37c:	4619      	mov	r1, r3
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	fbb3 f3f1 	udiv	r3, r3, r1
 800d384:	4413      	add	r3, r2
 800d386:	4619      	mov	r1, r3
 800d388:	68f8      	ldr	r0, [r7, #12]
 800d38a:	f7ff fd93 	bl	800ceb4 <move_window>
 800d38e:	4603      	mov	r3, r0
 800d390:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d392:	7ffb      	ldrb	r3, [r7, #31]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d132      	bne.n	800d3fe <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	009b      	lsls	r3, r3, #2
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	8992      	ldrh	r2, [r2, #12]
 800d3ac:	fbb3 f0f2 	udiv	r0, r3, r2
 800d3b0:	fb00 f202 	mul.w	r2, r0, r2
 800d3b4:	1a9b      	subs	r3, r3, r2
 800d3b6:	440b      	add	r3, r1
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7ff fae3 	bl	800c984 <ld_dword>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d3c4:	4323      	orrs	r3, r4
 800d3c6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	009b      	lsls	r3, r3, #2
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	8992      	ldrh	r2, [r2, #12]
 800d3d6:	fbb3 f0f2 	udiv	r0, r3, r2
 800d3da:	fb00 f202 	mul.w	r2, r0, r2
 800d3de:	1a9b      	subs	r3, r3, r2
 800d3e0:	440b      	add	r3, r1
 800d3e2:	6879      	ldr	r1, [r7, #4]
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	f7ff fb0b 	bl	800ca00 <st_dword>
			fs->wflag = 1;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	70da      	strb	r2, [r3, #3]
			break;
 800d3f0:	e006      	b.n	800d400 <put_fat+0x22a>
			if (res != FR_OK) break;
 800d3f2:	bf00      	nop
 800d3f4:	e004      	b.n	800d400 <put_fat+0x22a>
			if (res != FR_OK) break;
 800d3f6:	bf00      	nop
 800d3f8:	e002      	b.n	800d400 <put_fat+0x22a>
			if (res != FR_OK) break;
 800d3fa:	bf00      	nop
 800d3fc:	e000      	b.n	800d400 <put_fat+0x22a>
			if (res != FR_OK) break;
 800d3fe:	bf00      	nop
		}
	}
	return res;
 800d400:	7ffb      	ldrb	r3, [r7, #31]
}
 800d402:	4618      	mov	r0, r3
 800d404:	3724      	adds	r7, #36	; 0x24
 800d406:	46bd      	mov	sp, r7
 800d408:	bd90      	pop	{r4, r7, pc}

0800d40a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d40a:	b580      	push	{r7, lr}
 800d40c:	b088      	sub	sp, #32
 800d40e:	af00      	add	r7, sp, #0
 800d410:	60f8      	str	r0, [r7, #12]
 800d412:	60b9      	str	r1, [r7, #8]
 800d414:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d416:	2300      	movs	r3, #0
 800d418:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d420:	68bb      	ldr	r3, [r7, #8]
 800d422:	2b01      	cmp	r3, #1
 800d424:	d904      	bls.n	800d430 <remove_chain+0x26>
 800d426:	69bb      	ldr	r3, [r7, #24]
 800d428:	69db      	ldr	r3, [r3, #28]
 800d42a:	68ba      	ldr	r2, [r7, #8]
 800d42c:	429a      	cmp	r2, r3
 800d42e:	d301      	bcc.n	800d434 <remove_chain+0x2a>
 800d430:	2302      	movs	r3, #2
 800d432:	e04b      	b.n	800d4cc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d00c      	beq.n	800d454 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d43a:	f04f 32ff 	mov.w	r2, #4294967295
 800d43e:	6879      	ldr	r1, [r7, #4]
 800d440:	69b8      	ldr	r0, [r7, #24]
 800d442:	f7ff fec8 	bl	800d1d6 <put_fat>
 800d446:	4603      	mov	r3, r0
 800d448:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d44a:	7ffb      	ldrb	r3, [r7, #31]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d001      	beq.n	800d454 <remove_chain+0x4a>
 800d450:	7ffb      	ldrb	r3, [r7, #31]
 800d452:	e03b      	b.n	800d4cc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d454:	68b9      	ldr	r1, [r7, #8]
 800d456:	68f8      	ldr	r0, [r7, #12]
 800d458:	f7ff fde9 	bl	800d02e <get_fat>
 800d45c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d031      	beq.n	800d4c8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	2b01      	cmp	r3, #1
 800d468:	d101      	bne.n	800d46e <remove_chain+0x64>
 800d46a:	2302      	movs	r3, #2
 800d46c:	e02e      	b.n	800d4cc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d474:	d101      	bne.n	800d47a <remove_chain+0x70>
 800d476:	2301      	movs	r3, #1
 800d478:	e028      	b.n	800d4cc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d47a:	2200      	movs	r2, #0
 800d47c:	68b9      	ldr	r1, [r7, #8]
 800d47e:	69b8      	ldr	r0, [r7, #24]
 800d480:	f7ff fea9 	bl	800d1d6 <put_fat>
 800d484:	4603      	mov	r3, r0
 800d486:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d488:	7ffb      	ldrb	r3, [r7, #31]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <remove_chain+0x88>
 800d48e:	7ffb      	ldrb	r3, [r7, #31]
 800d490:	e01c      	b.n	800d4cc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d492:	69bb      	ldr	r3, [r7, #24]
 800d494:	699a      	ldr	r2, [r3, #24]
 800d496:	69bb      	ldr	r3, [r7, #24]
 800d498:	69db      	ldr	r3, [r3, #28]
 800d49a:	3b02      	subs	r3, #2
 800d49c:	429a      	cmp	r2, r3
 800d49e:	d20b      	bcs.n	800d4b8 <remove_chain+0xae>
			fs->free_clst++;
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	699b      	ldr	r3, [r3, #24]
 800d4a4:	1c5a      	adds	r2, r3, #1
 800d4a6:	69bb      	ldr	r3, [r7, #24]
 800d4a8:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800d4aa:	69bb      	ldr	r3, [r7, #24]
 800d4ac:	791b      	ldrb	r3, [r3, #4]
 800d4ae:	f043 0301 	orr.w	r3, r3, #1
 800d4b2:	b2da      	uxtb	r2, r3
 800d4b4:	69bb      	ldr	r3, [r7, #24]
 800d4b6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d4b8:	697b      	ldr	r3, [r7, #20]
 800d4ba:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	69db      	ldr	r3, [r3, #28]
 800d4c0:	68ba      	ldr	r2, [r7, #8]
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d3c6      	bcc.n	800d454 <remove_chain+0x4a>
 800d4c6:	e000      	b.n	800d4ca <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d4c8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d4ca:	2300      	movs	r3, #0
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3720      	adds	r7, #32
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}

0800d4d4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b088      	sub	sp, #32
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d10d      	bne.n	800d506 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d4ea:	693b      	ldr	r3, [r7, #16]
 800d4ec:	695b      	ldr	r3, [r3, #20]
 800d4ee:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d4f0:	69bb      	ldr	r3, [r7, #24]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d004      	beq.n	800d500 <create_chain+0x2c>
 800d4f6:	693b      	ldr	r3, [r7, #16]
 800d4f8:	69db      	ldr	r3, [r3, #28]
 800d4fa:	69ba      	ldr	r2, [r7, #24]
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d31b      	bcc.n	800d538 <create_chain+0x64>
 800d500:	2301      	movs	r3, #1
 800d502:	61bb      	str	r3, [r7, #24]
 800d504:	e018      	b.n	800d538 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d506:	6839      	ldr	r1, [r7, #0]
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f7ff fd90 	bl	800d02e <get_fat>
 800d50e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	2b01      	cmp	r3, #1
 800d514:	d801      	bhi.n	800d51a <create_chain+0x46>
 800d516:	2301      	movs	r3, #1
 800d518:	e070      	b.n	800d5fc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d520:	d101      	bne.n	800d526 <create_chain+0x52>
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	e06a      	b.n	800d5fc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d526:	693b      	ldr	r3, [r7, #16]
 800d528:	69db      	ldr	r3, [r3, #28]
 800d52a:	68fa      	ldr	r2, [r7, #12]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d201      	bcs.n	800d534 <create_chain+0x60>
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	e063      	b.n	800d5fc <create_chain+0x128>
		scl = clst;
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d53c:	69fb      	ldr	r3, [r7, #28]
 800d53e:	3301      	adds	r3, #1
 800d540:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	69db      	ldr	r3, [r3, #28]
 800d546:	69fa      	ldr	r2, [r7, #28]
 800d548:	429a      	cmp	r2, r3
 800d54a:	d307      	bcc.n	800d55c <create_chain+0x88>
				ncl = 2;
 800d54c:	2302      	movs	r3, #2
 800d54e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d550:	69fa      	ldr	r2, [r7, #28]
 800d552:	69bb      	ldr	r3, [r7, #24]
 800d554:	429a      	cmp	r2, r3
 800d556:	d901      	bls.n	800d55c <create_chain+0x88>
 800d558:	2300      	movs	r3, #0
 800d55a:	e04f      	b.n	800d5fc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d55c:	69f9      	ldr	r1, [r7, #28]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f7ff fd65 	bl	800d02e <get_fat>
 800d564:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d00e      	beq.n	800d58a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	2b01      	cmp	r3, #1
 800d570:	d003      	beq.n	800d57a <create_chain+0xa6>
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d578:	d101      	bne.n	800d57e <create_chain+0xaa>
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	e03e      	b.n	800d5fc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d57e:	69fa      	ldr	r2, [r7, #28]
 800d580:	69bb      	ldr	r3, [r7, #24]
 800d582:	429a      	cmp	r2, r3
 800d584:	d1da      	bne.n	800d53c <create_chain+0x68>
 800d586:	2300      	movs	r3, #0
 800d588:	e038      	b.n	800d5fc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d58a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d58c:	f04f 32ff 	mov.w	r2, #4294967295
 800d590:	69f9      	ldr	r1, [r7, #28]
 800d592:	6938      	ldr	r0, [r7, #16]
 800d594:	f7ff fe1f 	bl	800d1d6 <put_fat>
 800d598:	4603      	mov	r3, r0
 800d59a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d59c:	7dfb      	ldrb	r3, [r7, #23]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d109      	bne.n	800d5b6 <create_chain+0xe2>
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d006      	beq.n	800d5b6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d5a8:	69fa      	ldr	r2, [r7, #28]
 800d5aa:	6839      	ldr	r1, [r7, #0]
 800d5ac:	6938      	ldr	r0, [r7, #16]
 800d5ae:	f7ff fe12 	bl	800d1d6 <put_fat>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d5b6:	7dfb      	ldrb	r3, [r7, #23]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d116      	bne.n	800d5ea <create_chain+0x116>
		fs->last_clst = ncl;
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	69fa      	ldr	r2, [r7, #28]
 800d5c0:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d5c2:	693b      	ldr	r3, [r7, #16]
 800d5c4:	699a      	ldr	r2, [r3, #24]
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	69db      	ldr	r3, [r3, #28]
 800d5ca:	3b02      	subs	r3, #2
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	d804      	bhi.n	800d5da <create_chain+0x106>
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	699b      	ldr	r3, [r3, #24]
 800d5d4:	1e5a      	subs	r2, r3, #1
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	791b      	ldrb	r3, [r3, #4]
 800d5de:	f043 0301 	orr.w	r3, r3, #1
 800d5e2:	b2da      	uxtb	r2, r3
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	711a      	strb	r2, [r3, #4]
 800d5e8:	e007      	b.n	800d5fa <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d5ea:	7dfb      	ldrb	r3, [r7, #23]
 800d5ec:	2b01      	cmp	r3, #1
 800d5ee:	d102      	bne.n	800d5f6 <create_chain+0x122>
 800d5f0:	f04f 33ff 	mov.w	r3, #4294967295
 800d5f4:	e000      	b.n	800d5f8 <create_chain+0x124>
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d5fa:	69fb      	ldr	r3, [r7, #28]
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	3720      	adds	r7, #32
 800d600:	46bd      	mov	sp, r7
 800d602:	bd80      	pop	{r7, pc}

0800d604 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d604:	b480      	push	{r7}
 800d606:	b087      	sub	sp, #28
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
 800d60c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d618:	3304      	adds	r3, #4
 800d61a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	899b      	ldrh	r3, [r3, #12]
 800d620:	461a      	mov	r2, r3
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	fbb3 f3f2 	udiv	r3, r3, r2
 800d628:	68fa      	ldr	r2, [r7, #12]
 800d62a:	8952      	ldrh	r2, [r2, #10]
 800d62c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d630:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	1d1a      	adds	r2, r3, #4
 800d636:	613a      	str	r2, [r7, #16]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d101      	bne.n	800d646 <clmt_clust+0x42>
 800d642:	2300      	movs	r3, #0
 800d644:	e010      	b.n	800d668 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800d646:	697a      	ldr	r2, [r7, #20]
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d307      	bcc.n	800d65e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800d64e:	697a      	ldr	r2, [r7, #20]
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	1ad3      	subs	r3, r2, r3
 800d654:	617b      	str	r3, [r7, #20]
 800d656:	693b      	ldr	r3, [r7, #16]
 800d658:	3304      	adds	r3, #4
 800d65a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d65c:	e7e9      	b.n	800d632 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800d65e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	697b      	ldr	r3, [r7, #20]
 800d666:	4413      	add	r3, r2
}
 800d668:	4618      	mov	r0, r3
 800d66a:	371c      	adds	r7, #28
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr

0800d674 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b086      	sub	sp, #24
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
 800d67c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d68a:	d204      	bcs.n	800d696 <dir_sdi+0x22>
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	f003 031f 	and.w	r3, r3, #31
 800d692:	2b00      	cmp	r3, #0
 800d694:	d001      	beq.n	800d69a <dir_sdi+0x26>
		return FR_INT_ERR;
 800d696:	2302      	movs	r3, #2
 800d698:	e071      	b.n	800d77e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	683a      	ldr	r2, [r7, #0]
 800d69e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	689b      	ldr	r3, [r3, #8]
 800d6a4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d106      	bne.n	800d6ba <dir_sdi+0x46>
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	2b02      	cmp	r3, #2
 800d6b2:	d902      	bls.n	800d6ba <dir_sdi+0x46>
		clst = fs->dirbase;
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6b8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d6ba:	697b      	ldr	r3, [r7, #20]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d10c      	bne.n	800d6da <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	095b      	lsrs	r3, r3, #5
 800d6c4:	693a      	ldr	r2, [r7, #16]
 800d6c6:	8912      	ldrh	r2, [r2, #8]
 800d6c8:	4293      	cmp	r3, r2
 800d6ca:	d301      	bcc.n	800d6d0 <dir_sdi+0x5c>
 800d6cc:	2302      	movs	r3, #2
 800d6ce:	e056      	b.n	800d77e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800d6d0:	693b      	ldr	r3, [r7, #16]
 800d6d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	61da      	str	r2, [r3, #28]
 800d6d8:	e02d      	b.n	800d736 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	895b      	ldrh	r3, [r3, #10]
 800d6de:	461a      	mov	r2, r3
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	899b      	ldrh	r3, [r3, #12]
 800d6e4:	fb02 f303 	mul.w	r3, r2, r3
 800d6e8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d6ea:	e019      	b.n	800d720 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6979      	ldr	r1, [r7, #20]
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f7ff fc9c 	bl	800d02e <get_fat>
 800d6f6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6fe:	d101      	bne.n	800d704 <dir_sdi+0x90>
 800d700:	2301      	movs	r3, #1
 800d702:	e03c      	b.n	800d77e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	2b01      	cmp	r3, #1
 800d708:	d904      	bls.n	800d714 <dir_sdi+0xa0>
 800d70a:	693b      	ldr	r3, [r7, #16]
 800d70c:	69db      	ldr	r3, [r3, #28]
 800d70e:	697a      	ldr	r2, [r7, #20]
 800d710:	429a      	cmp	r2, r3
 800d712:	d301      	bcc.n	800d718 <dir_sdi+0xa4>
 800d714:	2302      	movs	r3, #2
 800d716:	e032      	b.n	800d77e <dir_sdi+0x10a>
			ofs -= csz;
 800d718:	683a      	ldr	r2, [r7, #0]
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	1ad3      	subs	r3, r2, r3
 800d71e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d720:	683a      	ldr	r2, [r7, #0]
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	429a      	cmp	r2, r3
 800d726:	d2e1      	bcs.n	800d6ec <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800d728:	6979      	ldr	r1, [r7, #20]
 800d72a:	6938      	ldr	r0, [r7, #16]
 800d72c:	f7ff fc60 	bl	800cff0 <clust2sect>
 800d730:	4602      	mov	r2, r0
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	697a      	ldr	r2, [r7, #20]
 800d73a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	69db      	ldr	r3, [r3, #28]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d101      	bne.n	800d748 <dir_sdi+0xd4>
 800d744:	2302      	movs	r3, #2
 800d746:	e01a      	b.n	800d77e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	69da      	ldr	r2, [r3, #28]
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	899b      	ldrh	r3, [r3, #12]
 800d750:	4619      	mov	r1, r3
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	fbb3 f3f1 	udiv	r3, r3, r1
 800d758:	441a      	add	r2, r3
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	899b      	ldrh	r3, [r3, #12]
 800d768:	461a      	mov	r2, r3
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	fbb3 f0f2 	udiv	r0, r3, r2
 800d770:	fb00 f202 	mul.w	r2, r0, r2
 800d774:	1a9b      	subs	r3, r3, r2
 800d776:	18ca      	adds	r2, r1, r3
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d77c:	2300      	movs	r3, #0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3718      	adds	r7, #24
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}

0800d786 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d786:	b580      	push	{r7, lr}
 800d788:	b086      	sub	sp, #24
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	6078      	str	r0, [r7, #4]
 800d78e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	695b      	ldr	r3, [r3, #20]
 800d79a:	3320      	adds	r3, #32
 800d79c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	69db      	ldr	r3, [r3, #28]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d003      	beq.n	800d7ae <dir_next+0x28>
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d7ac:	d301      	bcc.n	800d7b2 <dir_next+0x2c>
 800d7ae:	2304      	movs	r3, #4
 800d7b0:	e0bb      	b.n	800d92a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	899b      	ldrh	r3, [r3, #12]
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	68bb      	ldr	r3, [r7, #8]
 800d7ba:	fbb3 f1f2 	udiv	r1, r3, r2
 800d7be:	fb01 f202 	mul.w	r2, r1, r2
 800d7c2:	1a9b      	subs	r3, r3, r2
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	f040 809d 	bne.w	800d904 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	69db      	ldr	r3, [r3, #28]
 800d7ce:	1c5a      	adds	r2, r3, #1
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	699b      	ldr	r3, [r3, #24]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10b      	bne.n	800d7f4 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	095b      	lsrs	r3, r3, #5
 800d7e0:	68fa      	ldr	r2, [r7, #12]
 800d7e2:	8912      	ldrh	r2, [r2, #8]
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	f0c0 808d 	bcc.w	800d904 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	61da      	str	r2, [r3, #28]
 800d7f0:	2304      	movs	r3, #4
 800d7f2:	e09a      	b.n	800d92a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	899b      	ldrh	r3, [r3, #12]
 800d7f8:	461a      	mov	r2, r3
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800d800:	68fa      	ldr	r2, [r7, #12]
 800d802:	8952      	ldrh	r2, [r2, #10]
 800d804:	3a01      	subs	r2, #1
 800d806:	4013      	ands	r3, r2
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d17b      	bne.n	800d904 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d80c:	687a      	ldr	r2, [r7, #4]
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	4619      	mov	r1, r3
 800d814:	4610      	mov	r0, r2
 800d816:	f7ff fc0a 	bl	800d02e <get_fat>
 800d81a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d801      	bhi.n	800d826 <dir_next+0xa0>
 800d822:	2302      	movs	r3, #2
 800d824:	e081      	b.n	800d92a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d82c:	d101      	bne.n	800d832 <dir_next+0xac>
 800d82e:	2301      	movs	r3, #1
 800d830:	e07b      	b.n	800d92a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	69db      	ldr	r3, [r3, #28]
 800d836:	697a      	ldr	r2, [r7, #20]
 800d838:	429a      	cmp	r2, r3
 800d83a:	d359      	bcc.n	800d8f0 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d104      	bne.n	800d84c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2200      	movs	r2, #0
 800d846:	61da      	str	r2, [r3, #28]
 800d848:	2304      	movs	r3, #4
 800d84a:	e06e      	b.n	800d92a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d84c:	687a      	ldr	r2, [r7, #4]
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	699b      	ldr	r3, [r3, #24]
 800d852:	4619      	mov	r1, r3
 800d854:	4610      	mov	r0, r2
 800d856:	f7ff fe3d 	bl	800d4d4 <create_chain>
 800d85a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d101      	bne.n	800d866 <dir_next+0xe0>
 800d862:	2307      	movs	r3, #7
 800d864:	e061      	b.n	800d92a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	2b01      	cmp	r3, #1
 800d86a:	d101      	bne.n	800d870 <dir_next+0xea>
 800d86c:	2302      	movs	r3, #2
 800d86e:	e05c      	b.n	800d92a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d876:	d101      	bne.n	800d87c <dir_next+0xf6>
 800d878:	2301      	movs	r3, #1
 800d87a:	e056      	b.n	800d92a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d87c:	68f8      	ldr	r0, [r7, #12]
 800d87e:	f7ff fad5 	bl	800ce2c <sync_window>
 800d882:	4603      	mov	r3, r0
 800d884:	2b00      	cmp	r3, #0
 800d886:	d001      	beq.n	800d88c <dir_next+0x106>
 800d888:	2301      	movs	r3, #1
 800d88a:	e04e      	b.n	800d92a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	899b      	ldrh	r3, [r3, #12]
 800d896:	461a      	mov	r2, r3
 800d898:	2100      	movs	r1, #0
 800d89a:	f7ff f8fe 	bl	800ca9a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d89e:	2300      	movs	r3, #0
 800d8a0:	613b      	str	r3, [r7, #16]
 800d8a2:	6979      	ldr	r1, [r7, #20]
 800d8a4:	68f8      	ldr	r0, [r7, #12]
 800d8a6:	f7ff fba3 	bl	800cff0 <clust2sect>
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	635a      	str	r2, [r3, #52]	; 0x34
 800d8b0:	e012      	b.n	800d8d8 <dir_next+0x152>
						fs->wflag = 1;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2201      	movs	r2, #1
 800d8b6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d8b8:	68f8      	ldr	r0, [r7, #12]
 800d8ba:	f7ff fab7 	bl	800ce2c <sync_window>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d001      	beq.n	800d8c8 <dir_next+0x142>
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	e030      	b.n	800d92a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	3301      	adds	r3, #1
 800d8cc:	613b      	str	r3, [r7, #16]
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8d2:	1c5a      	adds	r2, r3, #1
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	635a      	str	r2, [r3, #52]	; 0x34
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	895b      	ldrh	r3, [r3, #10]
 800d8dc:	461a      	mov	r2, r3
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d3e6      	bcc.n	800d8b2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	1ad2      	subs	r2, r2, r3
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	697a      	ldr	r2, [r7, #20]
 800d8f4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d8f6:	6979      	ldr	r1, [r7, #20]
 800d8f8:	68f8      	ldr	r0, [r7, #12]
 800d8fa:	f7ff fb79 	bl	800cff0 <clust2sect>
 800d8fe:	4602      	mov	r2, r0
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	68ba      	ldr	r2, [r7, #8]
 800d908:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	899b      	ldrh	r3, [r3, #12]
 800d914:	461a      	mov	r2, r3
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	fbb3 f0f2 	udiv	r0, r3, r2
 800d91c:	fb00 f202 	mul.w	r2, r0, r2
 800d920:	1a9b      	subs	r3, r3, r2
 800d922:	18ca      	adds	r2, r1, r3
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d928:	2300      	movs	r3, #0
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3718      	adds	r7, #24
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}

0800d932 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d932:	b580      	push	{r7, lr}
 800d934:	b086      	sub	sp, #24
 800d936:	af00      	add	r7, sp, #0
 800d938:	6078      	str	r0, [r7, #4]
 800d93a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d942:	2100      	movs	r1, #0
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f7ff fe95 	bl	800d674 <dir_sdi>
 800d94a:	4603      	mov	r3, r0
 800d94c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d94e:	7dfb      	ldrb	r3, [r7, #23]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d12b      	bne.n	800d9ac <dir_alloc+0x7a>
		n = 0;
 800d954:	2300      	movs	r3, #0
 800d956:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	69db      	ldr	r3, [r3, #28]
 800d95c:	4619      	mov	r1, r3
 800d95e:	68f8      	ldr	r0, [r7, #12]
 800d960:	f7ff faa8 	bl	800ceb4 <move_window>
 800d964:	4603      	mov	r3, r0
 800d966:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d968:	7dfb      	ldrb	r3, [r7, #23]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d11d      	bne.n	800d9aa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6a1b      	ldr	r3, [r3, #32]
 800d972:	781b      	ldrb	r3, [r3, #0]
 800d974:	2be5      	cmp	r3, #229	; 0xe5
 800d976:	d004      	beq.n	800d982 <dir_alloc+0x50>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	6a1b      	ldr	r3, [r3, #32]
 800d97c:	781b      	ldrb	r3, [r3, #0]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d107      	bne.n	800d992 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	3301      	adds	r3, #1
 800d986:	613b      	str	r3, [r7, #16]
 800d988:	693a      	ldr	r2, [r7, #16]
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d102      	bne.n	800d996 <dir_alloc+0x64>
 800d990:	e00c      	b.n	800d9ac <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d992:	2300      	movs	r3, #0
 800d994:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d996:	2101      	movs	r1, #1
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f7ff fef4 	bl	800d786 <dir_next>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d9a2:	7dfb      	ldrb	r3, [r7, #23]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d0d7      	beq.n	800d958 <dir_alloc+0x26>
 800d9a8:	e000      	b.n	800d9ac <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d9aa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d9ac:	7dfb      	ldrb	r3, [r7, #23]
 800d9ae:	2b04      	cmp	r3, #4
 800d9b0:	d101      	bne.n	800d9b6 <dir_alloc+0x84>
 800d9b2:	2307      	movs	r3, #7
 800d9b4:	75fb      	strb	r3, [r7, #23]
	return res;
 800d9b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3718      	adds	r7, #24
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b084      	sub	sp, #16
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	331a      	adds	r3, #26
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7fe ffc0 	bl	800c954 <ld_word>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	781b      	ldrb	r3, [r3, #0]
 800d9dc:	2b03      	cmp	r3, #3
 800d9de:	d109      	bne.n	800d9f4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	3314      	adds	r3, #20
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7fe ffb5 	bl	800c954 <ld_word>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	041b      	lsls	r3, r3, #16
 800d9ee:	68fa      	ldr	r2, [r7, #12]
 800d9f0:	4313      	orrs	r3, r2
 800d9f2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3710      	adds	r7, #16
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}

0800d9fe <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b084      	sub	sp, #16
 800da02:	af00      	add	r7, sp, #0
 800da04:	60f8      	str	r0, [r7, #12]
 800da06:	60b9      	str	r1, [r7, #8]
 800da08:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	331a      	adds	r3, #26
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	b292      	uxth	r2, r2
 800da12:	4611      	mov	r1, r2
 800da14:	4618      	mov	r0, r3
 800da16:	f7fe ffd8 	bl	800c9ca <st_word>
	if (fs->fs_type == FS_FAT32) {
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	781b      	ldrb	r3, [r3, #0]
 800da1e:	2b03      	cmp	r3, #3
 800da20:	d109      	bne.n	800da36 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800da22:	68bb      	ldr	r3, [r7, #8]
 800da24:	f103 0214 	add.w	r2, r3, #20
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	0c1b      	lsrs	r3, r3, #16
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	4619      	mov	r1, r3
 800da30:	4610      	mov	r0, r2
 800da32:	f7fe ffca 	bl	800c9ca <st_word>
	}
}
 800da36:	bf00      	nop
 800da38:	3710      	adds	r7, #16
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
	...

0800da40 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800da40:	b590      	push	{r4, r7, lr}
 800da42:	b087      	sub	sp, #28
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
 800da48:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	331a      	adds	r3, #26
 800da4e:	4618      	mov	r0, r3
 800da50:	f7fe ff80 	bl	800c954 <ld_word>
 800da54:	4603      	mov	r3, r0
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <cmp_lfn+0x1e>
 800da5a:	2300      	movs	r3, #0
 800da5c:	e059      	b.n	800db12 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da66:	1e5a      	subs	r2, r3, #1
 800da68:	4613      	mov	r3, r2
 800da6a:	005b      	lsls	r3, r3, #1
 800da6c:	4413      	add	r3, r2
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	4413      	add	r3, r2
 800da72:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800da74:	2301      	movs	r3, #1
 800da76:	81fb      	strh	r3, [r7, #14]
 800da78:	2300      	movs	r3, #0
 800da7a:	613b      	str	r3, [r7, #16]
 800da7c:	e033      	b.n	800dae6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800da7e:	4a27      	ldr	r2, [pc, #156]	; (800db1c <cmp_lfn+0xdc>)
 800da80:	693b      	ldr	r3, [r7, #16]
 800da82:	4413      	add	r3, r2
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	461a      	mov	r2, r3
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	4413      	add	r3, r2
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fe ff61 	bl	800c954 <ld_word>
 800da92:	4603      	mov	r3, r0
 800da94:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800da96:	89fb      	ldrh	r3, [r7, #14]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d01a      	beq.n	800dad2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800da9c:	697b      	ldr	r3, [r7, #20]
 800da9e:	2bfe      	cmp	r3, #254	; 0xfe
 800daa0:	d812      	bhi.n	800dac8 <cmp_lfn+0x88>
 800daa2:	89bb      	ldrh	r3, [r7, #12]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f001 ffc3 	bl	800fa30 <ff_wtoupper>
 800daaa:	4603      	mov	r3, r0
 800daac:	461c      	mov	r4, r3
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	1c5a      	adds	r2, r3, #1
 800dab2:	617a      	str	r2, [r7, #20]
 800dab4:	005b      	lsls	r3, r3, #1
 800dab6:	687a      	ldr	r2, [r7, #4]
 800dab8:	4413      	add	r3, r2
 800daba:	881b      	ldrh	r3, [r3, #0]
 800dabc:	4618      	mov	r0, r3
 800dabe:	f001 ffb7 	bl	800fa30 <ff_wtoupper>
 800dac2:	4603      	mov	r3, r0
 800dac4:	429c      	cmp	r4, r3
 800dac6:	d001      	beq.n	800dacc <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800dac8:	2300      	movs	r3, #0
 800daca:	e022      	b.n	800db12 <cmp_lfn+0xd2>
			}
			wc = uc;
 800dacc:	89bb      	ldrh	r3, [r7, #12]
 800dace:	81fb      	strh	r3, [r7, #14]
 800dad0:	e006      	b.n	800dae0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800dad2:	89bb      	ldrh	r3, [r7, #12]
 800dad4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dad8:	4293      	cmp	r3, r2
 800dada:	d001      	beq.n	800dae0 <cmp_lfn+0xa0>
 800dadc:	2300      	movs	r3, #0
 800dade:	e018      	b.n	800db12 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dae0:	693b      	ldr	r3, [r7, #16]
 800dae2:	3301      	adds	r3, #1
 800dae4:	613b      	str	r3, [r7, #16]
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	2b0c      	cmp	r3, #12
 800daea:	d9c8      	bls.n	800da7e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	781b      	ldrb	r3, [r3, #0]
 800daf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d00b      	beq.n	800db10 <cmp_lfn+0xd0>
 800daf8:	89fb      	ldrh	r3, [r7, #14]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d008      	beq.n	800db10 <cmp_lfn+0xd0>
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	005b      	lsls	r3, r3, #1
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	4413      	add	r3, r2
 800db06:	881b      	ldrh	r3, [r3, #0]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d001      	beq.n	800db10 <cmp_lfn+0xd0>
 800db0c:	2300      	movs	r3, #0
 800db0e:	e000      	b.n	800db12 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800db10:	2301      	movs	r3, #1
}
 800db12:	4618      	mov	r0, r3
 800db14:	371c      	adds	r7, #28
 800db16:	46bd      	mov	sp, r7
 800db18:	bd90      	pop	{r4, r7, pc}
 800db1a:	bf00      	nop
 800db1c:	08015520 	.word	0x08015520

0800db20 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b088      	sub	sp, #32
 800db24:	af00      	add	r7, sp, #0
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	60b9      	str	r1, [r7, #8]
 800db2a:	4611      	mov	r1, r2
 800db2c:	461a      	mov	r2, r3
 800db2e:	460b      	mov	r3, r1
 800db30:	71fb      	strb	r3, [r7, #7]
 800db32:	4613      	mov	r3, r2
 800db34:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	330d      	adds	r3, #13
 800db3a:	79ba      	ldrb	r2, [r7, #6]
 800db3c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	330b      	adds	r3, #11
 800db42:	220f      	movs	r2, #15
 800db44:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	330c      	adds	r3, #12
 800db4a:	2200      	movs	r2, #0
 800db4c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	331a      	adds	r3, #26
 800db52:	2100      	movs	r1, #0
 800db54:	4618      	mov	r0, r3
 800db56:	f7fe ff38 	bl	800c9ca <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800db5a:	79fb      	ldrb	r3, [r7, #7]
 800db5c:	1e5a      	subs	r2, r3, #1
 800db5e:	4613      	mov	r3, r2
 800db60:	005b      	lsls	r3, r3, #1
 800db62:	4413      	add	r3, r2
 800db64:	009b      	lsls	r3, r3, #2
 800db66:	4413      	add	r3, r2
 800db68:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800db6a:	2300      	movs	r3, #0
 800db6c:	82fb      	strh	r3, [r7, #22]
 800db6e:	2300      	movs	r3, #0
 800db70:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800db72:	8afb      	ldrh	r3, [r7, #22]
 800db74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db78:	4293      	cmp	r3, r2
 800db7a:	d007      	beq.n	800db8c <put_lfn+0x6c>
 800db7c:	69fb      	ldr	r3, [r7, #28]
 800db7e:	1c5a      	adds	r2, r3, #1
 800db80:	61fa      	str	r2, [r7, #28]
 800db82:	005b      	lsls	r3, r3, #1
 800db84:	68fa      	ldr	r2, [r7, #12]
 800db86:	4413      	add	r3, r2
 800db88:	881b      	ldrh	r3, [r3, #0]
 800db8a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800db8c:	4a17      	ldr	r2, [pc, #92]	; (800dbec <put_lfn+0xcc>)
 800db8e:	69bb      	ldr	r3, [r7, #24]
 800db90:	4413      	add	r3, r2
 800db92:	781b      	ldrb	r3, [r3, #0]
 800db94:	461a      	mov	r2, r3
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	4413      	add	r3, r2
 800db9a:	8afa      	ldrh	r2, [r7, #22]
 800db9c:	4611      	mov	r1, r2
 800db9e:	4618      	mov	r0, r3
 800dba0:	f7fe ff13 	bl	800c9ca <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800dba4:	8afb      	ldrh	r3, [r7, #22]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d102      	bne.n	800dbb0 <put_lfn+0x90>
 800dbaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dbae:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800dbb0:	69bb      	ldr	r3, [r7, #24]
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	61bb      	str	r3, [r7, #24]
 800dbb6:	69bb      	ldr	r3, [r7, #24]
 800dbb8:	2b0c      	cmp	r3, #12
 800dbba:	d9da      	bls.n	800db72 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800dbbc:	8afb      	ldrh	r3, [r7, #22]
 800dbbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d006      	beq.n	800dbd4 <put_lfn+0xb4>
 800dbc6:	69fb      	ldr	r3, [r7, #28]
 800dbc8:	005b      	lsls	r3, r3, #1
 800dbca:	68fa      	ldr	r2, [r7, #12]
 800dbcc:	4413      	add	r3, r2
 800dbce:	881b      	ldrh	r3, [r3, #0]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d103      	bne.n	800dbdc <put_lfn+0xbc>
 800dbd4:	79fb      	ldrb	r3, [r7, #7]
 800dbd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbda:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	79fa      	ldrb	r2, [r7, #7]
 800dbe0:	701a      	strb	r2, [r3, #0]
}
 800dbe2:	bf00      	nop
 800dbe4:	3720      	adds	r7, #32
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}
 800dbea:	bf00      	nop
 800dbec:	08015520 	.word	0x08015520

0800dbf0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b08c      	sub	sp, #48	; 0x30
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	60f8      	str	r0, [r7, #12]
 800dbf8:	60b9      	str	r1, [r7, #8]
 800dbfa:	607a      	str	r2, [r7, #4]
 800dbfc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800dbfe:	220b      	movs	r2, #11
 800dc00:	68b9      	ldr	r1, [r7, #8]
 800dc02:	68f8      	ldr	r0, [r7, #12]
 800dc04:	f7fe ff28 	bl	800ca58 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	2b05      	cmp	r3, #5
 800dc0c:	d92b      	bls.n	800dc66 <gen_numname+0x76>
		sr = seq;
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800dc12:	e022      	b.n	800dc5a <gen_numname+0x6a>
			wc = *lfn++;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	1c9a      	adds	r2, r3, #2
 800dc18:	607a      	str	r2, [r7, #4]
 800dc1a:	881b      	ldrh	r3, [r3, #0]
 800dc1c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800dc1e:	2300      	movs	r3, #0
 800dc20:	62bb      	str	r3, [r7, #40]	; 0x28
 800dc22:	e017      	b.n	800dc54 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800dc24:	69fb      	ldr	r3, [r7, #28]
 800dc26:	005a      	lsls	r2, r3, #1
 800dc28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dc2a:	f003 0301 	and.w	r3, r3, #1
 800dc2e:	4413      	add	r3, r2
 800dc30:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800dc32:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dc34:	085b      	lsrs	r3, r3, #1
 800dc36:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800dc38:	69fb      	ldr	r3, [r7, #28]
 800dc3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d005      	beq.n	800dc4e <gen_numname+0x5e>
 800dc42:	69fb      	ldr	r3, [r7, #28]
 800dc44:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800dc48:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800dc4c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800dc4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc50:	3301      	adds	r3, #1
 800dc52:	62bb      	str	r3, [r7, #40]	; 0x28
 800dc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc56:	2b0f      	cmp	r3, #15
 800dc58:	d9e4      	bls.n	800dc24 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	881b      	ldrh	r3, [r3, #0]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d1d8      	bne.n	800dc14 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800dc62:	69fb      	ldr	r3, [r7, #28]
 800dc64:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800dc66:	2307      	movs	r3, #7
 800dc68:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	f003 030f 	and.w	r3, r3, #15
 800dc72:	b2db      	uxtb	r3, r3
 800dc74:	3330      	adds	r3, #48	; 0x30
 800dc76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800dc7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc7e:	2b39      	cmp	r3, #57	; 0x39
 800dc80:	d904      	bls.n	800dc8c <gen_numname+0x9c>
 800dc82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc86:	3307      	adds	r3, #7
 800dc88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800dc8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc8e:	1e5a      	subs	r2, r3, #1
 800dc90:	62ba      	str	r2, [r7, #40]	; 0x28
 800dc92:	3330      	adds	r3, #48	; 0x30
 800dc94:	443b      	add	r3, r7
 800dc96:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800dc9a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	091b      	lsrs	r3, r3, #4
 800dca2:	603b      	str	r3, [r7, #0]
	} while (seq);
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d1df      	bne.n	800dc6a <gen_numname+0x7a>
	ns[i] = '~';
 800dcaa:	f107 0214 	add.w	r2, r7, #20
 800dcae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcb0:	4413      	add	r3, r2
 800dcb2:	227e      	movs	r2, #126	; 0x7e
 800dcb4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	627b      	str	r3, [r7, #36]	; 0x24
 800dcba:	e002      	b.n	800dcc2 <gen_numname+0xd2>
 800dcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	627b      	str	r3, [r7, #36]	; 0x24
 800dcc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d205      	bcs.n	800dcd6 <gen_numname+0xe6>
 800dcca:	68fa      	ldr	r2, [r7, #12]
 800dccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcce:	4413      	add	r3, r2
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	2b20      	cmp	r3, #32
 800dcd4:	d1f2      	bne.n	800dcbc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800dcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcd8:	2b07      	cmp	r3, #7
 800dcda:	d807      	bhi.n	800dcec <gen_numname+0xfc>
 800dcdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcde:	1c5a      	adds	r2, r3, #1
 800dce0:	62ba      	str	r2, [r7, #40]	; 0x28
 800dce2:	3330      	adds	r3, #48	; 0x30
 800dce4:	443b      	add	r3, r7
 800dce6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800dcea:	e000      	b.n	800dcee <gen_numname+0xfe>
 800dcec:	2120      	movs	r1, #32
 800dcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf0:	1c5a      	adds	r2, r3, #1
 800dcf2:	627a      	str	r2, [r7, #36]	; 0x24
 800dcf4:	68fa      	ldr	r2, [r7, #12]
 800dcf6:	4413      	add	r3, r2
 800dcf8:	460a      	mov	r2, r1
 800dcfa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800dcfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfe:	2b07      	cmp	r3, #7
 800dd00:	d9e9      	bls.n	800dcd6 <gen_numname+0xe6>
}
 800dd02:	bf00      	nop
 800dd04:	bf00      	nop
 800dd06:	3730      	adds	r7, #48	; 0x30
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	bd80      	pop	{r7, pc}

0800dd0c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	b085      	sub	sp, #20
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800dd14:	2300      	movs	r3, #0
 800dd16:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800dd18:	230b      	movs	r3, #11
 800dd1a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800dd1c:	7bfb      	ldrb	r3, [r7, #15]
 800dd1e:	b2da      	uxtb	r2, r3
 800dd20:	0852      	lsrs	r2, r2, #1
 800dd22:	01db      	lsls	r3, r3, #7
 800dd24:	4313      	orrs	r3, r2
 800dd26:	b2da      	uxtb	r2, r3
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	1c59      	adds	r1, r3, #1
 800dd2c:	6079      	str	r1, [r7, #4]
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	4413      	add	r3, r2
 800dd32:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	3b01      	subs	r3, #1
 800dd38:	60bb      	str	r3, [r7, #8]
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d1ed      	bne.n	800dd1c <sum_sfn+0x10>
	return sum;
 800dd40:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd42:	4618      	mov	r0, r3
 800dd44:	3714      	adds	r7, #20
 800dd46:	46bd      	mov	sp, r7
 800dd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4c:	4770      	bx	lr

0800dd4e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dd4e:	b580      	push	{r7, lr}
 800dd50:	b086      	sub	sp, #24
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800dd5c:	2100      	movs	r1, #0
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	f7ff fc88 	bl	800d674 <dir_sdi>
 800dd64:	4603      	mov	r3, r0
 800dd66:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dd68:	7dfb      	ldrb	r3, [r7, #23]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d001      	beq.n	800dd72 <dir_find+0x24>
 800dd6e:	7dfb      	ldrb	r3, [r7, #23]
 800dd70:	e0a9      	b.n	800dec6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800dd72:	23ff      	movs	r3, #255	; 0xff
 800dd74:	753b      	strb	r3, [r7, #20]
 800dd76:	7d3b      	ldrb	r3, [r7, #20]
 800dd78:	757b      	strb	r3, [r7, #21]
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd80:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	69db      	ldr	r3, [r3, #28]
 800dd86:	4619      	mov	r1, r3
 800dd88:	6938      	ldr	r0, [r7, #16]
 800dd8a:	f7ff f893 	bl	800ceb4 <move_window>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dd92:	7dfb      	ldrb	r3, [r7, #23]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	f040 8090 	bne.w	800deba <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6a1b      	ldr	r3, [r3, #32]
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dda2:	7dbb      	ldrb	r3, [r7, #22]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d102      	bne.n	800ddae <dir_find+0x60>
 800dda8:	2304      	movs	r3, #4
 800ddaa:	75fb      	strb	r3, [r7, #23]
 800ddac:	e08a      	b.n	800dec4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6a1b      	ldr	r3, [r3, #32]
 800ddb2:	330b      	adds	r3, #11
 800ddb4:	781b      	ldrb	r3, [r3, #0]
 800ddb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ddba:	73fb      	strb	r3, [r7, #15]
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	7bfa      	ldrb	r2, [r7, #15]
 800ddc0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ddc2:	7dbb      	ldrb	r3, [r7, #22]
 800ddc4:	2be5      	cmp	r3, #229	; 0xe5
 800ddc6:	d007      	beq.n	800ddd8 <dir_find+0x8a>
 800ddc8:	7bfb      	ldrb	r3, [r7, #15]
 800ddca:	f003 0308 	and.w	r3, r3, #8
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d009      	beq.n	800dde6 <dir_find+0x98>
 800ddd2:	7bfb      	ldrb	r3, [r7, #15]
 800ddd4:	2b0f      	cmp	r3, #15
 800ddd6:	d006      	beq.n	800dde6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ddd8:	23ff      	movs	r3, #255	; 0xff
 800ddda:	757b      	strb	r3, [r7, #21]
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f04f 32ff 	mov.w	r2, #4294967295
 800dde2:	631a      	str	r2, [r3, #48]	; 0x30
 800dde4:	e05e      	b.n	800dea4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800dde6:	7bfb      	ldrb	r3, [r7, #15]
 800dde8:	2b0f      	cmp	r3, #15
 800ddea:	d136      	bne.n	800de5a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ddf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d154      	bne.n	800dea4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ddfa:	7dbb      	ldrb	r3, [r7, #22]
 800ddfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de00:	2b00      	cmp	r3, #0
 800de02:	d00d      	beq.n	800de20 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6a1b      	ldr	r3, [r3, #32]
 800de08:	7b5b      	ldrb	r3, [r3, #13]
 800de0a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800de0c:	7dbb      	ldrb	r3, [r7, #22]
 800de0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800de12:	75bb      	strb	r3, [r7, #22]
 800de14:	7dbb      	ldrb	r3, [r7, #22]
 800de16:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	695a      	ldr	r2, [r3, #20]
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800de20:	7dba      	ldrb	r2, [r7, #22]
 800de22:	7d7b      	ldrb	r3, [r7, #21]
 800de24:	429a      	cmp	r2, r3
 800de26:	d115      	bne.n	800de54 <dir_find+0x106>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	6a1b      	ldr	r3, [r3, #32]
 800de2c:	330d      	adds	r3, #13
 800de2e:	781b      	ldrb	r3, [r3, #0]
 800de30:	7d3a      	ldrb	r2, [r7, #20]
 800de32:	429a      	cmp	r2, r3
 800de34:	d10e      	bne.n	800de54 <dir_find+0x106>
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	691a      	ldr	r2, [r3, #16]
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6a1b      	ldr	r3, [r3, #32]
 800de3e:	4619      	mov	r1, r3
 800de40:	4610      	mov	r0, r2
 800de42:	f7ff fdfd 	bl	800da40 <cmp_lfn>
 800de46:	4603      	mov	r3, r0
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d003      	beq.n	800de54 <dir_find+0x106>
 800de4c:	7d7b      	ldrb	r3, [r7, #21]
 800de4e:	3b01      	subs	r3, #1
 800de50:	b2db      	uxtb	r3, r3
 800de52:	e000      	b.n	800de56 <dir_find+0x108>
 800de54:	23ff      	movs	r3, #255	; 0xff
 800de56:	757b      	strb	r3, [r7, #21]
 800de58:	e024      	b.n	800dea4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800de5a:	7d7b      	ldrb	r3, [r7, #21]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d109      	bne.n	800de74 <dir_find+0x126>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6a1b      	ldr	r3, [r3, #32]
 800de64:	4618      	mov	r0, r3
 800de66:	f7ff ff51 	bl	800dd0c <sum_sfn>
 800de6a:	4603      	mov	r3, r0
 800de6c:	461a      	mov	r2, r3
 800de6e:	7d3b      	ldrb	r3, [r7, #20]
 800de70:	4293      	cmp	r3, r2
 800de72:	d024      	beq.n	800debe <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800de7a:	f003 0301 	and.w	r3, r3, #1
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d10a      	bne.n	800de98 <dir_find+0x14a>
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	6a18      	ldr	r0, [r3, #32]
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	3324      	adds	r3, #36	; 0x24
 800de8a:	220b      	movs	r2, #11
 800de8c:	4619      	mov	r1, r3
 800de8e:	f7fe fe1f 	bl	800cad0 <mem_cmp>
 800de92:	4603      	mov	r3, r0
 800de94:	2b00      	cmp	r3, #0
 800de96:	d014      	beq.n	800dec2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800de98:	23ff      	movs	r3, #255	; 0xff
 800de9a:	757b      	strb	r3, [r7, #21]
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f04f 32ff 	mov.w	r2, #4294967295
 800dea2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800dea4:	2100      	movs	r1, #0
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f7ff fc6d 	bl	800d786 <dir_next>
 800deac:	4603      	mov	r3, r0
 800deae:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800deb0:	7dfb      	ldrb	r3, [r7, #23]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	f43f af65 	beq.w	800dd82 <dir_find+0x34>
 800deb8:	e004      	b.n	800dec4 <dir_find+0x176>
		if (res != FR_OK) break;
 800deba:	bf00      	nop
 800debc:	e002      	b.n	800dec4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800debe:	bf00      	nop
 800dec0:	e000      	b.n	800dec4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800dec2:	bf00      	nop

	return res;
 800dec4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	3718      	adds	r7, #24
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}
	...

0800ded0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b08c      	sub	sp, #48	; 0x30
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dee4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d001      	beq.n	800def0 <dir_register+0x20>
 800deec:	2306      	movs	r3, #6
 800deee:	e0e0      	b.n	800e0b2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800def0:	2300      	movs	r3, #0
 800def2:	627b      	str	r3, [r7, #36]	; 0x24
 800def4:	e002      	b.n	800defc <dir_register+0x2c>
 800def6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def8:	3301      	adds	r3, #1
 800defa:	627b      	str	r3, [r7, #36]	; 0x24
 800defc:	69fb      	ldr	r3, [r7, #28]
 800defe:	691a      	ldr	r2, [r3, #16]
 800df00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df02:	005b      	lsls	r3, r3, #1
 800df04:	4413      	add	r3, r2
 800df06:	881b      	ldrh	r3, [r3, #0]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d1f4      	bne.n	800def6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800df12:	f107 030c 	add.w	r3, r7, #12
 800df16:	220c      	movs	r2, #12
 800df18:	4618      	mov	r0, r3
 800df1a:	f7fe fd9d 	bl	800ca58 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800df1e:	7dfb      	ldrb	r3, [r7, #23]
 800df20:	f003 0301 	and.w	r3, r3, #1
 800df24:	2b00      	cmp	r3, #0
 800df26:	d032      	beq.n	800df8e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	2240      	movs	r2, #64	; 0x40
 800df2c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800df30:	2301      	movs	r3, #1
 800df32:	62bb      	str	r3, [r7, #40]	; 0x28
 800df34:	e016      	b.n	800df64 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800df3c:	69fb      	ldr	r3, [r7, #28]
 800df3e:	691a      	ldr	r2, [r3, #16]
 800df40:	f107 010c 	add.w	r1, r7, #12
 800df44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df46:	f7ff fe53 	bl	800dbf0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f7ff feff 	bl	800dd4e <dir_find>
 800df50:	4603      	mov	r3, r0
 800df52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800df56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d106      	bne.n	800df6c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800df5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df60:	3301      	adds	r3, #1
 800df62:	62bb      	str	r3, [r7, #40]	; 0x28
 800df64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df66:	2b63      	cmp	r3, #99	; 0x63
 800df68:	d9e5      	bls.n	800df36 <dir_register+0x66>
 800df6a:	e000      	b.n	800df6e <dir_register+0x9e>
			if (res != FR_OK) break;
 800df6c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800df6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df70:	2b64      	cmp	r3, #100	; 0x64
 800df72:	d101      	bne.n	800df78 <dir_register+0xa8>
 800df74:	2307      	movs	r3, #7
 800df76:	e09c      	b.n	800e0b2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800df78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800df7c:	2b04      	cmp	r3, #4
 800df7e:	d002      	beq.n	800df86 <dir_register+0xb6>
 800df80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800df84:	e095      	b.n	800e0b2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800df86:	7dfa      	ldrb	r2, [r7, #23]
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800df8e:	7dfb      	ldrb	r3, [r7, #23]
 800df90:	f003 0302 	and.w	r3, r3, #2
 800df94:	2b00      	cmp	r3, #0
 800df96:	d007      	beq.n	800dfa8 <dir_register+0xd8>
 800df98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df9a:	330c      	adds	r3, #12
 800df9c:	4a47      	ldr	r2, [pc, #284]	; (800e0bc <dir_register+0x1ec>)
 800df9e:	fba2 2303 	umull	r2, r3, r2, r3
 800dfa2:	089b      	lsrs	r3, r3, #2
 800dfa4:	3301      	adds	r3, #1
 800dfa6:	e000      	b.n	800dfaa <dir_register+0xda>
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800dfac:	6a39      	ldr	r1, [r7, #32]
 800dfae:	6878      	ldr	r0, [r7, #4]
 800dfb0:	f7ff fcbf 	bl	800d932 <dir_alloc>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800dfba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d148      	bne.n	800e054 <dir_register+0x184>
 800dfc2:	6a3b      	ldr	r3, [r7, #32]
 800dfc4:	3b01      	subs	r3, #1
 800dfc6:	623b      	str	r3, [r7, #32]
 800dfc8:	6a3b      	ldr	r3, [r7, #32]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d042      	beq.n	800e054 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	695a      	ldr	r2, [r3, #20]
 800dfd2:	6a3b      	ldr	r3, [r7, #32]
 800dfd4:	015b      	lsls	r3, r3, #5
 800dfd6:	1ad3      	subs	r3, r2, r3
 800dfd8:	4619      	mov	r1, r3
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f7ff fb4a 	bl	800d674 <dir_sdi>
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800dfe6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d132      	bne.n	800e054 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	3324      	adds	r3, #36	; 0x24
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7ff fe8a 	bl	800dd0c <sum_sfn>
 800dff8:	4603      	mov	r3, r0
 800dffa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	69db      	ldr	r3, [r3, #28]
 800e000:	4619      	mov	r1, r3
 800e002:	69f8      	ldr	r0, [r7, #28]
 800e004:	f7fe ff56 	bl	800ceb4 <move_window>
 800e008:	4603      	mov	r3, r0
 800e00a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800e00e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e012:	2b00      	cmp	r3, #0
 800e014:	d11d      	bne.n	800e052 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800e016:	69fb      	ldr	r3, [r7, #28]
 800e018:	6918      	ldr	r0, [r3, #16]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6a19      	ldr	r1, [r3, #32]
 800e01e:	6a3b      	ldr	r3, [r7, #32]
 800e020:	b2da      	uxtb	r2, r3
 800e022:	7efb      	ldrb	r3, [r7, #27]
 800e024:	f7ff fd7c 	bl	800db20 <put_lfn>
				fs->wflag = 1;
 800e028:	69fb      	ldr	r3, [r7, #28]
 800e02a:	2201      	movs	r2, #1
 800e02c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e02e:	2100      	movs	r1, #0
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f7ff fba8 	bl	800d786 <dir_next>
 800e036:	4603      	mov	r3, r0
 800e038:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800e03c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e040:	2b00      	cmp	r3, #0
 800e042:	d107      	bne.n	800e054 <dir_register+0x184>
 800e044:	6a3b      	ldr	r3, [r7, #32]
 800e046:	3b01      	subs	r3, #1
 800e048:	623b      	str	r3, [r7, #32]
 800e04a:	6a3b      	ldr	r3, [r7, #32]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d1d5      	bne.n	800dffc <dir_register+0x12c>
 800e050:	e000      	b.n	800e054 <dir_register+0x184>
				if (res != FR_OK) break;
 800e052:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e054:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d128      	bne.n	800e0ae <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	69db      	ldr	r3, [r3, #28]
 800e060:	4619      	mov	r1, r3
 800e062:	69f8      	ldr	r0, [r7, #28]
 800e064:	f7fe ff26 	bl	800ceb4 <move_window>
 800e068:	4603      	mov	r3, r0
 800e06a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e06e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e072:	2b00      	cmp	r3, #0
 800e074:	d11b      	bne.n	800e0ae <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6a1b      	ldr	r3, [r3, #32]
 800e07a:	2220      	movs	r2, #32
 800e07c:	2100      	movs	r1, #0
 800e07e:	4618      	mov	r0, r3
 800e080:	f7fe fd0b 	bl	800ca9a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6a18      	ldr	r0, [r3, #32]
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	3324      	adds	r3, #36	; 0x24
 800e08c:	220b      	movs	r2, #11
 800e08e:	4619      	mov	r1, r3
 800e090:	f7fe fce2 	bl	800ca58 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6a1b      	ldr	r3, [r3, #32]
 800e09e:	330c      	adds	r3, #12
 800e0a0:	f002 0218 	and.w	r2, r2, #24
 800e0a4:	b2d2      	uxtb	r2, r2
 800e0a6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e0ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3730      	adds	r7, #48	; 0x30
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	bd80      	pop	{r7, pc}
 800e0ba:	bf00      	nop
 800e0bc:	4ec4ec4f 	.word	0x4ec4ec4f

0800e0c0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b08a      	sub	sp, #40	; 0x28
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
 800e0c8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	613b      	str	r3, [r7, #16]
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	691b      	ldr	r3, [r3, #16]
 800e0d6:	60fb      	str	r3, [r7, #12]
 800e0d8:	2300      	movs	r3, #0
 800e0da:	617b      	str	r3, [r7, #20]
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e0e0:	69bb      	ldr	r3, [r7, #24]
 800e0e2:	1c5a      	adds	r2, r3, #1
 800e0e4:	61ba      	str	r2, [r7, #24]
 800e0e6:	693a      	ldr	r2, [r7, #16]
 800e0e8:	4413      	add	r3, r2
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800e0ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0f0:	2b1f      	cmp	r3, #31
 800e0f2:	d940      	bls.n	800e176 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800e0f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0f6:	2b2f      	cmp	r3, #47	; 0x2f
 800e0f8:	d006      	beq.n	800e108 <create_name+0x48>
 800e0fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e0fc:	2b5c      	cmp	r3, #92	; 0x5c
 800e0fe:	d110      	bne.n	800e122 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e100:	e002      	b.n	800e108 <create_name+0x48>
 800e102:	69bb      	ldr	r3, [r7, #24]
 800e104:	3301      	adds	r3, #1
 800e106:	61bb      	str	r3, [r7, #24]
 800e108:	693a      	ldr	r2, [r7, #16]
 800e10a:	69bb      	ldr	r3, [r7, #24]
 800e10c:	4413      	add	r3, r2
 800e10e:	781b      	ldrb	r3, [r3, #0]
 800e110:	2b2f      	cmp	r3, #47	; 0x2f
 800e112:	d0f6      	beq.n	800e102 <create_name+0x42>
 800e114:	693a      	ldr	r2, [r7, #16]
 800e116:	69bb      	ldr	r3, [r7, #24]
 800e118:	4413      	add	r3, r2
 800e11a:	781b      	ldrb	r3, [r3, #0]
 800e11c:	2b5c      	cmp	r3, #92	; 0x5c
 800e11e:	d0f0      	beq.n	800e102 <create_name+0x42>
			break;
 800e120:	e02a      	b.n	800e178 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	2bfe      	cmp	r3, #254	; 0xfe
 800e126:	d901      	bls.n	800e12c <create_name+0x6c>
 800e128:	2306      	movs	r3, #6
 800e12a:	e17d      	b.n	800e428 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e12c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e12e:	b2db      	uxtb	r3, r3
 800e130:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e134:	2101      	movs	r1, #1
 800e136:	4618      	mov	r0, r3
 800e138:	f001 fc3e 	bl	800f9b8 <ff_convert>
 800e13c:	4603      	mov	r3, r0
 800e13e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e140:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e142:	2b00      	cmp	r3, #0
 800e144:	d101      	bne.n	800e14a <create_name+0x8a>
 800e146:	2306      	movs	r3, #6
 800e148:	e16e      	b.n	800e428 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800e14a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e14c:	2b7f      	cmp	r3, #127	; 0x7f
 800e14e:	d809      	bhi.n	800e164 <create_name+0xa4>
 800e150:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e152:	4619      	mov	r1, r3
 800e154:	488d      	ldr	r0, [pc, #564]	; (800e38c <create_name+0x2cc>)
 800e156:	f7fe fce2 	bl	800cb1e <chk_chr>
 800e15a:	4603      	mov	r3, r0
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d001      	beq.n	800e164 <create_name+0xa4>
 800e160:	2306      	movs	r3, #6
 800e162:	e161      	b.n	800e428 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	1c5a      	adds	r2, r3, #1
 800e168:	617a      	str	r2, [r7, #20]
 800e16a:	005b      	lsls	r3, r3, #1
 800e16c:	68fa      	ldr	r2, [r7, #12]
 800e16e:	4413      	add	r3, r2
 800e170:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e172:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e174:	e7b4      	b.n	800e0e0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800e176:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e178:	693a      	ldr	r2, [r7, #16]
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	441a      	add	r2, r3
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e182:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e184:	2b1f      	cmp	r3, #31
 800e186:	d801      	bhi.n	800e18c <create_name+0xcc>
 800e188:	2304      	movs	r3, #4
 800e18a:	e000      	b.n	800e18e <create_name+0xce>
 800e18c:	2300      	movs	r3, #0
 800e18e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e192:	e011      	b.n	800e1b8 <create_name+0xf8>
		w = lfn[di - 1];
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e19a:	3b01      	subs	r3, #1
 800e19c:	005b      	lsls	r3, r3, #1
 800e19e:	68fa      	ldr	r2, [r7, #12]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	881b      	ldrh	r3, [r3, #0]
 800e1a4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800e1a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e1a8:	2b20      	cmp	r3, #32
 800e1aa:	d002      	beq.n	800e1b2 <create_name+0xf2>
 800e1ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e1ae:	2b2e      	cmp	r3, #46	; 0x2e
 800e1b0:	d106      	bne.n	800e1c0 <create_name+0x100>
		di--;
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	3b01      	subs	r3, #1
 800e1b6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d1ea      	bne.n	800e194 <create_name+0xd4>
 800e1be:	e000      	b.n	800e1c2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800e1c0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	005b      	lsls	r3, r3, #1
 800e1c6:	68fa      	ldr	r2, [r7, #12]
 800e1c8:	4413      	add	r3, r2
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800e1ce:	697b      	ldr	r3, [r7, #20]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d101      	bne.n	800e1d8 <create_name+0x118>
 800e1d4:	2306      	movs	r3, #6
 800e1d6:	e127      	b.n	800e428 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	3324      	adds	r3, #36	; 0x24
 800e1dc:	220b      	movs	r2, #11
 800e1de:	2120      	movs	r1, #32
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f7fe fc5a 	bl	800ca9a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	61bb      	str	r3, [r7, #24]
 800e1ea:	e002      	b.n	800e1f2 <create_name+0x132>
 800e1ec:	69bb      	ldr	r3, [r7, #24]
 800e1ee:	3301      	adds	r3, #1
 800e1f0:	61bb      	str	r3, [r7, #24]
 800e1f2:	69bb      	ldr	r3, [r7, #24]
 800e1f4:	005b      	lsls	r3, r3, #1
 800e1f6:	68fa      	ldr	r2, [r7, #12]
 800e1f8:	4413      	add	r3, r2
 800e1fa:	881b      	ldrh	r3, [r3, #0]
 800e1fc:	2b20      	cmp	r3, #32
 800e1fe:	d0f5      	beq.n	800e1ec <create_name+0x12c>
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	005b      	lsls	r3, r3, #1
 800e204:	68fa      	ldr	r2, [r7, #12]
 800e206:	4413      	add	r3, r2
 800e208:	881b      	ldrh	r3, [r3, #0]
 800e20a:	2b2e      	cmp	r3, #46	; 0x2e
 800e20c:	d0ee      	beq.n	800e1ec <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e20e:	69bb      	ldr	r3, [r7, #24]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d009      	beq.n	800e228 <create_name+0x168>
 800e214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e218:	f043 0303 	orr.w	r3, r3, #3
 800e21c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e220:	e002      	b.n	800e228 <create_name+0x168>
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	3b01      	subs	r3, #1
 800e226:	617b      	str	r3, [r7, #20]
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d009      	beq.n	800e242 <create_name+0x182>
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e234:	3b01      	subs	r3, #1
 800e236:	005b      	lsls	r3, r3, #1
 800e238:	68fa      	ldr	r2, [r7, #12]
 800e23a:	4413      	add	r3, r2
 800e23c:	881b      	ldrh	r3, [r3, #0]
 800e23e:	2b2e      	cmp	r3, #46	; 0x2e
 800e240:	d1ef      	bne.n	800e222 <create_name+0x162>

	i = b = 0; ni = 8;
 800e242:	2300      	movs	r3, #0
 800e244:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e248:	2300      	movs	r3, #0
 800e24a:	623b      	str	r3, [r7, #32]
 800e24c:	2308      	movs	r3, #8
 800e24e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e250:	69bb      	ldr	r3, [r7, #24]
 800e252:	1c5a      	adds	r2, r3, #1
 800e254:	61ba      	str	r2, [r7, #24]
 800e256:	005b      	lsls	r3, r3, #1
 800e258:	68fa      	ldr	r2, [r7, #12]
 800e25a:	4413      	add	r3, r2
 800e25c:	881b      	ldrh	r3, [r3, #0]
 800e25e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800e260:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e262:	2b00      	cmp	r3, #0
 800e264:	f000 8090 	beq.w	800e388 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800e268:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e26a:	2b20      	cmp	r3, #32
 800e26c:	d006      	beq.n	800e27c <create_name+0x1bc>
 800e26e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e270:	2b2e      	cmp	r3, #46	; 0x2e
 800e272:	d10a      	bne.n	800e28a <create_name+0x1ca>
 800e274:	69ba      	ldr	r2, [r7, #24]
 800e276:	697b      	ldr	r3, [r7, #20]
 800e278:	429a      	cmp	r2, r3
 800e27a:	d006      	beq.n	800e28a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800e27c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e280:	f043 0303 	orr.w	r3, r3, #3
 800e284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e288:	e07d      	b.n	800e386 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800e28a:	6a3a      	ldr	r2, [r7, #32]
 800e28c:	69fb      	ldr	r3, [r7, #28]
 800e28e:	429a      	cmp	r2, r3
 800e290:	d203      	bcs.n	800e29a <create_name+0x1da>
 800e292:	69ba      	ldr	r2, [r7, #24]
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	429a      	cmp	r2, r3
 800e298:	d123      	bne.n	800e2e2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800e29a:	69fb      	ldr	r3, [r7, #28]
 800e29c:	2b0b      	cmp	r3, #11
 800e29e:	d106      	bne.n	800e2ae <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800e2a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e2a4:	f043 0303 	orr.w	r3, r3, #3
 800e2a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e2ac:	e075      	b.n	800e39a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800e2ae:	69ba      	ldr	r2, [r7, #24]
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	429a      	cmp	r2, r3
 800e2b4:	d005      	beq.n	800e2c2 <create_name+0x202>
 800e2b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e2ba:	f043 0303 	orr.w	r3, r3, #3
 800e2be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800e2c2:	69ba      	ldr	r2, [r7, #24]
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	429a      	cmp	r2, r3
 800e2c8:	d866      	bhi.n	800e398 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	61bb      	str	r3, [r7, #24]
 800e2ce:	2308      	movs	r3, #8
 800e2d0:	623b      	str	r3, [r7, #32]
 800e2d2:	230b      	movs	r3, #11
 800e2d4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800e2d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e2da:	009b      	lsls	r3, r3, #2
 800e2dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e2e0:	e051      	b.n	800e386 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800e2e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2e4:	2b7f      	cmp	r3, #127	; 0x7f
 800e2e6:	d914      	bls.n	800e312 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800e2e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2ea:	2100      	movs	r1, #0
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f001 fb63 	bl	800f9b8 <ff_convert>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800e2f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d004      	beq.n	800e306 <create_name+0x246>
 800e2fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2fe:	3b80      	subs	r3, #128	; 0x80
 800e300:	4a23      	ldr	r2, [pc, #140]	; (800e390 <create_name+0x2d0>)
 800e302:	5cd3      	ldrb	r3, [r2, r3]
 800e304:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800e306:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e30a:	f043 0302 	orr.w	r3, r3, #2
 800e30e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800e312:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e314:	2b00      	cmp	r3, #0
 800e316:	d007      	beq.n	800e328 <create_name+0x268>
 800e318:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e31a:	4619      	mov	r1, r3
 800e31c:	481d      	ldr	r0, [pc, #116]	; (800e394 <create_name+0x2d4>)
 800e31e:	f7fe fbfe 	bl	800cb1e <chk_chr>
 800e322:	4603      	mov	r3, r0
 800e324:	2b00      	cmp	r3, #0
 800e326:	d008      	beq.n	800e33a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800e328:	235f      	movs	r3, #95	; 0x5f
 800e32a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e32c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e330:	f043 0303 	orr.w	r3, r3, #3
 800e334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e338:	e01b      	b.n	800e372 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800e33a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e33c:	2b40      	cmp	r3, #64	; 0x40
 800e33e:	d909      	bls.n	800e354 <create_name+0x294>
 800e340:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e342:	2b5a      	cmp	r3, #90	; 0x5a
 800e344:	d806      	bhi.n	800e354 <create_name+0x294>
					b |= 2;
 800e346:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e34a:	f043 0302 	orr.w	r3, r3, #2
 800e34e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e352:	e00e      	b.n	800e372 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800e354:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e356:	2b60      	cmp	r3, #96	; 0x60
 800e358:	d90b      	bls.n	800e372 <create_name+0x2b2>
 800e35a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e35c:	2b7a      	cmp	r3, #122	; 0x7a
 800e35e:	d808      	bhi.n	800e372 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800e360:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e364:	f043 0301 	orr.w	r3, r3, #1
 800e368:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e36c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e36e:	3b20      	subs	r3, #32
 800e370:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800e372:	6a3b      	ldr	r3, [r7, #32]
 800e374:	1c5a      	adds	r2, r3, #1
 800e376:	623a      	str	r2, [r7, #32]
 800e378:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e37a:	b2d1      	uxtb	r1, r2
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	4413      	add	r3, r2
 800e380:	460a      	mov	r2, r1
 800e382:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800e386:	e763      	b.n	800e250 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800e388:	bf00      	nop
 800e38a:	e006      	b.n	800e39a <create_name+0x2da>
 800e38c:	08015424 	.word	0x08015424
 800e390:	080154a0 	.word	0x080154a0
 800e394:	08015430 	.word	0x08015430
			if (si > di) break;			/* No extension */
 800e398:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e3a0:	2be5      	cmp	r3, #229	; 0xe5
 800e3a2:	d103      	bne.n	800e3ac <create_name+0x2ec>
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	2205      	movs	r2, #5
 800e3a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800e3ac:	69fb      	ldr	r3, [r7, #28]
 800e3ae:	2b08      	cmp	r3, #8
 800e3b0:	d104      	bne.n	800e3bc <create_name+0x2fc>
 800e3b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800e3bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e3c0:	f003 030c 	and.w	r3, r3, #12
 800e3c4:	2b0c      	cmp	r3, #12
 800e3c6:	d005      	beq.n	800e3d4 <create_name+0x314>
 800e3c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e3cc:	f003 0303 	and.w	r3, r3, #3
 800e3d0:	2b03      	cmp	r3, #3
 800e3d2:	d105      	bne.n	800e3e0 <create_name+0x320>
 800e3d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e3d8:	f043 0302 	orr.w	r3, r3, #2
 800e3dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800e3e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e3e4:	f003 0302 	and.w	r3, r3, #2
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d117      	bne.n	800e41c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800e3ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e3f0:	f003 0303 	and.w	r3, r3, #3
 800e3f4:	2b01      	cmp	r3, #1
 800e3f6:	d105      	bne.n	800e404 <create_name+0x344>
 800e3f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e3fc:	f043 0310 	orr.w	r3, r3, #16
 800e400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800e404:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e408:	f003 030c 	and.w	r3, r3, #12
 800e40c:	2b04      	cmp	r3, #4
 800e40e:	d105      	bne.n	800e41c <create_name+0x35c>
 800e410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e414:	f043 0308 	orr.w	r3, r3, #8
 800e418:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e422:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800e426:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3728      	adds	r7, #40	; 0x28
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}

0800e430 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b086      	sub	sp, #24
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
 800e438:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e43e:	693b      	ldr	r3, [r7, #16]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e444:	e002      	b.n	800e44c <follow_path+0x1c>
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	3301      	adds	r3, #1
 800e44a:	603b      	str	r3, [r7, #0]
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	781b      	ldrb	r3, [r3, #0]
 800e450:	2b2f      	cmp	r3, #47	; 0x2f
 800e452:	d0f8      	beq.n	800e446 <follow_path+0x16>
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	781b      	ldrb	r3, [r3, #0]
 800e458:	2b5c      	cmp	r3, #92	; 0x5c
 800e45a:	d0f4      	beq.n	800e446 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e45c:	693b      	ldr	r3, [r7, #16]
 800e45e:	2200      	movs	r2, #0
 800e460:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	781b      	ldrb	r3, [r3, #0]
 800e466:	2b1f      	cmp	r3, #31
 800e468:	d80a      	bhi.n	800e480 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2280      	movs	r2, #128	; 0x80
 800e46e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e472:	2100      	movs	r1, #0
 800e474:	6878      	ldr	r0, [r7, #4]
 800e476:	f7ff f8fd 	bl	800d674 <dir_sdi>
 800e47a:	4603      	mov	r3, r0
 800e47c:	75fb      	strb	r3, [r7, #23]
 800e47e:	e048      	b.n	800e512 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e480:	463b      	mov	r3, r7
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f7ff fe1b 	bl	800e0c0 <create_name>
 800e48a:	4603      	mov	r3, r0
 800e48c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e48e:	7dfb      	ldrb	r3, [r7, #23]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d139      	bne.n	800e508 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f7ff fc5a 	bl	800dd4e <dir_find>
 800e49a:	4603      	mov	r3, r0
 800e49c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e4a4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e4a6:	7dfb      	ldrb	r3, [r7, #23]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d00a      	beq.n	800e4c2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e4ac:	7dfb      	ldrb	r3, [r7, #23]
 800e4ae:	2b04      	cmp	r3, #4
 800e4b0:	d12c      	bne.n	800e50c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e4b2:	7afb      	ldrb	r3, [r7, #11]
 800e4b4:	f003 0304 	and.w	r3, r3, #4
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d127      	bne.n	800e50c <follow_path+0xdc>
 800e4bc:	2305      	movs	r3, #5
 800e4be:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e4c0:	e024      	b.n	800e50c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e4c2:	7afb      	ldrb	r3, [r7, #11]
 800e4c4:	f003 0304 	and.w	r3, r3, #4
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d121      	bne.n	800e510 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e4cc:	693b      	ldr	r3, [r7, #16]
 800e4ce:	799b      	ldrb	r3, [r3, #6]
 800e4d0:	f003 0310 	and.w	r3, r3, #16
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d102      	bne.n	800e4de <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e4d8:	2305      	movs	r3, #5
 800e4da:	75fb      	strb	r3, [r7, #23]
 800e4dc:	e019      	b.n	800e512 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	695b      	ldr	r3, [r3, #20]
 800e4e8:	68fa      	ldr	r2, [r7, #12]
 800e4ea:	8992      	ldrh	r2, [r2, #12]
 800e4ec:	fbb3 f0f2 	udiv	r0, r3, r2
 800e4f0:	fb00 f202 	mul.w	r2, r0, r2
 800e4f4:	1a9b      	subs	r3, r3, r2
 800e4f6:	440b      	add	r3, r1
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	68f8      	ldr	r0, [r7, #12]
 800e4fc:	f7ff fa60 	bl	800d9c0 <ld_clust>
 800e500:	4602      	mov	r2, r0
 800e502:	693b      	ldr	r3, [r7, #16]
 800e504:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e506:	e7bb      	b.n	800e480 <follow_path+0x50>
			if (res != FR_OK) break;
 800e508:	bf00      	nop
 800e50a:	e002      	b.n	800e512 <follow_path+0xe2>
				break;
 800e50c:	bf00      	nop
 800e50e:	e000      	b.n	800e512 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e510:	bf00      	nop
			}
		}
	}

	return res;
 800e512:	7dfb      	ldrb	r3, [r7, #23]
}
 800e514:	4618      	mov	r0, r3
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e51c:	b480      	push	{r7}
 800e51e:	b087      	sub	sp, #28
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e524:	f04f 33ff 	mov.w	r3, #4294967295
 800e528:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d031      	beq.n	800e596 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	617b      	str	r3, [r7, #20]
 800e538:	e002      	b.n	800e540 <get_ldnumber+0x24>
 800e53a:	697b      	ldr	r3, [r7, #20]
 800e53c:	3301      	adds	r3, #1
 800e53e:	617b      	str	r3, [r7, #20]
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	2b1f      	cmp	r3, #31
 800e546:	d903      	bls.n	800e550 <get_ldnumber+0x34>
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	781b      	ldrb	r3, [r3, #0]
 800e54c:	2b3a      	cmp	r3, #58	; 0x3a
 800e54e:	d1f4      	bne.n	800e53a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	781b      	ldrb	r3, [r3, #0]
 800e554:	2b3a      	cmp	r3, #58	; 0x3a
 800e556:	d11c      	bne.n	800e592 <get_ldnumber+0x76>
			tp = *path;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	1c5a      	adds	r2, r3, #1
 800e562:	60fa      	str	r2, [r7, #12]
 800e564:	781b      	ldrb	r3, [r3, #0]
 800e566:	3b30      	subs	r3, #48	; 0x30
 800e568:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e56a:	68bb      	ldr	r3, [r7, #8]
 800e56c:	2b09      	cmp	r3, #9
 800e56e:	d80e      	bhi.n	800e58e <get_ldnumber+0x72>
 800e570:	68fa      	ldr	r2, [r7, #12]
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	429a      	cmp	r2, r3
 800e576:	d10a      	bne.n	800e58e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d107      	bne.n	800e58e <get_ldnumber+0x72>
					vol = (int)i;
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	3301      	adds	r3, #1
 800e586:	617b      	str	r3, [r7, #20]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	697a      	ldr	r2, [r7, #20]
 800e58c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	e002      	b.n	800e598 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e592:	2300      	movs	r3, #0
 800e594:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e596:	693b      	ldr	r3, [r7, #16]
}
 800e598:	4618      	mov	r0, r3
 800e59a:	371c      	adds	r7, #28
 800e59c:	46bd      	mov	sp, r7
 800e59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a2:	4770      	bx	lr

0800e5a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b082      	sub	sp, #8
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
 800e5ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	70da      	strb	r2, [r3, #3]
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e5ba:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e5bc:	6839      	ldr	r1, [r7, #0]
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f7fe fc78 	bl	800ceb4 <move_window>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d001      	beq.n	800e5ce <check_fs+0x2a>
 800e5ca:	2304      	movs	r3, #4
 800e5cc:	e038      	b.n	800e640 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	3338      	adds	r3, #56	; 0x38
 800e5d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f7fe f9bc 	bl	800c954 <ld_word>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	461a      	mov	r2, r3
 800e5e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	d001      	beq.n	800e5ec <check_fs+0x48>
 800e5e8:	2303      	movs	r3, #3
 800e5ea:	e029      	b.n	800e640 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e5f2:	2be9      	cmp	r3, #233	; 0xe9
 800e5f4:	d009      	beq.n	800e60a <check_fs+0x66>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e5fc:	2beb      	cmp	r3, #235	; 0xeb
 800e5fe:	d11e      	bne.n	800e63e <check_fs+0x9a>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e606:	2b90      	cmp	r3, #144	; 0x90
 800e608:	d119      	bne.n	800e63e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	3338      	adds	r3, #56	; 0x38
 800e60e:	3336      	adds	r3, #54	; 0x36
 800e610:	4618      	mov	r0, r3
 800e612:	f7fe f9b7 	bl	800c984 <ld_dword>
 800e616:	4603      	mov	r3, r0
 800e618:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e61c:	4a0a      	ldr	r2, [pc, #40]	; (800e648 <check_fs+0xa4>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d101      	bne.n	800e626 <check_fs+0x82>
 800e622:	2300      	movs	r3, #0
 800e624:	e00c      	b.n	800e640 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	3338      	adds	r3, #56	; 0x38
 800e62a:	3352      	adds	r3, #82	; 0x52
 800e62c:	4618      	mov	r0, r3
 800e62e:	f7fe f9a9 	bl	800c984 <ld_dword>
 800e632:	4603      	mov	r3, r0
 800e634:	4a05      	ldr	r2, [pc, #20]	; (800e64c <check_fs+0xa8>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d101      	bne.n	800e63e <check_fs+0x9a>
 800e63a:	2300      	movs	r3, #0
 800e63c:	e000      	b.n	800e640 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e63e:	2302      	movs	r3, #2
}
 800e640:	4618      	mov	r0, r3
 800e642:	3708      	adds	r7, #8
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}
 800e648:	00544146 	.word	0x00544146
 800e64c:	33544146 	.word	0x33544146

0800e650 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b096      	sub	sp, #88	; 0x58
 800e654:	af00      	add	r7, sp, #0
 800e656:	60f8      	str	r0, [r7, #12]
 800e658:	60b9      	str	r1, [r7, #8]
 800e65a:	4613      	mov	r3, r2
 800e65c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e65e:	68bb      	ldr	r3, [r7, #8]
 800e660:	2200      	movs	r2, #0
 800e662:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e664:	68f8      	ldr	r0, [r7, #12]
 800e666:	f7ff ff59 	bl	800e51c <get_ldnumber>
 800e66a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e66c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e66e:	2b00      	cmp	r3, #0
 800e670:	da01      	bge.n	800e676 <find_volume+0x26>
 800e672:	230b      	movs	r3, #11
 800e674:	e262      	b.n	800eb3c <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e676:	4a9f      	ldr	r2, [pc, #636]	; (800e8f4 <find_volume+0x2a4>)
 800e678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e67a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e67e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e682:	2b00      	cmp	r3, #0
 800e684:	d101      	bne.n	800e68a <find_volume+0x3a>
 800e686:	230c      	movs	r3, #12
 800e688:	e258      	b.n	800eb3c <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e68e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e690:	79fb      	ldrb	r3, [r7, #7]
 800e692:	f023 0301 	bic.w	r3, r3, #1
 800e696:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d01a      	beq.n	800e6d6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6a2:	785b      	ldrb	r3, [r3, #1]
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f7fe f8b5 	bl	800c814 <disk_status>
 800e6aa:	4603      	mov	r3, r0
 800e6ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e6b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6b4:	f003 0301 	and.w	r3, r3, #1
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d10c      	bne.n	800e6d6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e6bc:	79fb      	ldrb	r3, [r7, #7]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d007      	beq.n	800e6d2 <find_volume+0x82>
 800e6c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6c6:	f003 0304 	and.w	r3, r3, #4
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d001      	beq.n	800e6d2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e6ce:	230a      	movs	r3, #10
 800e6d0:	e234      	b.n	800eb3c <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	e232      	b.n	800eb3c <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e6d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6d8:	2200      	movs	r2, #0
 800e6da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e6dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6de:	b2da      	uxtb	r2, r3
 800e6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e6:	785b      	ldrb	r3, [r3, #1]
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	f7fe f8ad 	bl	800c848 <disk_initialize>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e6f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6f8:	f003 0301 	and.w	r3, r3, #1
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d001      	beq.n	800e704 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e700:	2303      	movs	r3, #3
 800e702:	e21b      	b.n	800eb3c <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e704:	79fb      	ldrb	r3, [r7, #7]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d007      	beq.n	800e71a <find_volume+0xca>
 800e70a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e70e:	f003 0304 	and.w	r3, r3, #4
 800e712:	2b00      	cmp	r3, #0
 800e714:	d001      	beq.n	800e71a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e716:	230a      	movs	r3, #10
 800e718:	e210      	b.n	800eb3c <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800e71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e71c:	7858      	ldrb	r0, [r3, #1]
 800e71e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e720:	330c      	adds	r3, #12
 800e722:	461a      	mov	r2, r3
 800e724:	2102      	movs	r1, #2
 800e726:	f7fe f8f7 	bl	800c918 <disk_ioctl>
 800e72a:	4603      	mov	r3, r0
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d001      	beq.n	800e734 <find_volume+0xe4>
 800e730:	2301      	movs	r3, #1
 800e732:	e203      	b.n	800eb3c <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800e734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e736:	899b      	ldrh	r3, [r3, #12]
 800e738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e73c:	d80d      	bhi.n	800e75a <find_volume+0x10a>
 800e73e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e740:	899b      	ldrh	r3, [r3, #12]
 800e742:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e746:	d308      	bcc.n	800e75a <find_volume+0x10a>
 800e748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e74a:	899b      	ldrh	r3, [r3, #12]
 800e74c:	461a      	mov	r2, r3
 800e74e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e750:	899b      	ldrh	r3, [r3, #12]
 800e752:	3b01      	subs	r3, #1
 800e754:	4013      	ands	r3, r2
 800e756:	2b00      	cmp	r3, #0
 800e758:	d001      	beq.n	800e75e <find_volume+0x10e>
 800e75a:	2301      	movs	r3, #1
 800e75c:	e1ee      	b.n	800eb3c <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e75e:	2300      	movs	r3, #0
 800e760:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e762:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e764:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e766:	f7ff ff1d 	bl	800e5a4 <check_fs>
 800e76a:	4603      	mov	r3, r0
 800e76c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e770:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e774:	2b02      	cmp	r3, #2
 800e776:	d149      	bne.n	800e80c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e778:	2300      	movs	r3, #0
 800e77a:	643b      	str	r3, [r7, #64]	; 0x40
 800e77c:	e01e      	b.n	800e7bc <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e780:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e786:	011b      	lsls	r3, r3, #4
 800e788:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e78c:	4413      	add	r3, r2
 800e78e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e792:	3304      	adds	r3, #4
 800e794:	781b      	ldrb	r3, [r3, #0]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d006      	beq.n	800e7a8 <find_volume+0x158>
 800e79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e79c:	3308      	adds	r3, #8
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f7fe f8f0 	bl	800c984 <ld_dword>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	e000      	b.n	800e7aa <find_volume+0x15a>
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7ac:	009b      	lsls	r3, r3, #2
 800e7ae:	3358      	adds	r3, #88	; 0x58
 800e7b0:	443b      	add	r3, r7
 800e7b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e7b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7b8:	3301      	adds	r3, #1
 800e7ba:	643b      	str	r3, [r7, #64]	; 0x40
 800e7bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7be:	2b03      	cmp	r3, #3
 800e7c0:	d9dd      	bls.n	800e77e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e7c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d002      	beq.n	800e7d2 <find_volume+0x182>
 800e7cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7ce:	3b01      	subs	r3, #1
 800e7d0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e7d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e7d4:	009b      	lsls	r3, r3, #2
 800e7d6:	3358      	adds	r3, #88	; 0x58
 800e7d8:	443b      	add	r3, r7
 800e7da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e7de:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e7e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d005      	beq.n	800e7f2 <find_volume+0x1a2>
 800e7e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e7e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e7ea:	f7ff fedb 	bl	800e5a4 <check_fs>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	e000      	b.n	800e7f4 <find_volume+0x1a4>
 800e7f2:	2303      	movs	r3, #3
 800e7f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e7f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e7fc:	2b01      	cmp	r3, #1
 800e7fe:	d905      	bls.n	800e80c <find_volume+0x1bc>
 800e800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e802:	3301      	adds	r3, #1
 800e804:	643b      	str	r3, [r7, #64]	; 0x40
 800e806:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e808:	2b03      	cmp	r3, #3
 800e80a:	d9e2      	bls.n	800e7d2 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e80c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e810:	2b04      	cmp	r3, #4
 800e812:	d101      	bne.n	800e818 <find_volume+0x1c8>
 800e814:	2301      	movs	r3, #1
 800e816:	e191      	b.n	800eb3c <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e818:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e81c:	2b01      	cmp	r3, #1
 800e81e:	d901      	bls.n	800e824 <find_volume+0x1d4>
 800e820:	230d      	movs	r3, #13
 800e822:	e18b      	b.n	800eb3c <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e826:	3338      	adds	r3, #56	; 0x38
 800e828:	330b      	adds	r3, #11
 800e82a:	4618      	mov	r0, r3
 800e82c:	f7fe f892 	bl	800c954 <ld_word>
 800e830:	4603      	mov	r3, r0
 800e832:	461a      	mov	r2, r3
 800e834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e836:	899b      	ldrh	r3, [r3, #12]
 800e838:	429a      	cmp	r2, r3
 800e83a:	d001      	beq.n	800e840 <find_volume+0x1f0>
 800e83c:	230d      	movs	r3, #13
 800e83e:	e17d      	b.n	800eb3c <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e842:	3338      	adds	r3, #56	; 0x38
 800e844:	3316      	adds	r3, #22
 800e846:	4618      	mov	r0, r3
 800e848:	f7fe f884 	bl	800c954 <ld_word>
 800e84c:	4603      	mov	r3, r0
 800e84e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e852:	2b00      	cmp	r3, #0
 800e854:	d106      	bne.n	800e864 <find_volume+0x214>
 800e856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e858:	3338      	adds	r3, #56	; 0x38
 800e85a:	3324      	adds	r3, #36	; 0x24
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7fe f891 	bl	800c984 <ld_dword>
 800e862:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e866:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e868:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e86c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800e870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e872:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e876:	789b      	ldrb	r3, [r3, #2]
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d005      	beq.n	800e888 <find_volume+0x238>
 800e87c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e87e:	789b      	ldrb	r3, [r3, #2]
 800e880:	2b02      	cmp	r3, #2
 800e882:	d001      	beq.n	800e888 <find_volume+0x238>
 800e884:	230d      	movs	r3, #13
 800e886:	e159      	b.n	800eb3c <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e88a:	789b      	ldrb	r3, [r3, #2]
 800e88c:	461a      	mov	r2, r3
 800e88e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e890:	fb02 f303 	mul.w	r3, r2, r3
 800e894:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e898:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e89c:	b29a      	uxth	r2, r3
 800e89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8a4:	895b      	ldrh	r3, [r3, #10]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d008      	beq.n	800e8bc <find_volume+0x26c>
 800e8aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ac:	895b      	ldrh	r3, [r3, #10]
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8b2:	895b      	ldrh	r3, [r3, #10]
 800e8b4:	3b01      	subs	r3, #1
 800e8b6:	4013      	ands	r3, r2
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d001      	beq.n	800e8c0 <find_volume+0x270>
 800e8bc:	230d      	movs	r3, #13
 800e8be:	e13d      	b.n	800eb3c <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e8c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8c2:	3338      	adds	r3, #56	; 0x38
 800e8c4:	3311      	adds	r3, #17
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f7fe f844 	bl	800c954 <ld_word>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8d6:	891b      	ldrh	r3, [r3, #8]
 800e8d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8da:	8992      	ldrh	r2, [r2, #12]
 800e8dc:	0952      	lsrs	r2, r2, #5
 800e8de:	b292      	uxth	r2, r2
 800e8e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800e8e4:	fb01 f202 	mul.w	r2, r1, r2
 800e8e8:	1a9b      	subs	r3, r3, r2
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d003      	beq.n	800e8f8 <find_volume+0x2a8>
 800e8f0:	230d      	movs	r3, #13
 800e8f2:	e123      	b.n	800eb3c <find_volume+0x4ec>
 800e8f4:	200035bc 	.word	0x200035bc

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8fa:	3338      	adds	r3, #56	; 0x38
 800e8fc:	3313      	adds	r3, #19
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fe f828 	bl	800c954 <ld_word>
 800e904:	4603      	mov	r3, r0
 800e906:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d106      	bne.n	800e91c <find_volume+0x2cc>
 800e90e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e910:	3338      	adds	r3, #56	; 0x38
 800e912:	3320      	adds	r3, #32
 800e914:	4618      	mov	r0, r3
 800e916:	f7fe f835 	bl	800c984 <ld_dword>
 800e91a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e91e:	3338      	adds	r3, #56	; 0x38
 800e920:	330e      	adds	r3, #14
 800e922:	4618      	mov	r0, r3
 800e924:	f7fe f816 	bl	800c954 <ld_word>
 800e928:	4603      	mov	r3, r0
 800e92a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e92c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d101      	bne.n	800e936 <find_volume+0x2e6>
 800e932:	230d      	movs	r3, #13
 800e934:	e102      	b.n	800eb3c <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e936:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e93a:	4413      	add	r3, r2
 800e93c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e93e:	8911      	ldrh	r1, [r2, #8]
 800e940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e942:	8992      	ldrh	r2, [r2, #12]
 800e944:	0952      	lsrs	r2, r2, #5
 800e946:	b292      	uxth	r2, r2
 800e948:	fbb1 f2f2 	udiv	r2, r1, r2
 800e94c:	b292      	uxth	r2, r2
 800e94e:	4413      	add	r3, r2
 800e950:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e956:	429a      	cmp	r2, r3
 800e958:	d201      	bcs.n	800e95e <find_volume+0x30e>
 800e95a:	230d      	movs	r3, #13
 800e95c:	e0ee      	b.n	800eb3c <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e95e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e962:	1ad3      	subs	r3, r2, r3
 800e964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e966:	8952      	ldrh	r2, [r2, #10]
 800e968:	fbb3 f3f2 	udiv	r3, r3, r2
 800e96c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e970:	2b00      	cmp	r3, #0
 800e972:	d101      	bne.n	800e978 <find_volume+0x328>
 800e974:	230d      	movs	r3, #13
 800e976:	e0e1      	b.n	800eb3c <find_volume+0x4ec>
		fmt = FS_FAT32;
 800e978:	2303      	movs	r3, #3
 800e97a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e97e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e980:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e984:	4293      	cmp	r3, r2
 800e986:	d802      	bhi.n	800e98e <find_volume+0x33e>
 800e988:	2302      	movs	r3, #2
 800e98a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e990:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e994:	4293      	cmp	r3, r2
 800e996:	d802      	bhi.n	800e99e <find_volume+0x34e>
 800e998:	2301      	movs	r3, #1
 800e99a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9a0:	1c9a      	adds	r2, r3, #2
 800e9a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9a4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800e9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e9aa:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e9ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e9ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9b0:	441a      	add	r2, r3
 800e9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9b4:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800e9b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ba:	441a      	add	r2, r3
 800e9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9be:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800e9c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e9c4:	2b03      	cmp	r3, #3
 800e9c6:	d11e      	bne.n	800ea06 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ca:	3338      	adds	r3, #56	; 0x38
 800e9cc:	332a      	adds	r3, #42	; 0x2a
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f7fd ffc0 	bl	800c954 <ld_word>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d001      	beq.n	800e9de <find_volume+0x38e>
 800e9da:	230d      	movs	r3, #13
 800e9dc:	e0ae      	b.n	800eb3c <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9e0:	891b      	ldrh	r3, [r3, #8]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d001      	beq.n	800e9ea <find_volume+0x39a>
 800e9e6:	230d      	movs	r3, #13
 800e9e8:	e0a8      	b.n	800eb3c <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ec:	3338      	adds	r3, #56	; 0x38
 800e9ee:	332c      	adds	r3, #44	; 0x2c
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7fd ffc7 	bl	800c984 <ld_dword>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9fa:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9fe:	69db      	ldr	r3, [r3, #28]
 800ea00:	009b      	lsls	r3, r3, #2
 800ea02:	647b      	str	r3, [r7, #68]	; 0x44
 800ea04:	e01f      	b.n	800ea46 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ea06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea08:	891b      	ldrh	r3, [r3, #8]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d101      	bne.n	800ea12 <find_volume+0x3c2>
 800ea0e:	230d      	movs	r3, #13
 800ea10:	e094      	b.n	800eb3c <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ea12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ea16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea18:	441a      	add	r2, r3
 800ea1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea1c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ea1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea22:	2b02      	cmp	r3, #2
 800ea24:	d103      	bne.n	800ea2e <find_volume+0x3de>
 800ea26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea28:	69db      	ldr	r3, [r3, #28]
 800ea2a:	005b      	lsls	r3, r3, #1
 800ea2c:	e00a      	b.n	800ea44 <find_volume+0x3f4>
 800ea2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea30:	69da      	ldr	r2, [r3, #28]
 800ea32:	4613      	mov	r3, r2
 800ea34:	005b      	lsls	r3, r3, #1
 800ea36:	4413      	add	r3, r2
 800ea38:	085a      	lsrs	r2, r3, #1
 800ea3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea3c:	69db      	ldr	r3, [r3, #28]
 800ea3e:	f003 0301 	and.w	r3, r3, #1
 800ea42:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ea44:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ea46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea48:	6a1a      	ldr	r2, [r3, #32]
 800ea4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea4c:	899b      	ldrh	r3, [r3, #12]
 800ea4e:	4619      	mov	r1, r3
 800ea50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ea52:	440b      	add	r3, r1
 800ea54:	3b01      	subs	r3, #1
 800ea56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ea58:	8989      	ldrh	r1, [r1, #12]
 800ea5a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	d201      	bcs.n	800ea66 <find_volume+0x416>
 800ea62:	230d      	movs	r3, #13
 800ea64:	e06a      	b.n	800eb3c <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ea66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea68:	f04f 32ff 	mov.w	r2, #4294967295
 800ea6c:	619a      	str	r2, [r3, #24]
 800ea6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea70:	699a      	ldr	r2, [r3, #24]
 800ea72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea74:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ea76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea78:	2280      	movs	r2, #128	; 0x80
 800ea7a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ea7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea80:	2b03      	cmp	r3, #3
 800ea82:	d149      	bne.n	800eb18 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ea84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea86:	3338      	adds	r3, #56	; 0x38
 800ea88:	3330      	adds	r3, #48	; 0x30
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	f7fd ff62 	bl	800c954 <ld_word>
 800ea90:	4603      	mov	r3, r0
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	d140      	bne.n	800eb18 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ea96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea98:	3301      	adds	r3, #1
 800ea9a:	4619      	mov	r1, r3
 800ea9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ea9e:	f7fe fa09 	bl	800ceb4 <move_window>
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d137      	bne.n	800eb18 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800eaa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaaa:	2200      	movs	r2, #0
 800eaac:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800eaae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab0:	3338      	adds	r3, #56	; 0x38
 800eab2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800eab6:	4618      	mov	r0, r3
 800eab8:	f7fd ff4c 	bl	800c954 <ld_word>
 800eabc:	4603      	mov	r3, r0
 800eabe:	461a      	mov	r2, r3
 800eac0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d127      	bne.n	800eb18 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800eac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaca:	3338      	adds	r3, #56	; 0x38
 800eacc:	4618      	mov	r0, r3
 800eace:	f7fd ff59 	bl	800c984 <ld_dword>
 800ead2:	4603      	mov	r3, r0
 800ead4:	4a1b      	ldr	r2, [pc, #108]	; (800eb44 <find_volume+0x4f4>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	d11e      	bne.n	800eb18 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800eada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eadc:	3338      	adds	r3, #56	; 0x38
 800eade:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800eae2:	4618      	mov	r0, r3
 800eae4:	f7fd ff4e 	bl	800c984 <ld_dword>
 800eae8:	4603      	mov	r3, r0
 800eaea:	4a17      	ldr	r2, [pc, #92]	; (800eb48 <find_volume+0x4f8>)
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d113      	bne.n	800eb18 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800eaf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaf2:	3338      	adds	r3, #56	; 0x38
 800eaf4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800eaf8:	4618      	mov	r0, r3
 800eafa:	f7fd ff43 	bl	800c984 <ld_dword>
 800eafe:	4602      	mov	r2, r0
 800eb00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb02:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800eb04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb06:	3338      	adds	r3, #56	; 0x38
 800eb08:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f7fd ff39 	bl	800c984 <ld_dword>
 800eb12:	4602      	mov	r2, r0
 800eb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb16:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800eb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb1a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800eb1e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800eb20:	4b0a      	ldr	r3, [pc, #40]	; (800eb4c <find_volume+0x4fc>)
 800eb22:	881b      	ldrh	r3, [r3, #0]
 800eb24:	3301      	adds	r3, #1
 800eb26:	b29a      	uxth	r2, r3
 800eb28:	4b08      	ldr	r3, [pc, #32]	; (800eb4c <find_volume+0x4fc>)
 800eb2a:	801a      	strh	r2, [r3, #0]
 800eb2c:	4b07      	ldr	r3, [pc, #28]	; (800eb4c <find_volume+0x4fc>)
 800eb2e:	881a      	ldrh	r2, [r3, #0]
 800eb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb32:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800eb34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eb36:	f7fe f955 	bl	800cde4 <clear_lock>
#endif
	return FR_OK;
 800eb3a:	2300      	movs	r3, #0
}
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	3758      	adds	r7, #88	; 0x58
 800eb40:	46bd      	mov	sp, r7
 800eb42:	bd80      	pop	{r7, pc}
 800eb44:	41615252 	.word	0x41615252
 800eb48:	61417272 	.word	0x61417272
 800eb4c:	200035c0 	.word	0x200035c0

0800eb50 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b084      	sub	sp, #16
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800eb5a:	2309      	movs	r3, #9
 800eb5c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d01c      	beq.n	800eb9e <validate+0x4e>
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d018      	beq.n	800eb9e <validate+0x4e>
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	781b      	ldrb	r3, [r3, #0]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d013      	beq.n	800eb9e <validate+0x4e>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	889a      	ldrh	r2, [r3, #4]
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	88db      	ldrh	r3, [r3, #6]
 800eb80:	429a      	cmp	r2, r3
 800eb82:	d10c      	bne.n	800eb9e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	785b      	ldrb	r3, [r3, #1]
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f7fd fe42 	bl	800c814 <disk_status>
 800eb90:	4603      	mov	r3, r0
 800eb92:	f003 0301 	and.w	r3, r3, #1
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d101      	bne.n	800eb9e <validate+0x4e>
			res = FR_OK;
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800eb9e:	7bfb      	ldrb	r3, [r7, #15]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d102      	bne.n	800ebaa <validate+0x5a>
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	e000      	b.n	800ebac <validate+0x5c>
 800ebaa:	2300      	movs	r3, #0
 800ebac:	683a      	ldr	r2, [r7, #0]
 800ebae:	6013      	str	r3, [r2, #0]
	return res;
 800ebb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3710      	adds	r7, #16
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}
	...

0800ebbc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b088      	sub	sp, #32
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	60f8      	str	r0, [r7, #12]
 800ebc4:	60b9      	str	r1, [r7, #8]
 800ebc6:	4613      	mov	r3, r2
 800ebc8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ebce:	f107 0310 	add.w	r3, r7, #16
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f7ff fca2 	bl	800e51c <get_ldnumber>
 800ebd8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ebda:	69fb      	ldr	r3, [r7, #28]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	da01      	bge.n	800ebe4 <f_mount+0x28>
 800ebe0:	230b      	movs	r3, #11
 800ebe2:	e02b      	b.n	800ec3c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ebe4:	4a17      	ldr	r2, [pc, #92]	; (800ec44 <f_mount+0x88>)
 800ebe6:	69fb      	ldr	r3, [r7, #28]
 800ebe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ebec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ebee:	69bb      	ldr	r3, [r7, #24]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d005      	beq.n	800ec00 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ebf4:	69b8      	ldr	r0, [r7, #24]
 800ebf6:	f7fe f8f5 	bl	800cde4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ebfa:	69bb      	ldr	r3, [r7, #24]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d002      	beq.n	800ec0c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2200      	movs	r2, #0
 800ec0a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ec0c:	68fa      	ldr	r2, [r7, #12]
 800ec0e:	490d      	ldr	r1, [pc, #52]	; (800ec44 <f_mount+0x88>)
 800ec10:	69fb      	ldr	r3, [r7, #28]
 800ec12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d002      	beq.n	800ec22 <f_mount+0x66>
 800ec1c:	79fb      	ldrb	r3, [r7, #7]
 800ec1e:	2b01      	cmp	r3, #1
 800ec20:	d001      	beq.n	800ec26 <f_mount+0x6a>
 800ec22:	2300      	movs	r3, #0
 800ec24:	e00a      	b.n	800ec3c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ec26:	f107 010c 	add.w	r1, r7, #12
 800ec2a:	f107 0308 	add.w	r3, r7, #8
 800ec2e:	2200      	movs	r2, #0
 800ec30:	4618      	mov	r0, r3
 800ec32:	f7ff fd0d 	bl	800e650 <find_volume>
 800ec36:	4603      	mov	r3, r0
 800ec38:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ec3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3720      	adds	r7, #32
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}
 800ec44:	200035bc 	.word	0x200035bc

0800ec48 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec54:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ec58:	6018      	str	r0, [r3, #0]
 800ec5a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec5e:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800ec62:	6019      	str	r1, [r3, #0]
 800ec64:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec68:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ec6c:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ec6e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec72:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d101      	bne.n	800ec80 <f_open+0x38>
 800ec7c:	2309      	movs	r3, #9
 800ec7e:	e2a6      	b.n	800f1ce <f_open+0x586>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ec80:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec84:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ec88:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800ec8c:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800ec90:	7812      	ldrb	r2, [r2, #0]
 800ec92:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ec96:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800ec98:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ec9c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eca0:	781a      	ldrb	r2, [r3, #0]
 800eca2:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800eca6:	f107 0308 	add.w	r3, r7, #8
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7ff fcd0 	bl	800e650 <find_volume>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800ecb6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	f040 827a 	bne.w	800f1b4 <f_open+0x56c>
		dj.obj.fs = fs;
 800ecc0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ecc4:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800ecc8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800eccc:	f107 0214 	add.w	r2, r7, #20
 800ecd0:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ecd2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ecd6:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800ecda:	681a      	ldr	r2, [r3, #0]
 800ecdc:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ece0:	4611      	mov	r1, r2
 800ece2:	4618      	mov	r0, r3
 800ece4:	f7ff fba4 	bl	800e430 <follow_path>
 800ece8:	4603      	mov	r3, r0
 800ecea:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ecee:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d11e      	bne.n	800ed34 <f_open+0xec>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ecf6:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800ecfa:	b25b      	sxtb	r3, r3
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	da03      	bge.n	800ed08 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800ed00:	2306      	movs	r3, #6
 800ed02:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800ed06:	e015      	b.n	800ed34 <f_open+0xec>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ed08:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ed0c:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ed10:	781b      	ldrb	r3, [r3, #0]
 800ed12:	f023 0301 	bic.w	r3, r3, #1
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	bf14      	ite	ne
 800ed1a:	2301      	movne	r3, #1
 800ed1c:	2300      	moveq	r3, #0
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	461a      	mov	r2, r3
 800ed22:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ed26:	4611      	mov	r1, r2
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f7fd ff13 	bl	800cb54 <chk_lock>
 800ed2e:	4603      	mov	r3, r0
 800ed30:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ed34:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ed38:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	f003 031c 	and.w	r3, r3, #28
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	f000 80a7 	beq.w	800ee96 <f_open+0x24e>
			if (res != FR_OK) {					/* No file, create new */
 800ed48:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d01f      	beq.n	800ed90 <f_open+0x148>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ed50:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ed54:	2b04      	cmp	r3, #4
 800ed56:	d10e      	bne.n	800ed76 <f_open+0x12e>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ed58:	f7fd ff58 	bl	800cc0c <enq_lock>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d006      	beq.n	800ed70 <f_open+0x128>
 800ed62:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7ff f8b2 	bl	800ded0 <dir_register>
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	e000      	b.n	800ed72 <f_open+0x12a>
 800ed70:	2312      	movs	r3, #18
 800ed72:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ed76:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ed7a:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ed7e:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800ed82:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800ed86:	7812      	ldrb	r2, [r2, #0]
 800ed88:	f042 0208 	orr.w	r2, r2, #8
 800ed8c:	701a      	strb	r2, [r3, #0]
 800ed8e:	e015      	b.n	800edbc <f_open+0x174>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ed90:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800ed94:	f003 0311 	and.w	r3, r3, #17
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d003      	beq.n	800eda4 <f_open+0x15c>
					res = FR_DENIED;
 800ed9c:	2307      	movs	r3, #7
 800ed9e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800eda2:	e00b      	b.n	800edbc <f_open+0x174>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800eda4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eda8:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800edac:	781b      	ldrb	r3, [r3, #0]
 800edae:	f003 0304 	and.w	r3, r3, #4
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d002      	beq.n	800edbc <f_open+0x174>
 800edb6:	2308      	movs	r3, #8
 800edb8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800edbc:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	f040 8088 	bne.w	800eed6 <f_open+0x28e>
 800edc6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800edca:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800edce:	781b      	ldrb	r3, [r3, #0]
 800edd0:	f003 0308 	and.w	r3, r3, #8
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d07e      	beq.n	800eed6 <f_open+0x28e>
				dw = GET_FATTIME();
 800edd8:	f7fd fb62 	bl	800c4a0 <get_fattime>
 800eddc:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ede0:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ede4:	330e      	adds	r3, #14
 800ede6:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800edea:	4618      	mov	r0, r3
 800edec:	f7fd fe08 	bl	800ca00 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800edf0:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800edf4:	3316      	adds	r3, #22
 800edf6:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800edfa:	4618      	mov	r0, r3
 800edfc:	f7fd fe00 	bl	800ca00 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ee00:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ee04:	330b      	adds	r3, #11
 800ee06:	2220      	movs	r2, #32
 800ee08:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ee0a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee0e:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ee12:	4611      	mov	r1, r2
 800ee14:	4618      	mov	r0, r3
 800ee16:	f7fe fdd3 	bl	800d9c0 <ld_clust>
 800ee1a:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ee1e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee22:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800ee26:	2200      	movs	r2, #0
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f7fe fde8 	bl	800d9fe <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ee2e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800ee32:	331c      	adds	r3, #28
 800ee34:	2100      	movs	r1, #0
 800ee36:	4618      	mov	r0, r3
 800ee38:	f7fd fde2 	bl	800ca00 <st_dword>
					fs->wflag = 1;
 800ee3c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee40:	2201      	movs	r2, #1
 800ee42:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ee44:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d044      	beq.n	800eed6 <f_open+0x28e>
						dw = fs->winsect;
 800ee4c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee52:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800ee56:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800ee60:	4618      	mov	r0, r3
 800ee62:	f7fe fad2 	bl	800d40a <remove_chain>
 800ee66:	4603      	mov	r3, r0
 800ee68:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800ee6c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d130      	bne.n	800eed6 <f_open+0x28e>
							res = move_window(fs, dw);
 800ee74:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee78:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f7fe f819 	bl	800ceb4 <move_window>
 800ee82:	4603      	mov	r3, r0
 800ee84:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ee88:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ee8c:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800ee90:	3a01      	subs	r2, #1
 800ee92:	615a      	str	r2, [r3, #20]
 800ee94:	e01f      	b.n	800eed6 <f_open+0x28e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ee96:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d11b      	bne.n	800eed6 <f_open+0x28e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ee9e:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800eea2:	f003 0310 	and.w	r3, r3, #16
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d003      	beq.n	800eeb2 <f_open+0x26a>
					res = FR_NO_FILE;
 800eeaa:	2304      	movs	r3, #4
 800eeac:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800eeb0:	e011      	b.n	800eed6 <f_open+0x28e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800eeb2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eeb6:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eeba:	781b      	ldrb	r3, [r3, #0]
 800eebc:	f003 0302 	and.w	r3, r3, #2
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d008      	beq.n	800eed6 <f_open+0x28e>
 800eec4:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800eec8:	f003 0301 	and.w	r3, r3, #1
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d002      	beq.n	800eed6 <f_open+0x28e>
						res = FR_DENIED;
 800eed0:	2307      	movs	r3, #7
 800eed2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800eed6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d14a      	bne.n	800ef74 <f_open+0x32c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800eede:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eee2:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	f003 0308 	and.w	r3, r3, #8
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d00b      	beq.n	800ef08 <f_open+0x2c0>
				mode |= FA_MODIFIED;
 800eef0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eef4:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eef8:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800eefc:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800ef00:	7812      	ldrb	r2, [r2, #0]
 800ef02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ef06:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ef08:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ef0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef0e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef12:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ef1a:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ef1e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef22:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ef2a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef2e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	f023 0301 	bic.w	r3, r3, #1
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	bf14      	ite	ne
 800ef3c:	2301      	movne	r3, #1
 800ef3e:	2300      	moveq	r3, #0
 800ef40:	b2db      	uxtb	r3, r3
 800ef42:	461a      	mov	r2, r3
 800ef44:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ef48:	4611      	mov	r1, r2
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	f7fd fe80 	bl	800cc50 <inc_lock>
 800ef50:	4602      	mov	r2, r0
 800ef52:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef56:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ef5e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef62:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	691b      	ldr	r3, [r3, #16]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d102      	bne.n	800ef74 <f_open+0x32c>
 800ef6e:	2302      	movs	r3, #2
 800ef70:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ef74:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	f040 811b 	bne.w	800f1b4 <f_open+0x56c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ef7e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800ef82:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800ef86:	4611      	mov	r1, r2
 800ef88:	4618      	mov	r0, r3
 800ef8a:	f7fe fd19 	bl	800d9c0 <ld_clust>
 800ef8e:	4602      	mov	r2, r0
 800ef90:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef94:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ef9c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800efa0:	331c      	adds	r3, #28
 800efa2:	4618      	mov	r0, r3
 800efa4:	f7fd fcee 	bl	800c984 <ld_dword>
 800efa8:	4602      	mov	r2, r0
 800efaa:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efae:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800efb6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efba:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	2200      	movs	r2, #0
 800efc2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800efc4:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800efc8:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efcc:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800efd4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800efd8:	88da      	ldrh	r2, [r3, #6]
 800efda:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efde:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800efe6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efea:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800eff4:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800eff8:	7812      	ldrb	r2, [r2, #0]
 800effa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800effc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f000:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	2200      	movs	r2, #0
 800f008:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f00a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f00e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	2200      	movs	r2, #0
 800f016:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f018:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f01c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	2200      	movs	r2, #0
 800f024:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f026:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f02a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	3330      	adds	r3, #48	; 0x30
 800f032:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f036:	2100      	movs	r1, #0
 800f038:	4618      	mov	r0, r3
 800f03a:	f7fd fd2e 	bl	800ca9a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f03e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f042:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f046:	781b      	ldrb	r3, [r3, #0]
 800f048:	f003 0320 	and.w	r3, r3, #32
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	f000 80b1 	beq.w	800f1b4 <f_open+0x56c>
 800f052:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f056:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	68db      	ldr	r3, [r3, #12]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	f000 80a8 	beq.w	800f1b4 <f_open+0x56c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f064:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f068:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	68da      	ldr	r2, [r3, #12]
 800f070:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f074:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f07c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f080:	895b      	ldrh	r3, [r3, #10]
 800f082:	461a      	mov	r2, r3
 800f084:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f088:	899b      	ldrh	r3, [r3, #12]
 800f08a:	fb02 f303 	mul.w	r3, r2, r3
 800f08e:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f092:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f096:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	689b      	ldr	r3, [r3, #8]
 800f09e:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f0a2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f0a6:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	68db      	ldr	r3, [r3, #12]
 800f0ae:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800f0b2:	e021      	b.n	800f0f8 <f_open+0x4b0>
					clst = get_fat(&fp->obj, clst);
 800f0b4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f0b8:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	f7fd ffb3 	bl	800d02e <get_fat>
 800f0c8:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800f0cc:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800f0d0:	2b01      	cmp	r3, #1
 800f0d2:	d802      	bhi.n	800f0da <f_open+0x492>
 800f0d4:	2302      	movs	r3, #2
 800f0d6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f0da:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800f0de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0e2:	d102      	bne.n	800f0ea <f_open+0x4a2>
 800f0e4:	2301      	movs	r3, #1
 800f0e6:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f0ea:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800f0ee:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800f0f2:	1ad3      	subs	r3, r2, r3
 800f0f4:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800f0f8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d105      	bne.n	800f10c <f_open+0x4c4>
 800f100:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800f104:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800f108:	429a      	cmp	r2, r3
 800f10a:	d8d3      	bhi.n	800f0b4 <f_open+0x46c>
				}
				fp->clust = clst;
 800f10c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f110:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800f11a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f11c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f120:	2b00      	cmp	r3, #0
 800f122:	d147      	bne.n	800f1b4 <f_open+0x56c>
 800f124:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f128:	899b      	ldrh	r3, [r3, #12]
 800f12a:	461a      	mov	r2, r3
 800f12c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800f130:	fbb3 f1f2 	udiv	r1, r3, r2
 800f134:	fb01 f202 	mul.w	r2, r1, r2
 800f138:	1a9b      	subs	r3, r3, r2
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d03a      	beq.n	800f1b4 <f_open+0x56c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f13e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f142:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800f146:	4618      	mov	r0, r3
 800f148:	f7fd ff52 	bl	800cff0 <clust2sect>
 800f14c:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800f150:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800f154:	2b00      	cmp	r3, #0
 800f156:	d103      	bne.n	800f160 <f_open+0x518>
						res = FR_INT_ERR;
 800f158:	2302      	movs	r3, #2
 800f15a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800f15e:	e029      	b.n	800f1b4 <f_open+0x56c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f160:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f164:	899b      	ldrh	r3, [r3, #12]
 800f166:	461a      	mov	r2, r3
 800f168:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800f16c:	fbb3 f2f2 	udiv	r2, r3, r2
 800f170:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800f174:	441a      	add	r2, r3
 800f176:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f17a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f182:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f186:	7858      	ldrb	r0, [r3, #1]
 800f188:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f18c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f196:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f19a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	6a1a      	ldr	r2, [r3, #32]
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	f7fd fb78 	bl	800c898 <disk_read>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d002      	beq.n	800f1b4 <f_open+0x56c>
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f1b4:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d006      	beq.n	800f1ca <f_open+0x582>
 800f1bc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f1c0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f1ca:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	bd80      	pop	{r7, pc}

0800f1d8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b08c      	sub	sp, #48	; 0x30
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	60f8      	str	r0, [r7, #12]
 800f1e0:	60b9      	str	r1, [r7, #8]
 800f1e2:	607a      	str	r2, [r7, #4]
 800f1e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	f107 0210 	add.w	r2, r7, #16
 800f1f6:	4611      	mov	r1, r2
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f7ff fca9 	bl	800eb50 <validate>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f204:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d107      	bne.n	800f21c <f_write+0x44>
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	7d5b      	ldrb	r3, [r3, #21]
 800f210:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f214:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d002      	beq.n	800f222 <f_write+0x4a>
 800f21c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f220:	e16a      	b.n	800f4f8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	7d1b      	ldrb	r3, [r3, #20]
 800f226:	f003 0302 	and.w	r3, r3, #2
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d101      	bne.n	800f232 <f_write+0x5a>
 800f22e:	2307      	movs	r3, #7
 800f230:	e162      	b.n	800f4f8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	699a      	ldr	r2, [r3, #24]
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	441a      	add	r2, r3
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	699b      	ldr	r3, [r3, #24]
 800f23e:	429a      	cmp	r2, r3
 800f240:	f080 814c 	bcs.w	800f4dc <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	699b      	ldr	r3, [r3, #24]
 800f248:	43db      	mvns	r3, r3
 800f24a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f24c:	e146      	b.n	800f4dc <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	699b      	ldr	r3, [r3, #24]
 800f252:	693a      	ldr	r2, [r7, #16]
 800f254:	8992      	ldrh	r2, [r2, #12]
 800f256:	fbb3 f1f2 	udiv	r1, r3, r2
 800f25a:	fb01 f202 	mul.w	r2, r1, r2
 800f25e:	1a9b      	subs	r3, r3, r2
 800f260:	2b00      	cmp	r3, #0
 800f262:	f040 80f1 	bne.w	800f448 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	699b      	ldr	r3, [r3, #24]
 800f26a:	693a      	ldr	r2, [r7, #16]
 800f26c:	8992      	ldrh	r2, [r2, #12]
 800f26e:	fbb3 f3f2 	udiv	r3, r3, r2
 800f272:	693a      	ldr	r2, [r7, #16]
 800f274:	8952      	ldrh	r2, [r2, #10]
 800f276:	3a01      	subs	r2, #1
 800f278:	4013      	ands	r3, r2
 800f27a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f27c:	69bb      	ldr	r3, [r7, #24]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d143      	bne.n	800f30a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	699b      	ldr	r3, [r3, #24]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d10c      	bne.n	800f2a4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	689b      	ldr	r3, [r3, #8]
 800f28e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f292:	2b00      	cmp	r3, #0
 800f294:	d11a      	bne.n	800f2cc <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	2100      	movs	r1, #0
 800f29a:	4618      	mov	r0, r3
 800f29c:	f7fe f91a 	bl	800d4d4 <create_chain>
 800f2a0:	62b8      	str	r0, [r7, #40]	; 0x28
 800f2a2:	e013      	b.n	800f2cc <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d007      	beq.n	800f2bc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	699b      	ldr	r3, [r3, #24]
 800f2b0:	4619      	mov	r1, r3
 800f2b2:	68f8      	ldr	r0, [r7, #12]
 800f2b4:	f7fe f9a6 	bl	800d604 <clmt_clust>
 800f2b8:	62b8      	str	r0, [r7, #40]	; 0x28
 800f2ba:	e007      	b.n	800f2cc <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f2bc:	68fa      	ldr	r2, [r7, #12]
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	69db      	ldr	r3, [r3, #28]
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	4610      	mov	r0, r2
 800f2c6:	f7fe f905 	bl	800d4d4 <create_chain>
 800f2ca:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	f000 8109 	beq.w	800f4e6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2d6:	2b01      	cmp	r3, #1
 800f2d8:	d104      	bne.n	800f2e4 <f_write+0x10c>
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	2202      	movs	r2, #2
 800f2de:	755a      	strb	r2, [r3, #21]
 800f2e0:	2302      	movs	r3, #2
 800f2e2:	e109      	b.n	800f4f8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2ea:	d104      	bne.n	800f2f6 <f_write+0x11e>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	755a      	strb	r2, [r3, #21]
 800f2f2:	2301      	movs	r3, #1
 800f2f4:	e100      	b.n	800f4f8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f2fa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	689b      	ldr	r3, [r3, #8]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d102      	bne.n	800f30a <f_write+0x132>
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f308:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	7d1b      	ldrb	r3, [r3, #20]
 800f30e:	b25b      	sxtb	r3, r3
 800f310:	2b00      	cmp	r3, #0
 800f312:	da18      	bge.n	800f346 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f314:	693b      	ldr	r3, [r7, #16]
 800f316:	7858      	ldrb	r0, [r3, #1]
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	6a1a      	ldr	r2, [r3, #32]
 800f322:	2301      	movs	r3, #1
 800f324:	f7fd fad8 	bl	800c8d8 <disk_write>
 800f328:	4603      	mov	r3, r0
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d004      	beq.n	800f338 <f_write+0x160>
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2201      	movs	r2, #1
 800f332:	755a      	strb	r2, [r3, #21]
 800f334:	2301      	movs	r3, #1
 800f336:	e0df      	b.n	800f4f8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	7d1b      	ldrb	r3, [r3, #20]
 800f33c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f340:	b2da      	uxtb	r2, r3
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f346:	693a      	ldr	r2, [r7, #16]
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	69db      	ldr	r3, [r3, #28]
 800f34c:	4619      	mov	r1, r3
 800f34e:	4610      	mov	r0, r2
 800f350:	f7fd fe4e 	bl	800cff0 <clust2sect>
 800f354:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d104      	bne.n	800f366 <f_write+0x18e>
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	2202      	movs	r2, #2
 800f360:	755a      	strb	r2, [r3, #21]
 800f362:	2302      	movs	r3, #2
 800f364:	e0c8      	b.n	800f4f8 <f_write+0x320>
			sect += csect;
 800f366:	697a      	ldr	r2, [r7, #20]
 800f368:	69bb      	ldr	r3, [r7, #24]
 800f36a:	4413      	add	r3, r2
 800f36c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f36e:	693b      	ldr	r3, [r7, #16]
 800f370:	899b      	ldrh	r3, [r3, #12]
 800f372:	461a      	mov	r2, r3
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	fbb3 f3f2 	udiv	r3, r3, r2
 800f37a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f37c:	6a3b      	ldr	r3, [r7, #32]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d043      	beq.n	800f40a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f382:	69ba      	ldr	r2, [r7, #24]
 800f384:	6a3b      	ldr	r3, [r7, #32]
 800f386:	4413      	add	r3, r2
 800f388:	693a      	ldr	r2, [r7, #16]
 800f38a:	8952      	ldrh	r2, [r2, #10]
 800f38c:	4293      	cmp	r3, r2
 800f38e:	d905      	bls.n	800f39c <f_write+0x1c4>
					cc = fs->csize - csect;
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	895b      	ldrh	r3, [r3, #10]
 800f394:	461a      	mov	r2, r3
 800f396:	69bb      	ldr	r3, [r7, #24]
 800f398:	1ad3      	subs	r3, r2, r3
 800f39a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f39c:	693b      	ldr	r3, [r7, #16]
 800f39e:	7858      	ldrb	r0, [r3, #1]
 800f3a0:	6a3b      	ldr	r3, [r7, #32]
 800f3a2:	697a      	ldr	r2, [r7, #20]
 800f3a4:	69f9      	ldr	r1, [r7, #28]
 800f3a6:	f7fd fa97 	bl	800c8d8 <disk_write>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d004      	beq.n	800f3ba <f_write+0x1e2>
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	755a      	strb	r2, [r3, #21]
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	e09e      	b.n	800f4f8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	6a1a      	ldr	r2, [r3, #32]
 800f3be:	697b      	ldr	r3, [r7, #20]
 800f3c0:	1ad3      	subs	r3, r2, r3
 800f3c2:	6a3a      	ldr	r2, [r7, #32]
 800f3c4:	429a      	cmp	r2, r3
 800f3c6:	d918      	bls.n	800f3fa <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	6a1a      	ldr	r2, [r3, #32]
 800f3d2:	697b      	ldr	r3, [r7, #20]
 800f3d4:	1ad3      	subs	r3, r2, r3
 800f3d6:	693a      	ldr	r2, [r7, #16]
 800f3d8:	8992      	ldrh	r2, [r2, #12]
 800f3da:	fb02 f303 	mul.w	r3, r2, r3
 800f3de:	69fa      	ldr	r2, [r7, #28]
 800f3e0:	18d1      	adds	r1, r2, r3
 800f3e2:	693b      	ldr	r3, [r7, #16]
 800f3e4:	899b      	ldrh	r3, [r3, #12]
 800f3e6:	461a      	mov	r2, r3
 800f3e8:	f7fd fb36 	bl	800ca58 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	7d1b      	ldrb	r3, [r3, #20]
 800f3f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3f4:	b2da      	uxtb	r2, r3
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f3fa:	693b      	ldr	r3, [r7, #16]
 800f3fc:	899b      	ldrh	r3, [r3, #12]
 800f3fe:	461a      	mov	r2, r3
 800f400:	6a3b      	ldr	r3, [r7, #32]
 800f402:	fb02 f303 	mul.w	r3, r2, r3
 800f406:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800f408:	e04b      	b.n	800f4a2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	6a1b      	ldr	r3, [r3, #32]
 800f40e:	697a      	ldr	r2, [r7, #20]
 800f410:	429a      	cmp	r2, r3
 800f412:	d016      	beq.n	800f442 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	699a      	ldr	r2, [r3, #24]
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f41c:	429a      	cmp	r2, r3
 800f41e:	d210      	bcs.n	800f442 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f420:	693b      	ldr	r3, [r7, #16]
 800f422:	7858      	ldrb	r0, [r3, #1]
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f42a:	2301      	movs	r3, #1
 800f42c:	697a      	ldr	r2, [r7, #20]
 800f42e:	f7fd fa33 	bl	800c898 <disk_read>
 800f432:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f434:	2b00      	cmp	r3, #0
 800f436:	d004      	beq.n	800f442 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2201      	movs	r2, #1
 800f43c:	755a      	strb	r2, [r3, #21]
 800f43e:	2301      	movs	r3, #1
 800f440:	e05a      	b.n	800f4f8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	697a      	ldr	r2, [r7, #20]
 800f446:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f448:	693b      	ldr	r3, [r7, #16]
 800f44a:	899b      	ldrh	r3, [r3, #12]
 800f44c:	4618      	mov	r0, r3
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	699b      	ldr	r3, [r3, #24]
 800f452:	693a      	ldr	r2, [r7, #16]
 800f454:	8992      	ldrh	r2, [r2, #12]
 800f456:	fbb3 f1f2 	udiv	r1, r3, r2
 800f45a:	fb01 f202 	mul.w	r2, r1, r2
 800f45e:	1a9b      	subs	r3, r3, r2
 800f460:	1ac3      	subs	r3, r0, r3
 800f462:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	429a      	cmp	r2, r3
 800f46a:	d901      	bls.n	800f470 <f_write+0x298>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	699b      	ldr	r3, [r3, #24]
 800f47a:	693a      	ldr	r2, [r7, #16]
 800f47c:	8992      	ldrh	r2, [r2, #12]
 800f47e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f482:	fb00 f202 	mul.w	r2, r0, r2
 800f486:	1a9b      	subs	r3, r3, r2
 800f488:	440b      	add	r3, r1
 800f48a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f48c:	69f9      	ldr	r1, [r7, #28]
 800f48e:	4618      	mov	r0, r3
 800f490:	f7fd fae2 	bl	800ca58 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	7d1b      	ldrb	r3, [r3, #20]
 800f498:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f49c:	b2da      	uxtb	r2, r3
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f4a2:	69fa      	ldr	r2, [r7, #28]
 800f4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4a6:	4413      	add	r3, r2
 800f4a8:	61fb      	str	r3, [r7, #28]
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	699a      	ldr	r2, [r3, #24]
 800f4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4b0:	441a      	add	r2, r3
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	619a      	str	r2, [r3, #24]
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	68da      	ldr	r2, [r3, #12]
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	699b      	ldr	r3, [r3, #24]
 800f4be:	429a      	cmp	r2, r3
 800f4c0:	bf38      	it	cc
 800f4c2:	461a      	movcc	r2, r3
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	60da      	str	r2, [r3, #12]
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	681a      	ldr	r2, [r3, #0]
 800f4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4ce:	441a      	add	r2, r3
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	601a      	str	r2, [r3, #0]
 800f4d4:	687a      	ldr	r2, [r7, #4]
 800f4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4d8:	1ad3      	subs	r3, r2, r3
 800f4da:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f47f aeb5 	bne.w	800f24e <f_write+0x76>
 800f4e4:	e000      	b.n	800f4e8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f4e6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	7d1b      	ldrb	r3, [r3, #20]
 800f4ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4f0:	b2da      	uxtb	r2, r3
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f4f6:	2300      	movs	r3, #0
}
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	3730      	adds	r7, #48	; 0x30
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b086      	sub	sp, #24
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f107 0208 	add.w	r2, r7, #8
 800f50e:	4611      	mov	r1, r2
 800f510:	4618      	mov	r0, r3
 800f512:	f7ff fb1d 	bl	800eb50 <validate>
 800f516:	4603      	mov	r3, r0
 800f518:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f51a:	7dfb      	ldrb	r3, [r7, #23]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d168      	bne.n	800f5f2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	7d1b      	ldrb	r3, [r3, #20]
 800f524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d062      	beq.n	800f5f2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	7d1b      	ldrb	r3, [r3, #20]
 800f530:	b25b      	sxtb	r3, r3
 800f532:	2b00      	cmp	r3, #0
 800f534:	da15      	bge.n	800f562 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f536:	68bb      	ldr	r3, [r7, #8]
 800f538:	7858      	ldrb	r0, [r3, #1]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	6a1a      	ldr	r2, [r3, #32]
 800f544:	2301      	movs	r3, #1
 800f546:	f7fd f9c7 	bl	800c8d8 <disk_write>
 800f54a:	4603      	mov	r3, r0
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d001      	beq.n	800f554 <f_sync+0x54>
 800f550:	2301      	movs	r3, #1
 800f552:	e04f      	b.n	800f5f4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	7d1b      	ldrb	r3, [r3, #20]
 800f558:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f55c:	b2da      	uxtb	r2, r3
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f562:	f7fc ff9d 	bl	800c4a0 <get_fattime>
 800f566:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f568:	68ba      	ldr	r2, [r7, #8]
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f56e:	4619      	mov	r1, r3
 800f570:	4610      	mov	r0, r2
 800f572:	f7fd fc9f 	bl	800ceb4 <move_window>
 800f576:	4603      	mov	r3, r0
 800f578:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f57a:	7dfb      	ldrb	r3, [r7, #23]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d138      	bne.n	800f5f2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f584:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	330b      	adds	r3, #11
 800f58a:	781a      	ldrb	r2, [r3, #0]
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	330b      	adds	r3, #11
 800f590:	f042 0220 	orr.w	r2, r2, #32
 800f594:	b2d2      	uxtb	r2, r2
 800f596:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	6818      	ldr	r0, [r3, #0]
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	689b      	ldr	r3, [r3, #8]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	68f9      	ldr	r1, [r7, #12]
 800f5a4:	f7fe fa2b 	bl	800d9fe <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	f103 021c 	add.w	r2, r3, #28
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	68db      	ldr	r3, [r3, #12]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	4610      	mov	r0, r2
 800f5b6:	f7fd fa23 	bl	800ca00 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	3316      	adds	r3, #22
 800f5be:	6939      	ldr	r1, [r7, #16]
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	f7fd fa1d 	bl	800ca00 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	3312      	adds	r3, #18
 800f5ca:	2100      	movs	r1, #0
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f7fd f9fc 	bl	800c9ca <st_word>
					fs->wflag = 1;
 800f5d2:	68bb      	ldr	r3, [r7, #8]
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f5d8:	68bb      	ldr	r3, [r7, #8]
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7fd fc98 	bl	800cf10 <sync_fs>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	7d1b      	ldrb	r3, [r3, #20]
 800f5e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f5ec:	b2da      	uxtb	r2, r3
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f5f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	3718      	adds	r7, #24
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bd80      	pop	{r7, pc}

0800f5fc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b084      	sub	sp, #16
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f604:	6878      	ldr	r0, [r7, #4]
 800f606:	f7ff ff7b 	bl	800f500 <f_sync>
 800f60a:	4603      	mov	r3, r0
 800f60c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f60e:	7bfb      	ldrb	r3, [r7, #15]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d118      	bne.n	800f646 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f107 0208 	add.w	r2, r7, #8
 800f61a:	4611      	mov	r1, r2
 800f61c:	4618      	mov	r0, r3
 800f61e:	f7ff fa97 	bl	800eb50 <validate>
 800f622:	4603      	mov	r3, r0
 800f624:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f626:	7bfb      	ldrb	r3, [r7, #15]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d10c      	bne.n	800f646 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	691b      	ldr	r3, [r3, #16]
 800f630:	4618      	mov	r0, r3
 800f632:	f7fd fb9b 	bl	800cd6c <dec_lock>
 800f636:	4603      	mov	r3, r0
 800f638:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f63a:	7bfb      	ldrb	r3, [r7, #15]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d102      	bne.n	800f646 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2200      	movs	r2, #0
 800f644:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f646:	7bfb      	ldrb	r3, [r7, #15]
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3710      	adds	r7, #16
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bd80      	pop	{r7, pc}

0800f650 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800f650:	b580      	push	{r7, lr}
 800f652:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 800f656:	af00      	add	r7, sp, #0
 800f658:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f65c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f660:	6018      	str	r0, [r3, #0]
 800f662:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f666:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 800f66a:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800f66c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f670:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d101      	bne.n	800f67e <f_opendir+0x2e>
 800f67a:	2309      	movs	r3, #9
 800f67c:	e0a0      	b.n	800f7c0 <f_opendir+0x170>

	/* Get logical drive */
	obj = &dp->obj;
 800f67e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f682:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	res = find_volume(&path, &fs, 0);
 800f68c:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 800f690:	463b      	mov	r3, r7
 800f692:	2200      	movs	r2, #0
 800f694:	4618      	mov	r0, r3
 800f696:	f7fe ffdb 	bl	800e650 <find_volume>
 800f69a:	4603      	mov	r3, r0
 800f69c:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
	if (res == FR_OK) {
 800f6a0:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	f040 8081 	bne.w	800f7ac <f_opendir+0x15c>
		obj->fs = fs;
 800f6aa:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800f6ae:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f6b2:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800f6b4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800f6b8:	f107 020c 	add.w	r2, r7, #12
 800f6bc:	611a      	str	r2, [r3, #16]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f6be:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f6c2:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 800f6c6:	681a      	ldr	r2, [r3, #0]
 800f6c8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f6cc:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f6d0:	4611      	mov	r1, r2
 800f6d2:	6818      	ldr	r0, [r3, #0]
 800f6d4:	f7fe feac 	bl	800e430 <follow_path>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
		if (res == FR_OK) {						/* Follow completed */
 800f6de:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d15b      	bne.n	800f79e <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800f6e6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f6ea:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f6f4:	b25b      	sxtb	r3, r3
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	db1a      	blt.n	800f730 <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800f6fa:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f6fe:	799b      	ldrb	r3, [r3, #6]
 800f700:	f003 0310 	and.w	r3, r3, #16
 800f704:	2b00      	cmp	r3, #0
 800f706:	d010      	beq.n	800f72a <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800f708:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800f70c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f710:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	6a1b      	ldr	r3, [r3, #32]
 800f718:	4619      	mov	r1, r3
 800f71a:	4610      	mov	r0, r2
 800f71c:	f7fe f950 	bl	800d9c0 <ld_clust>
 800f720:	4602      	mov	r2, r0
 800f722:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f726:	609a      	str	r2, [r3, #8]
 800f728:	e002      	b.n	800f730 <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800f72a:	2305      	movs	r3, #5
 800f72c:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
				}
			}
			if (res == FR_OK) {
 800f730:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f734:	2b00      	cmp	r3, #0
 800f736:	d132      	bne.n	800f79e <f_opendir+0x14e>
				obj->id = fs->id;
 800f738:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800f73c:	88da      	ldrh	r2, [r3, #6]
 800f73e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f742:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f744:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f748:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f74c:	2100      	movs	r1, #0
 800f74e:	6818      	ldr	r0, [r3, #0]
 800f750:	f7fd ff90 	bl	800d674 <dir_sdi>
 800f754:	4603      	mov	r3, r0
 800f756:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800f75a:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d11d      	bne.n	800f79e <f_opendir+0x14e>
					if (obj->sclust) {
 800f762:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d014      	beq.n	800f796 <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800f76c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f770:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 800f774:	2100      	movs	r1, #0
 800f776:	6818      	ldr	r0, [r3, #0]
 800f778:	f7fd fa6a 	bl	800cc50 <inc_lock>
 800f77c:	4602      	mov	r2, r0
 800f77e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f782:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f784:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f788:	691b      	ldr	r3, [r3, #16]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d107      	bne.n	800f79e <f_opendir+0x14e>
 800f78e:	2312      	movs	r3, #18
 800f790:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
 800f794:	e003      	b.n	800f79e <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800f796:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f79a:	2200      	movs	r2, #0
 800f79c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800f79e:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f7a2:	2b04      	cmp	r3, #4
 800f7a4:	d102      	bne.n	800f7ac <f_opendir+0x15c>
 800f7a6:	2305      	movs	r3, #5
 800f7a8:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800f7ac:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d003      	beq.n	800f7bc <f_opendir+0x16c>
 800f7b4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f7bc:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f507 7706 	add.w	r7, r7, #536	; 0x218
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}

0800f7ca <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800f7ca:	b580      	push	{r7, lr}
 800f7cc:	b084      	sub	sp, #16
 800f7ce:	af00      	add	r7, sp, #0
 800f7d0:	6078      	str	r0, [r7, #4]
 800f7d2:	460b      	mov	r3, r1
 800f7d4:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800f7d6:	78fb      	ldrb	r3, [r7, #3]
 800f7d8:	2b0a      	cmp	r3, #10
 800f7da:	d103      	bne.n	800f7e4 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800f7dc:	210d      	movs	r1, #13
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f7ff fff3 	bl	800f7ca <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	685b      	ldr	r3, [r3, #4]
 800f7e8:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	db25      	blt.n	800f83c <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	1c5a      	adds	r2, r3, #1
 800f7f4:	60fa      	str	r2, [r7, #12]
 800f7f6:	687a      	ldr	r2, [r7, #4]
 800f7f8:	4413      	add	r3, r2
 800f7fa:	78fa      	ldrb	r2, [r7, #3]
 800f7fc:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	2b3c      	cmp	r3, #60	; 0x3c
 800f802:	dd12      	ble.n	800f82a <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	6818      	ldr	r0, [r3, #0]
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	f103 010c 	add.w	r1, r3, #12
 800f80e:	68fa      	ldr	r2, [r7, #12]
 800f810:	f107 0308 	add.w	r3, r7, #8
 800f814:	f7ff fce0 	bl	800f1d8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800f818:	68ba      	ldr	r2, [r7, #8]
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	429a      	cmp	r2, r3
 800f81e:	d101      	bne.n	800f824 <putc_bfd+0x5a>
 800f820:	2300      	movs	r3, #0
 800f822:	e001      	b.n	800f828 <putc_bfd+0x5e>
 800f824:	f04f 33ff 	mov.w	r3, #4294967295
 800f828:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	689b      	ldr	r3, [r3, #8]
 800f834:	1c5a      	adds	r2, r3, #1
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	609a      	str	r2, [r3, #8]
 800f83a:	e000      	b.n	800f83e <putc_bfd+0x74>
	if (i < 0) return;
 800f83c:	bf00      	nop
}
 800f83e:	3710      	adds	r7, #16
 800f840:	46bd      	mov	sp, r7
 800f842:	bd80      	pop	{r7, pc}

0800f844 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	685b      	ldr	r3, [r3, #4]
 800f850:	2b00      	cmp	r3, #0
 800f852:	db16      	blt.n	800f882 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6818      	ldr	r0, [r3, #0]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	f103 010c 	add.w	r1, r3, #12
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	685b      	ldr	r3, [r3, #4]
 800f862:	461a      	mov	r2, r3
 800f864:	f107 030c 	add.w	r3, r7, #12
 800f868:	f7ff fcb6 	bl	800f1d8 <f_write>
 800f86c:	4603      	mov	r3, r0
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d107      	bne.n	800f882 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	685b      	ldr	r3, [r3, #4]
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	4293      	cmp	r3, r2
 800f87a:	d102      	bne.n	800f882 <putc_flush+0x3e>
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	689b      	ldr	r3, [r3, #8]
 800f880:	e001      	b.n	800f886 <putc_flush+0x42>
	return EOF;
 800f882:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f886:	4618      	mov	r0, r3
 800f888:	3710      	adds	r7, #16
 800f88a:	46bd      	mov	sp, r7
 800f88c:	bd80      	pop	{r7, pc}

0800f88e <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800f88e:	b480      	push	{r7}
 800f890:	b083      	sub	sp, #12
 800f892:	af00      	add	r7, sp, #0
 800f894:	6078      	str	r0, [r7, #4]
 800f896:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	683a      	ldr	r2, [r7, #0]
 800f89c:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	605a      	str	r2, [r3, #4]
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	685a      	ldr	r2, [r3, #4]
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	609a      	str	r2, [r3, #8]
}
 800f8ac:	bf00      	nop
 800f8ae:	370c      	adds	r7, #12
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b6:	4770      	bx	lr

0800f8b8 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b096      	sub	sp, #88	; 0x58
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800f8c2:	f107 030c 	add.w	r3, r7, #12
 800f8c6:	6839      	ldr	r1, [r7, #0]
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f7ff ffe0 	bl	800f88e <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800f8ce:	e009      	b.n	800f8e4 <f_puts+0x2c>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	1c5a      	adds	r2, r3, #1
 800f8d4:	607a      	str	r2, [r7, #4]
 800f8d6:	781a      	ldrb	r2, [r3, #0]
 800f8d8:	f107 030c 	add.w	r3, r7, #12
 800f8dc:	4611      	mov	r1, r2
 800f8de:	4618      	mov	r0, r3
 800f8e0:	f7ff ff73 	bl	800f7ca <putc_bfd>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	781b      	ldrb	r3, [r3, #0]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d1f1      	bne.n	800f8d0 <f_puts+0x18>
	return putc_flush(&pb);
 800f8ec:	f107 030c 	add.w	r3, r7, #12
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	f7ff ffa7 	bl	800f844 <putc_flush>
 800f8f6:	4603      	mov	r3, r0
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3758      	adds	r7, #88	; 0x58
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f900:	b480      	push	{r7}
 800f902:	b087      	sub	sp, #28
 800f904:	af00      	add	r7, sp, #0
 800f906:	60f8      	str	r0, [r7, #12]
 800f908:	60b9      	str	r1, [r7, #8]
 800f90a:	4613      	mov	r3, r2
 800f90c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f90e:	2301      	movs	r3, #1
 800f910:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f912:	2300      	movs	r3, #0
 800f914:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f916:	4b1f      	ldr	r3, [pc, #124]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f918:	7a5b      	ldrb	r3, [r3, #9]
 800f91a:	b2db      	uxtb	r3, r3
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d131      	bne.n	800f984 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f920:	4b1c      	ldr	r3, [pc, #112]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f922:	7a5b      	ldrb	r3, [r3, #9]
 800f924:	b2db      	uxtb	r3, r3
 800f926:	461a      	mov	r2, r3
 800f928:	4b1a      	ldr	r3, [pc, #104]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f92a:	2100      	movs	r1, #0
 800f92c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f92e:	4b19      	ldr	r3, [pc, #100]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f930:	7a5b      	ldrb	r3, [r3, #9]
 800f932:	b2db      	uxtb	r3, r3
 800f934:	4a17      	ldr	r2, [pc, #92]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f936:	009b      	lsls	r3, r3, #2
 800f938:	4413      	add	r3, r2
 800f93a:	68fa      	ldr	r2, [r7, #12]
 800f93c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f93e:	4b15      	ldr	r3, [pc, #84]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f940:	7a5b      	ldrb	r3, [r3, #9]
 800f942:	b2db      	uxtb	r3, r3
 800f944:	461a      	mov	r2, r3
 800f946:	4b13      	ldr	r3, [pc, #76]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f948:	4413      	add	r3, r2
 800f94a:	79fa      	ldrb	r2, [r7, #7]
 800f94c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f94e:	4b11      	ldr	r3, [pc, #68]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f950:	7a5b      	ldrb	r3, [r3, #9]
 800f952:	b2db      	uxtb	r3, r3
 800f954:	1c5a      	adds	r2, r3, #1
 800f956:	b2d1      	uxtb	r1, r2
 800f958:	4a0e      	ldr	r2, [pc, #56]	; (800f994 <FATFS_LinkDriverEx+0x94>)
 800f95a:	7251      	strb	r1, [r2, #9]
 800f95c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f95e:	7dbb      	ldrb	r3, [r7, #22]
 800f960:	3330      	adds	r3, #48	; 0x30
 800f962:	b2da      	uxtb	r2, r3
 800f964:	68bb      	ldr	r3, [r7, #8]
 800f966:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	3301      	adds	r3, #1
 800f96c:	223a      	movs	r2, #58	; 0x3a
 800f96e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f970:	68bb      	ldr	r3, [r7, #8]
 800f972:	3302      	adds	r3, #2
 800f974:	222f      	movs	r2, #47	; 0x2f
 800f976:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	3303      	adds	r3, #3
 800f97c:	2200      	movs	r2, #0
 800f97e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f980:	2300      	movs	r3, #0
 800f982:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f984:	7dfb      	ldrb	r3, [r7, #23]
}
 800f986:	4618      	mov	r0, r3
 800f988:	371c      	adds	r7, #28
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	200035e4 	.word	0x200035e4

0800f998 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f998:	b580      	push	{r7, lr}
 800f99a:	b082      	sub	sp, #8
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	6839      	ldr	r1, [r7, #0]
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f7ff ffaa 	bl	800f900 <FATFS_LinkDriverEx>
 800f9ac:	4603      	mov	r3, r0
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3708      	adds	r7, #8
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}
	...

0800f9b8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f9b8:	b480      	push	{r7}
 800f9ba:	b085      	sub	sp, #20
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	4603      	mov	r3, r0
 800f9c0:	6039      	str	r1, [r7, #0]
 800f9c2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f9c4:	88fb      	ldrh	r3, [r7, #6]
 800f9c6:	2b7f      	cmp	r3, #127	; 0x7f
 800f9c8:	d802      	bhi.n	800f9d0 <ff_convert+0x18>
		c = chr;
 800f9ca:	88fb      	ldrh	r3, [r7, #6]
 800f9cc:	81fb      	strh	r3, [r7, #14]
 800f9ce:	e025      	b.n	800fa1c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d00b      	beq.n	800f9ee <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f9d6:	88fb      	ldrh	r3, [r7, #6]
 800f9d8:	2bff      	cmp	r3, #255	; 0xff
 800f9da:	d805      	bhi.n	800f9e8 <ff_convert+0x30>
 800f9dc:	88fb      	ldrh	r3, [r7, #6]
 800f9de:	3b80      	subs	r3, #128	; 0x80
 800f9e0:	4a12      	ldr	r2, [pc, #72]	; (800fa2c <ff_convert+0x74>)
 800f9e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9e6:	e000      	b.n	800f9ea <ff_convert+0x32>
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	81fb      	strh	r3, [r7, #14]
 800f9ec:	e016      	b.n	800fa1c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	81fb      	strh	r3, [r7, #14]
 800f9f2:	e009      	b.n	800fa08 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f9f4:	89fb      	ldrh	r3, [r7, #14]
 800f9f6:	4a0d      	ldr	r2, [pc, #52]	; (800fa2c <ff_convert+0x74>)
 800f9f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9fc:	88fa      	ldrh	r2, [r7, #6]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d006      	beq.n	800fa10 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800fa02:	89fb      	ldrh	r3, [r7, #14]
 800fa04:	3301      	adds	r3, #1
 800fa06:	81fb      	strh	r3, [r7, #14]
 800fa08:	89fb      	ldrh	r3, [r7, #14]
 800fa0a:	2b7f      	cmp	r3, #127	; 0x7f
 800fa0c:	d9f2      	bls.n	800f9f4 <ff_convert+0x3c>
 800fa0e:	e000      	b.n	800fa12 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800fa10:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800fa12:	89fb      	ldrh	r3, [r7, #14]
 800fa14:	3380      	adds	r3, #128	; 0x80
 800fa16:	b29b      	uxth	r3, r3
 800fa18:	b2db      	uxtb	r3, r3
 800fa1a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800fa1c:	89fb      	ldrh	r3, [r7, #14]
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	3714      	adds	r7, #20
 800fa22:	46bd      	mov	sp, r7
 800fa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa28:	4770      	bx	lr
 800fa2a:	bf00      	nop
 800fa2c:	08015530 	.word	0x08015530

0800fa30 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800fa30:	b480      	push	{r7}
 800fa32:	b087      	sub	sp, #28
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	4603      	mov	r3, r0
 800fa38:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800fa3a:	88fb      	ldrh	r3, [r7, #6]
 800fa3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fa40:	d201      	bcs.n	800fa46 <ff_wtoupper+0x16>
 800fa42:	4b3e      	ldr	r3, [pc, #248]	; (800fb3c <ff_wtoupper+0x10c>)
 800fa44:	e000      	b.n	800fa48 <ff_wtoupper+0x18>
 800fa46:	4b3e      	ldr	r3, [pc, #248]	; (800fb40 <ff_wtoupper+0x110>)
 800fa48:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	1c9a      	adds	r2, r3, #2
 800fa4e:	617a      	str	r2, [r7, #20]
 800fa50:	881b      	ldrh	r3, [r3, #0]
 800fa52:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800fa54:	8a7b      	ldrh	r3, [r7, #18]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d068      	beq.n	800fb2c <ff_wtoupper+0xfc>
 800fa5a:	88fa      	ldrh	r2, [r7, #6]
 800fa5c:	8a7b      	ldrh	r3, [r7, #18]
 800fa5e:	429a      	cmp	r2, r3
 800fa60:	d364      	bcc.n	800fb2c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800fa62:	697b      	ldr	r3, [r7, #20]
 800fa64:	1c9a      	adds	r2, r3, #2
 800fa66:	617a      	str	r2, [r7, #20]
 800fa68:	881b      	ldrh	r3, [r3, #0]
 800fa6a:	823b      	strh	r3, [r7, #16]
 800fa6c:	8a3b      	ldrh	r3, [r7, #16]
 800fa6e:	0a1b      	lsrs	r3, r3, #8
 800fa70:	81fb      	strh	r3, [r7, #14]
 800fa72:	8a3b      	ldrh	r3, [r7, #16]
 800fa74:	b2db      	uxtb	r3, r3
 800fa76:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800fa78:	88fa      	ldrh	r2, [r7, #6]
 800fa7a:	8a79      	ldrh	r1, [r7, #18]
 800fa7c:	8a3b      	ldrh	r3, [r7, #16]
 800fa7e:	440b      	add	r3, r1
 800fa80:	429a      	cmp	r2, r3
 800fa82:	da49      	bge.n	800fb18 <ff_wtoupper+0xe8>
			switch (cmd) {
 800fa84:	89fb      	ldrh	r3, [r7, #14]
 800fa86:	2b08      	cmp	r3, #8
 800fa88:	d84f      	bhi.n	800fb2a <ff_wtoupper+0xfa>
 800fa8a:	a201      	add	r2, pc, #4	; (adr r2, 800fa90 <ff_wtoupper+0x60>)
 800fa8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa90:	0800fab5 	.word	0x0800fab5
 800fa94:	0800fac7 	.word	0x0800fac7
 800fa98:	0800fadd 	.word	0x0800fadd
 800fa9c:	0800fae5 	.word	0x0800fae5
 800faa0:	0800faed 	.word	0x0800faed
 800faa4:	0800faf5 	.word	0x0800faf5
 800faa8:	0800fafd 	.word	0x0800fafd
 800faac:	0800fb05 	.word	0x0800fb05
 800fab0:	0800fb0d 	.word	0x0800fb0d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800fab4:	88fa      	ldrh	r2, [r7, #6]
 800fab6:	8a7b      	ldrh	r3, [r7, #18]
 800fab8:	1ad3      	subs	r3, r2, r3
 800faba:	005b      	lsls	r3, r3, #1
 800fabc:	697a      	ldr	r2, [r7, #20]
 800fabe:	4413      	add	r3, r2
 800fac0:	881b      	ldrh	r3, [r3, #0]
 800fac2:	80fb      	strh	r3, [r7, #6]
 800fac4:	e027      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800fac6:	88fa      	ldrh	r2, [r7, #6]
 800fac8:	8a7b      	ldrh	r3, [r7, #18]
 800faca:	1ad3      	subs	r3, r2, r3
 800facc:	b29b      	uxth	r3, r3
 800face:	f003 0301 	and.w	r3, r3, #1
 800fad2:	b29b      	uxth	r3, r3
 800fad4:	88fa      	ldrh	r2, [r7, #6]
 800fad6:	1ad3      	subs	r3, r2, r3
 800fad8:	80fb      	strh	r3, [r7, #6]
 800fada:	e01c      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800fadc:	88fb      	ldrh	r3, [r7, #6]
 800fade:	3b10      	subs	r3, #16
 800fae0:	80fb      	strh	r3, [r7, #6]
 800fae2:	e018      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800fae4:	88fb      	ldrh	r3, [r7, #6]
 800fae6:	3b20      	subs	r3, #32
 800fae8:	80fb      	strh	r3, [r7, #6]
 800faea:	e014      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800faec:	88fb      	ldrh	r3, [r7, #6]
 800faee:	3b30      	subs	r3, #48	; 0x30
 800faf0:	80fb      	strh	r3, [r7, #6]
 800faf2:	e010      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800faf4:	88fb      	ldrh	r3, [r7, #6]
 800faf6:	3b1a      	subs	r3, #26
 800faf8:	80fb      	strh	r3, [r7, #6]
 800fafa:	e00c      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800fafc:	88fb      	ldrh	r3, [r7, #6]
 800fafe:	3308      	adds	r3, #8
 800fb00:	80fb      	strh	r3, [r7, #6]
 800fb02:	e008      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800fb04:	88fb      	ldrh	r3, [r7, #6]
 800fb06:	3b50      	subs	r3, #80	; 0x50
 800fb08:	80fb      	strh	r3, [r7, #6]
 800fb0a:	e004      	b.n	800fb16 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800fb0c:	88fb      	ldrh	r3, [r7, #6]
 800fb0e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800fb12:	80fb      	strh	r3, [r7, #6]
 800fb14:	bf00      	nop
			}
			break;
 800fb16:	e008      	b.n	800fb2a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800fb18:	89fb      	ldrh	r3, [r7, #14]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d195      	bne.n	800fa4a <ff_wtoupper+0x1a>
 800fb1e:	8a3b      	ldrh	r3, [r7, #16]
 800fb20:	005b      	lsls	r3, r3, #1
 800fb22:	697a      	ldr	r2, [r7, #20]
 800fb24:	4413      	add	r3, r2
 800fb26:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800fb28:	e78f      	b.n	800fa4a <ff_wtoupper+0x1a>
			break;
 800fb2a:	bf00      	nop
	}

	return chr;
 800fb2c:	88fb      	ldrh	r3, [r7, #6]
}
 800fb2e:	4618      	mov	r0, r3
 800fb30:	371c      	adds	r7, #28
 800fb32:	46bd      	mov	sp, r7
 800fb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb38:	4770      	bx	lr
 800fb3a:	bf00      	nop
 800fb3c:	08015630 	.word	0x08015630
 800fb40:	08015824 	.word	0x08015824

0800fb44 <atoi>:
 800fb44:	220a      	movs	r2, #10
 800fb46:	2100      	movs	r1, #0
 800fb48:	f000 bfb2 	b.w	8010ab0 <strtol>

0800fb4c <malloc>:
 800fb4c:	4b02      	ldr	r3, [pc, #8]	; (800fb58 <malloc+0xc>)
 800fb4e:	4601      	mov	r1, r0
 800fb50:	6818      	ldr	r0, [r3, #0]
 800fb52:	f000 b82b 	b.w	800fbac <_malloc_r>
 800fb56:	bf00      	nop
 800fb58:	200001f0 	.word	0x200001f0

0800fb5c <free>:
 800fb5c:	4b02      	ldr	r3, [pc, #8]	; (800fb68 <free+0xc>)
 800fb5e:	4601      	mov	r1, r0
 800fb60:	6818      	ldr	r0, [r3, #0]
 800fb62:	f002 be0f 	b.w	8012784 <_free_r>
 800fb66:	bf00      	nop
 800fb68:	200001f0 	.word	0x200001f0

0800fb6c <sbrk_aligned>:
 800fb6c:	b570      	push	{r4, r5, r6, lr}
 800fb6e:	4e0e      	ldr	r6, [pc, #56]	; (800fba8 <sbrk_aligned+0x3c>)
 800fb70:	460c      	mov	r4, r1
 800fb72:	6831      	ldr	r1, [r6, #0]
 800fb74:	4605      	mov	r5, r0
 800fb76:	b911      	cbnz	r1, 800fb7e <sbrk_aligned+0x12>
 800fb78:	f001 fef6 	bl	8011968 <_sbrk_r>
 800fb7c:	6030      	str	r0, [r6, #0]
 800fb7e:	4621      	mov	r1, r4
 800fb80:	4628      	mov	r0, r5
 800fb82:	f001 fef1 	bl	8011968 <_sbrk_r>
 800fb86:	1c43      	adds	r3, r0, #1
 800fb88:	d00a      	beq.n	800fba0 <sbrk_aligned+0x34>
 800fb8a:	1cc4      	adds	r4, r0, #3
 800fb8c:	f024 0403 	bic.w	r4, r4, #3
 800fb90:	42a0      	cmp	r0, r4
 800fb92:	d007      	beq.n	800fba4 <sbrk_aligned+0x38>
 800fb94:	1a21      	subs	r1, r4, r0
 800fb96:	4628      	mov	r0, r5
 800fb98:	f001 fee6 	bl	8011968 <_sbrk_r>
 800fb9c:	3001      	adds	r0, #1
 800fb9e:	d101      	bne.n	800fba4 <sbrk_aligned+0x38>
 800fba0:	f04f 34ff 	mov.w	r4, #4294967295
 800fba4:	4620      	mov	r0, r4
 800fba6:	bd70      	pop	{r4, r5, r6, pc}
 800fba8:	200035f4 	.word	0x200035f4

0800fbac <_malloc_r>:
 800fbac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbb0:	1ccd      	adds	r5, r1, #3
 800fbb2:	f025 0503 	bic.w	r5, r5, #3
 800fbb6:	3508      	adds	r5, #8
 800fbb8:	2d0c      	cmp	r5, #12
 800fbba:	bf38      	it	cc
 800fbbc:	250c      	movcc	r5, #12
 800fbbe:	2d00      	cmp	r5, #0
 800fbc0:	4607      	mov	r7, r0
 800fbc2:	db01      	blt.n	800fbc8 <_malloc_r+0x1c>
 800fbc4:	42a9      	cmp	r1, r5
 800fbc6:	d905      	bls.n	800fbd4 <_malloc_r+0x28>
 800fbc8:	230c      	movs	r3, #12
 800fbca:	603b      	str	r3, [r7, #0]
 800fbcc:	2600      	movs	r6, #0
 800fbce:	4630      	mov	r0, r6
 800fbd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbd4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800fca8 <_malloc_r+0xfc>
 800fbd8:	f000 f868 	bl	800fcac <__malloc_lock>
 800fbdc:	f8d8 3000 	ldr.w	r3, [r8]
 800fbe0:	461c      	mov	r4, r3
 800fbe2:	bb5c      	cbnz	r4, 800fc3c <_malloc_r+0x90>
 800fbe4:	4629      	mov	r1, r5
 800fbe6:	4638      	mov	r0, r7
 800fbe8:	f7ff ffc0 	bl	800fb6c <sbrk_aligned>
 800fbec:	1c43      	adds	r3, r0, #1
 800fbee:	4604      	mov	r4, r0
 800fbf0:	d155      	bne.n	800fc9e <_malloc_r+0xf2>
 800fbf2:	f8d8 4000 	ldr.w	r4, [r8]
 800fbf6:	4626      	mov	r6, r4
 800fbf8:	2e00      	cmp	r6, #0
 800fbfa:	d145      	bne.n	800fc88 <_malloc_r+0xdc>
 800fbfc:	2c00      	cmp	r4, #0
 800fbfe:	d048      	beq.n	800fc92 <_malloc_r+0xe6>
 800fc00:	6823      	ldr	r3, [r4, #0]
 800fc02:	4631      	mov	r1, r6
 800fc04:	4638      	mov	r0, r7
 800fc06:	eb04 0903 	add.w	r9, r4, r3
 800fc0a:	f001 fead 	bl	8011968 <_sbrk_r>
 800fc0e:	4581      	cmp	r9, r0
 800fc10:	d13f      	bne.n	800fc92 <_malloc_r+0xe6>
 800fc12:	6821      	ldr	r1, [r4, #0]
 800fc14:	1a6d      	subs	r5, r5, r1
 800fc16:	4629      	mov	r1, r5
 800fc18:	4638      	mov	r0, r7
 800fc1a:	f7ff ffa7 	bl	800fb6c <sbrk_aligned>
 800fc1e:	3001      	adds	r0, #1
 800fc20:	d037      	beq.n	800fc92 <_malloc_r+0xe6>
 800fc22:	6823      	ldr	r3, [r4, #0]
 800fc24:	442b      	add	r3, r5
 800fc26:	6023      	str	r3, [r4, #0]
 800fc28:	f8d8 3000 	ldr.w	r3, [r8]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d038      	beq.n	800fca2 <_malloc_r+0xf6>
 800fc30:	685a      	ldr	r2, [r3, #4]
 800fc32:	42a2      	cmp	r2, r4
 800fc34:	d12b      	bne.n	800fc8e <_malloc_r+0xe2>
 800fc36:	2200      	movs	r2, #0
 800fc38:	605a      	str	r2, [r3, #4]
 800fc3a:	e00f      	b.n	800fc5c <_malloc_r+0xb0>
 800fc3c:	6822      	ldr	r2, [r4, #0]
 800fc3e:	1b52      	subs	r2, r2, r5
 800fc40:	d41f      	bmi.n	800fc82 <_malloc_r+0xd6>
 800fc42:	2a0b      	cmp	r2, #11
 800fc44:	d917      	bls.n	800fc76 <_malloc_r+0xca>
 800fc46:	1961      	adds	r1, r4, r5
 800fc48:	42a3      	cmp	r3, r4
 800fc4a:	6025      	str	r5, [r4, #0]
 800fc4c:	bf18      	it	ne
 800fc4e:	6059      	strne	r1, [r3, #4]
 800fc50:	6863      	ldr	r3, [r4, #4]
 800fc52:	bf08      	it	eq
 800fc54:	f8c8 1000 	streq.w	r1, [r8]
 800fc58:	5162      	str	r2, [r4, r5]
 800fc5a:	604b      	str	r3, [r1, #4]
 800fc5c:	4638      	mov	r0, r7
 800fc5e:	f104 060b 	add.w	r6, r4, #11
 800fc62:	f000 f829 	bl	800fcb8 <__malloc_unlock>
 800fc66:	f026 0607 	bic.w	r6, r6, #7
 800fc6a:	1d23      	adds	r3, r4, #4
 800fc6c:	1af2      	subs	r2, r6, r3
 800fc6e:	d0ae      	beq.n	800fbce <_malloc_r+0x22>
 800fc70:	1b9b      	subs	r3, r3, r6
 800fc72:	50a3      	str	r3, [r4, r2]
 800fc74:	e7ab      	b.n	800fbce <_malloc_r+0x22>
 800fc76:	42a3      	cmp	r3, r4
 800fc78:	6862      	ldr	r2, [r4, #4]
 800fc7a:	d1dd      	bne.n	800fc38 <_malloc_r+0x8c>
 800fc7c:	f8c8 2000 	str.w	r2, [r8]
 800fc80:	e7ec      	b.n	800fc5c <_malloc_r+0xb0>
 800fc82:	4623      	mov	r3, r4
 800fc84:	6864      	ldr	r4, [r4, #4]
 800fc86:	e7ac      	b.n	800fbe2 <_malloc_r+0x36>
 800fc88:	4634      	mov	r4, r6
 800fc8a:	6876      	ldr	r6, [r6, #4]
 800fc8c:	e7b4      	b.n	800fbf8 <_malloc_r+0x4c>
 800fc8e:	4613      	mov	r3, r2
 800fc90:	e7cc      	b.n	800fc2c <_malloc_r+0x80>
 800fc92:	230c      	movs	r3, #12
 800fc94:	603b      	str	r3, [r7, #0]
 800fc96:	4638      	mov	r0, r7
 800fc98:	f000 f80e 	bl	800fcb8 <__malloc_unlock>
 800fc9c:	e797      	b.n	800fbce <_malloc_r+0x22>
 800fc9e:	6025      	str	r5, [r4, #0]
 800fca0:	e7dc      	b.n	800fc5c <_malloc_r+0xb0>
 800fca2:	605b      	str	r3, [r3, #4]
 800fca4:	deff      	udf	#255	; 0xff
 800fca6:	bf00      	nop
 800fca8:	200035f0 	.word	0x200035f0

0800fcac <__malloc_lock>:
 800fcac:	4801      	ldr	r0, [pc, #4]	; (800fcb4 <__malloc_lock+0x8>)
 800fcae:	f001 bea8 	b.w	8011a02 <__retarget_lock_acquire_recursive>
 800fcb2:	bf00      	nop
 800fcb4:	20003738 	.word	0x20003738

0800fcb8 <__malloc_unlock>:
 800fcb8:	4801      	ldr	r0, [pc, #4]	; (800fcc0 <__malloc_unlock+0x8>)
 800fcba:	f001 bea3 	b.w	8011a04 <__retarget_lock_release_recursive>
 800fcbe:	bf00      	nop
 800fcc0:	20003738 	.word	0x20003738

0800fcc4 <sulp>:
 800fcc4:	b570      	push	{r4, r5, r6, lr}
 800fcc6:	4604      	mov	r4, r0
 800fcc8:	460d      	mov	r5, r1
 800fcca:	ec45 4b10 	vmov	d0, r4, r5
 800fcce:	4616      	mov	r6, r2
 800fcd0:	f003 fc7a 	bl	80135c8 <__ulp>
 800fcd4:	ec51 0b10 	vmov	r0, r1, d0
 800fcd8:	b17e      	cbz	r6, 800fcfa <sulp+0x36>
 800fcda:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fcde:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	dd09      	ble.n	800fcfa <sulp+0x36>
 800fce6:	051b      	lsls	r3, r3, #20
 800fce8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fcec:	2400      	movs	r4, #0
 800fcee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fcf2:	4622      	mov	r2, r4
 800fcf4:	462b      	mov	r3, r5
 800fcf6:	f7f0 fc7f 	bl	80005f8 <__aeabi_dmul>
 800fcfa:	bd70      	pop	{r4, r5, r6, pc}
 800fcfc:	0000      	movs	r0, r0
	...

0800fd00 <_strtod_l>:
 800fd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd04:	ed2d 8b02 	vpush	{d8}
 800fd08:	b09b      	sub	sp, #108	; 0x6c
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	9213      	str	r2, [sp, #76]	; 0x4c
 800fd0e:	2200      	movs	r2, #0
 800fd10:	9216      	str	r2, [sp, #88]	; 0x58
 800fd12:	460d      	mov	r5, r1
 800fd14:	f04f 0800 	mov.w	r8, #0
 800fd18:	f04f 0900 	mov.w	r9, #0
 800fd1c:	460a      	mov	r2, r1
 800fd1e:	9215      	str	r2, [sp, #84]	; 0x54
 800fd20:	7811      	ldrb	r1, [r2, #0]
 800fd22:	292b      	cmp	r1, #43	; 0x2b
 800fd24:	d04c      	beq.n	800fdc0 <_strtod_l+0xc0>
 800fd26:	d83a      	bhi.n	800fd9e <_strtod_l+0x9e>
 800fd28:	290d      	cmp	r1, #13
 800fd2a:	d834      	bhi.n	800fd96 <_strtod_l+0x96>
 800fd2c:	2908      	cmp	r1, #8
 800fd2e:	d834      	bhi.n	800fd9a <_strtod_l+0x9a>
 800fd30:	2900      	cmp	r1, #0
 800fd32:	d03d      	beq.n	800fdb0 <_strtod_l+0xb0>
 800fd34:	2200      	movs	r2, #0
 800fd36:	920a      	str	r2, [sp, #40]	; 0x28
 800fd38:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800fd3a:	7832      	ldrb	r2, [r6, #0]
 800fd3c:	2a30      	cmp	r2, #48	; 0x30
 800fd3e:	f040 80b4 	bne.w	800feaa <_strtod_l+0x1aa>
 800fd42:	7872      	ldrb	r2, [r6, #1]
 800fd44:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800fd48:	2a58      	cmp	r2, #88	; 0x58
 800fd4a:	d170      	bne.n	800fe2e <_strtod_l+0x12e>
 800fd4c:	9302      	str	r3, [sp, #8]
 800fd4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd50:	9301      	str	r3, [sp, #4]
 800fd52:	ab16      	add	r3, sp, #88	; 0x58
 800fd54:	9300      	str	r3, [sp, #0]
 800fd56:	4a8e      	ldr	r2, [pc, #568]	; (800ff90 <_strtod_l+0x290>)
 800fd58:	ab17      	add	r3, sp, #92	; 0x5c
 800fd5a:	a915      	add	r1, sp, #84	; 0x54
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	f002 fdc5 	bl	80128ec <__gethex>
 800fd62:	f010 070f 	ands.w	r7, r0, #15
 800fd66:	4605      	mov	r5, r0
 800fd68:	d005      	beq.n	800fd76 <_strtod_l+0x76>
 800fd6a:	2f06      	cmp	r7, #6
 800fd6c:	d12a      	bne.n	800fdc4 <_strtod_l+0xc4>
 800fd6e:	3601      	adds	r6, #1
 800fd70:	2300      	movs	r3, #0
 800fd72:	9615      	str	r6, [sp, #84]	; 0x54
 800fd74:	930a      	str	r3, [sp, #40]	; 0x28
 800fd76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	f040 857f 	bne.w	801087c <_strtod_l+0xb7c>
 800fd7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd80:	b1db      	cbz	r3, 800fdba <_strtod_l+0xba>
 800fd82:	4642      	mov	r2, r8
 800fd84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fd88:	ec43 2b10 	vmov	d0, r2, r3
 800fd8c:	b01b      	add	sp, #108	; 0x6c
 800fd8e:	ecbd 8b02 	vpop	{d8}
 800fd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd96:	2920      	cmp	r1, #32
 800fd98:	d1cc      	bne.n	800fd34 <_strtod_l+0x34>
 800fd9a:	3201      	adds	r2, #1
 800fd9c:	e7bf      	b.n	800fd1e <_strtod_l+0x1e>
 800fd9e:	292d      	cmp	r1, #45	; 0x2d
 800fda0:	d1c8      	bne.n	800fd34 <_strtod_l+0x34>
 800fda2:	2101      	movs	r1, #1
 800fda4:	910a      	str	r1, [sp, #40]	; 0x28
 800fda6:	1c51      	adds	r1, r2, #1
 800fda8:	9115      	str	r1, [sp, #84]	; 0x54
 800fdaa:	7852      	ldrb	r2, [r2, #1]
 800fdac:	2a00      	cmp	r2, #0
 800fdae:	d1c3      	bne.n	800fd38 <_strtod_l+0x38>
 800fdb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fdb2:	9515      	str	r5, [sp, #84]	; 0x54
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	f040 855f 	bne.w	8010878 <_strtod_l+0xb78>
 800fdba:	4642      	mov	r2, r8
 800fdbc:	464b      	mov	r3, r9
 800fdbe:	e7e3      	b.n	800fd88 <_strtod_l+0x88>
 800fdc0:	2100      	movs	r1, #0
 800fdc2:	e7ef      	b.n	800fda4 <_strtod_l+0xa4>
 800fdc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fdc6:	b13a      	cbz	r2, 800fdd8 <_strtod_l+0xd8>
 800fdc8:	2135      	movs	r1, #53	; 0x35
 800fdca:	a818      	add	r0, sp, #96	; 0x60
 800fdcc:	f003 fcf9 	bl	80137c2 <__copybits>
 800fdd0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	f003 f8cc 	bl	8012f70 <_Bfree>
 800fdd8:	3f01      	subs	r7, #1
 800fdda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fddc:	2f04      	cmp	r7, #4
 800fdde:	d806      	bhi.n	800fdee <_strtod_l+0xee>
 800fde0:	e8df f007 	tbb	[pc, r7]
 800fde4:	201d0314 	.word	0x201d0314
 800fde8:	14          	.byte	0x14
 800fde9:	00          	.byte	0x00
 800fdea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800fdee:	05e9      	lsls	r1, r5, #23
 800fdf0:	bf48      	it	mi
 800fdf2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800fdf6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fdfa:	0d1b      	lsrs	r3, r3, #20
 800fdfc:	051b      	lsls	r3, r3, #20
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d1b9      	bne.n	800fd76 <_strtod_l+0x76>
 800fe02:	f001 fdd3 	bl	80119ac <__errno>
 800fe06:	2322      	movs	r3, #34	; 0x22
 800fe08:	6003      	str	r3, [r0, #0]
 800fe0a:	e7b4      	b.n	800fd76 <_strtod_l+0x76>
 800fe0c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800fe10:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fe14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fe18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800fe1c:	e7e7      	b.n	800fdee <_strtod_l+0xee>
 800fe1e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ff98 <_strtod_l+0x298>
 800fe22:	e7e4      	b.n	800fdee <_strtod_l+0xee>
 800fe24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800fe28:	f04f 38ff 	mov.w	r8, #4294967295
 800fe2c:	e7df      	b.n	800fdee <_strtod_l+0xee>
 800fe2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fe30:	1c5a      	adds	r2, r3, #1
 800fe32:	9215      	str	r2, [sp, #84]	; 0x54
 800fe34:	785b      	ldrb	r3, [r3, #1]
 800fe36:	2b30      	cmp	r3, #48	; 0x30
 800fe38:	d0f9      	beq.n	800fe2e <_strtod_l+0x12e>
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d09b      	beq.n	800fd76 <_strtod_l+0x76>
 800fe3e:	2301      	movs	r3, #1
 800fe40:	f04f 0a00 	mov.w	sl, #0
 800fe44:	9304      	str	r3, [sp, #16]
 800fe46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fe48:	930b      	str	r3, [sp, #44]	; 0x2c
 800fe4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800fe4e:	46d3      	mov	fp, sl
 800fe50:	220a      	movs	r2, #10
 800fe52:	9815      	ldr	r0, [sp, #84]	; 0x54
 800fe54:	7806      	ldrb	r6, [r0, #0]
 800fe56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fe5a:	b2d9      	uxtb	r1, r3
 800fe5c:	2909      	cmp	r1, #9
 800fe5e:	d926      	bls.n	800feae <_strtod_l+0x1ae>
 800fe60:	494c      	ldr	r1, [pc, #304]	; (800ff94 <_strtod_l+0x294>)
 800fe62:	2201      	movs	r2, #1
 800fe64:	f001 fcc4 	bl	80117f0 <strncmp>
 800fe68:	2800      	cmp	r0, #0
 800fe6a:	d030      	beq.n	800fece <_strtod_l+0x1ce>
 800fe6c:	2000      	movs	r0, #0
 800fe6e:	4632      	mov	r2, r6
 800fe70:	9005      	str	r0, [sp, #20]
 800fe72:	465e      	mov	r6, fp
 800fe74:	4603      	mov	r3, r0
 800fe76:	2a65      	cmp	r2, #101	; 0x65
 800fe78:	d001      	beq.n	800fe7e <_strtod_l+0x17e>
 800fe7a:	2a45      	cmp	r2, #69	; 0x45
 800fe7c:	d113      	bne.n	800fea6 <_strtod_l+0x1a6>
 800fe7e:	b91e      	cbnz	r6, 800fe88 <_strtod_l+0x188>
 800fe80:	9a04      	ldr	r2, [sp, #16]
 800fe82:	4302      	orrs	r2, r0
 800fe84:	d094      	beq.n	800fdb0 <_strtod_l+0xb0>
 800fe86:	2600      	movs	r6, #0
 800fe88:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800fe8a:	1c6a      	adds	r2, r5, #1
 800fe8c:	9215      	str	r2, [sp, #84]	; 0x54
 800fe8e:	786a      	ldrb	r2, [r5, #1]
 800fe90:	2a2b      	cmp	r2, #43	; 0x2b
 800fe92:	d074      	beq.n	800ff7e <_strtod_l+0x27e>
 800fe94:	2a2d      	cmp	r2, #45	; 0x2d
 800fe96:	d078      	beq.n	800ff8a <_strtod_l+0x28a>
 800fe98:	f04f 0c00 	mov.w	ip, #0
 800fe9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fea0:	2909      	cmp	r1, #9
 800fea2:	d97f      	bls.n	800ffa4 <_strtod_l+0x2a4>
 800fea4:	9515      	str	r5, [sp, #84]	; 0x54
 800fea6:	2700      	movs	r7, #0
 800fea8:	e09e      	b.n	800ffe8 <_strtod_l+0x2e8>
 800feaa:	2300      	movs	r3, #0
 800feac:	e7c8      	b.n	800fe40 <_strtod_l+0x140>
 800feae:	f1bb 0f08 	cmp.w	fp, #8
 800feb2:	bfd8      	it	le
 800feb4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800feb6:	f100 0001 	add.w	r0, r0, #1
 800feba:	bfda      	itte	le
 800febc:	fb02 3301 	mlale	r3, r2, r1, r3
 800fec0:	9309      	strle	r3, [sp, #36]	; 0x24
 800fec2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800fec6:	f10b 0b01 	add.w	fp, fp, #1
 800feca:	9015      	str	r0, [sp, #84]	; 0x54
 800fecc:	e7c1      	b.n	800fe52 <_strtod_l+0x152>
 800fece:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fed0:	1c5a      	adds	r2, r3, #1
 800fed2:	9215      	str	r2, [sp, #84]	; 0x54
 800fed4:	785a      	ldrb	r2, [r3, #1]
 800fed6:	f1bb 0f00 	cmp.w	fp, #0
 800feda:	d037      	beq.n	800ff4c <_strtod_l+0x24c>
 800fedc:	9005      	str	r0, [sp, #20]
 800fede:	465e      	mov	r6, fp
 800fee0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fee4:	2b09      	cmp	r3, #9
 800fee6:	d912      	bls.n	800ff0e <_strtod_l+0x20e>
 800fee8:	2301      	movs	r3, #1
 800feea:	e7c4      	b.n	800fe76 <_strtod_l+0x176>
 800feec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800feee:	1c5a      	adds	r2, r3, #1
 800fef0:	9215      	str	r2, [sp, #84]	; 0x54
 800fef2:	785a      	ldrb	r2, [r3, #1]
 800fef4:	3001      	adds	r0, #1
 800fef6:	2a30      	cmp	r2, #48	; 0x30
 800fef8:	d0f8      	beq.n	800feec <_strtod_l+0x1ec>
 800fefa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fefe:	2b08      	cmp	r3, #8
 800ff00:	f200 84c1 	bhi.w	8010886 <_strtod_l+0xb86>
 800ff04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ff06:	9005      	str	r0, [sp, #20]
 800ff08:	2000      	movs	r0, #0
 800ff0a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ff0c:	4606      	mov	r6, r0
 800ff0e:	3a30      	subs	r2, #48	; 0x30
 800ff10:	f100 0301 	add.w	r3, r0, #1
 800ff14:	d014      	beq.n	800ff40 <_strtod_l+0x240>
 800ff16:	9905      	ldr	r1, [sp, #20]
 800ff18:	4419      	add	r1, r3
 800ff1a:	9105      	str	r1, [sp, #20]
 800ff1c:	4633      	mov	r3, r6
 800ff1e:	eb00 0c06 	add.w	ip, r0, r6
 800ff22:	210a      	movs	r1, #10
 800ff24:	4563      	cmp	r3, ip
 800ff26:	d113      	bne.n	800ff50 <_strtod_l+0x250>
 800ff28:	1833      	adds	r3, r6, r0
 800ff2a:	2b08      	cmp	r3, #8
 800ff2c:	f106 0601 	add.w	r6, r6, #1
 800ff30:	4406      	add	r6, r0
 800ff32:	dc1a      	bgt.n	800ff6a <_strtod_l+0x26a>
 800ff34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff36:	230a      	movs	r3, #10
 800ff38:	fb03 2301 	mla	r3, r3, r1, r2
 800ff3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ff3e:	2300      	movs	r3, #0
 800ff40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ff42:	1c51      	adds	r1, r2, #1
 800ff44:	9115      	str	r1, [sp, #84]	; 0x54
 800ff46:	7852      	ldrb	r2, [r2, #1]
 800ff48:	4618      	mov	r0, r3
 800ff4a:	e7c9      	b.n	800fee0 <_strtod_l+0x1e0>
 800ff4c:	4658      	mov	r0, fp
 800ff4e:	e7d2      	b.n	800fef6 <_strtod_l+0x1f6>
 800ff50:	2b08      	cmp	r3, #8
 800ff52:	f103 0301 	add.w	r3, r3, #1
 800ff56:	dc03      	bgt.n	800ff60 <_strtod_l+0x260>
 800ff58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ff5a:	434f      	muls	r7, r1
 800ff5c:	9709      	str	r7, [sp, #36]	; 0x24
 800ff5e:	e7e1      	b.n	800ff24 <_strtod_l+0x224>
 800ff60:	2b10      	cmp	r3, #16
 800ff62:	bfd8      	it	le
 800ff64:	fb01 fa0a 	mulle.w	sl, r1, sl
 800ff68:	e7dc      	b.n	800ff24 <_strtod_l+0x224>
 800ff6a:	2e10      	cmp	r6, #16
 800ff6c:	bfdc      	itt	le
 800ff6e:	230a      	movle	r3, #10
 800ff70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800ff74:	e7e3      	b.n	800ff3e <_strtod_l+0x23e>
 800ff76:	2300      	movs	r3, #0
 800ff78:	9305      	str	r3, [sp, #20]
 800ff7a:	2301      	movs	r3, #1
 800ff7c:	e780      	b.n	800fe80 <_strtod_l+0x180>
 800ff7e:	f04f 0c00 	mov.w	ip, #0
 800ff82:	1caa      	adds	r2, r5, #2
 800ff84:	9215      	str	r2, [sp, #84]	; 0x54
 800ff86:	78aa      	ldrb	r2, [r5, #2]
 800ff88:	e788      	b.n	800fe9c <_strtod_l+0x19c>
 800ff8a:	f04f 0c01 	mov.w	ip, #1
 800ff8e:	e7f8      	b.n	800ff82 <_strtod_l+0x282>
 800ff90:	080158e4 	.word	0x080158e4
 800ff94:	080158e0 	.word	0x080158e0
 800ff98:	7ff00000 	.word	0x7ff00000
 800ff9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ff9e:	1c51      	adds	r1, r2, #1
 800ffa0:	9115      	str	r1, [sp, #84]	; 0x54
 800ffa2:	7852      	ldrb	r2, [r2, #1]
 800ffa4:	2a30      	cmp	r2, #48	; 0x30
 800ffa6:	d0f9      	beq.n	800ff9c <_strtod_l+0x29c>
 800ffa8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ffac:	2908      	cmp	r1, #8
 800ffae:	f63f af7a 	bhi.w	800fea6 <_strtod_l+0x1a6>
 800ffb2:	3a30      	subs	r2, #48	; 0x30
 800ffb4:	9208      	str	r2, [sp, #32]
 800ffb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ffb8:	920c      	str	r2, [sp, #48]	; 0x30
 800ffba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ffbc:	1c57      	adds	r7, r2, #1
 800ffbe:	9715      	str	r7, [sp, #84]	; 0x54
 800ffc0:	7852      	ldrb	r2, [r2, #1]
 800ffc2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ffc6:	f1be 0f09 	cmp.w	lr, #9
 800ffca:	d938      	bls.n	801003e <_strtod_l+0x33e>
 800ffcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ffce:	1a7f      	subs	r7, r7, r1
 800ffd0:	2f08      	cmp	r7, #8
 800ffd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800ffd6:	dc03      	bgt.n	800ffe0 <_strtod_l+0x2e0>
 800ffd8:	9908      	ldr	r1, [sp, #32]
 800ffda:	428f      	cmp	r7, r1
 800ffdc:	bfa8      	it	ge
 800ffde:	460f      	movge	r7, r1
 800ffe0:	f1bc 0f00 	cmp.w	ip, #0
 800ffe4:	d000      	beq.n	800ffe8 <_strtod_l+0x2e8>
 800ffe6:	427f      	negs	r7, r7
 800ffe8:	2e00      	cmp	r6, #0
 800ffea:	d14f      	bne.n	801008c <_strtod_l+0x38c>
 800ffec:	9904      	ldr	r1, [sp, #16]
 800ffee:	4301      	orrs	r1, r0
 800fff0:	f47f aec1 	bne.w	800fd76 <_strtod_l+0x76>
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	f47f aedb 	bne.w	800fdb0 <_strtod_l+0xb0>
 800fffa:	2a69      	cmp	r2, #105	; 0x69
 800fffc:	d029      	beq.n	8010052 <_strtod_l+0x352>
 800fffe:	dc26      	bgt.n	801004e <_strtod_l+0x34e>
 8010000:	2a49      	cmp	r2, #73	; 0x49
 8010002:	d026      	beq.n	8010052 <_strtod_l+0x352>
 8010004:	2a4e      	cmp	r2, #78	; 0x4e
 8010006:	f47f aed3 	bne.w	800fdb0 <_strtod_l+0xb0>
 801000a:	499b      	ldr	r1, [pc, #620]	; (8010278 <_strtod_l+0x578>)
 801000c:	a815      	add	r0, sp, #84	; 0x54
 801000e:	f002 fead 	bl	8012d6c <__match>
 8010012:	2800      	cmp	r0, #0
 8010014:	f43f aecc 	beq.w	800fdb0 <_strtod_l+0xb0>
 8010018:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801001a:	781b      	ldrb	r3, [r3, #0]
 801001c:	2b28      	cmp	r3, #40	; 0x28
 801001e:	d12f      	bne.n	8010080 <_strtod_l+0x380>
 8010020:	4996      	ldr	r1, [pc, #600]	; (801027c <_strtod_l+0x57c>)
 8010022:	aa18      	add	r2, sp, #96	; 0x60
 8010024:	a815      	add	r0, sp, #84	; 0x54
 8010026:	f002 feb5 	bl	8012d94 <__hexnan>
 801002a:	2805      	cmp	r0, #5
 801002c:	d128      	bne.n	8010080 <_strtod_l+0x380>
 801002e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010030:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010034:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8010038:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801003c:	e69b      	b.n	800fd76 <_strtod_l+0x76>
 801003e:	9f08      	ldr	r7, [sp, #32]
 8010040:	210a      	movs	r1, #10
 8010042:	fb01 2107 	mla	r1, r1, r7, r2
 8010046:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801004a:	9208      	str	r2, [sp, #32]
 801004c:	e7b5      	b.n	800ffba <_strtod_l+0x2ba>
 801004e:	2a6e      	cmp	r2, #110	; 0x6e
 8010050:	e7d9      	b.n	8010006 <_strtod_l+0x306>
 8010052:	498b      	ldr	r1, [pc, #556]	; (8010280 <_strtod_l+0x580>)
 8010054:	a815      	add	r0, sp, #84	; 0x54
 8010056:	f002 fe89 	bl	8012d6c <__match>
 801005a:	2800      	cmp	r0, #0
 801005c:	f43f aea8 	beq.w	800fdb0 <_strtod_l+0xb0>
 8010060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010062:	4988      	ldr	r1, [pc, #544]	; (8010284 <_strtod_l+0x584>)
 8010064:	3b01      	subs	r3, #1
 8010066:	a815      	add	r0, sp, #84	; 0x54
 8010068:	9315      	str	r3, [sp, #84]	; 0x54
 801006a:	f002 fe7f 	bl	8012d6c <__match>
 801006e:	b910      	cbnz	r0, 8010076 <_strtod_l+0x376>
 8010070:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010072:	3301      	adds	r3, #1
 8010074:	9315      	str	r3, [sp, #84]	; 0x54
 8010076:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8010294 <_strtod_l+0x594>
 801007a:	f04f 0800 	mov.w	r8, #0
 801007e:	e67a      	b.n	800fd76 <_strtod_l+0x76>
 8010080:	4881      	ldr	r0, [pc, #516]	; (8010288 <_strtod_l+0x588>)
 8010082:	f001 fcd9 	bl	8011a38 <nan>
 8010086:	ec59 8b10 	vmov	r8, r9, d0
 801008a:	e674      	b.n	800fd76 <_strtod_l+0x76>
 801008c:	9b05      	ldr	r3, [sp, #20]
 801008e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010090:	1afb      	subs	r3, r7, r3
 8010092:	f1bb 0f00 	cmp.w	fp, #0
 8010096:	bf08      	it	eq
 8010098:	46b3      	moveq	fp, r6
 801009a:	2e10      	cmp	r6, #16
 801009c:	9308      	str	r3, [sp, #32]
 801009e:	4635      	mov	r5, r6
 80100a0:	bfa8      	it	ge
 80100a2:	2510      	movge	r5, #16
 80100a4:	f7f0 fa2e 	bl	8000504 <__aeabi_ui2d>
 80100a8:	2e09      	cmp	r6, #9
 80100aa:	4680      	mov	r8, r0
 80100ac:	4689      	mov	r9, r1
 80100ae:	dd13      	ble.n	80100d8 <_strtod_l+0x3d8>
 80100b0:	4b76      	ldr	r3, [pc, #472]	; (801028c <_strtod_l+0x58c>)
 80100b2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80100b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80100ba:	f7f0 fa9d 	bl	80005f8 <__aeabi_dmul>
 80100be:	4680      	mov	r8, r0
 80100c0:	4650      	mov	r0, sl
 80100c2:	4689      	mov	r9, r1
 80100c4:	f7f0 fa1e 	bl	8000504 <__aeabi_ui2d>
 80100c8:	4602      	mov	r2, r0
 80100ca:	460b      	mov	r3, r1
 80100cc:	4640      	mov	r0, r8
 80100ce:	4649      	mov	r1, r9
 80100d0:	f7f0 f8dc 	bl	800028c <__adddf3>
 80100d4:	4680      	mov	r8, r0
 80100d6:	4689      	mov	r9, r1
 80100d8:	2e0f      	cmp	r6, #15
 80100da:	dc38      	bgt.n	801014e <_strtod_l+0x44e>
 80100dc:	9b08      	ldr	r3, [sp, #32]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	f43f ae49 	beq.w	800fd76 <_strtod_l+0x76>
 80100e4:	dd24      	ble.n	8010130 <_strtod_l+0x430>
 80100e6:	2b16      	cmp	r3, #22
 80100e8:	dc0b      	bgt.n	8010102 <_strtod_l+0x402>
 80100ea:	4968      	ldr	r1, [pc, #416]	; (801028c <_strtod_l+0x58c>)
 80100ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80100f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100f4:	4642      	mov	r2, r8
 80100f6:	464b      	mov	r3, r9
 80100f8:	f7f0 fa7e 	bl	80005f8 <__aeabi_dmul>
 80100fc:	4680      	mov	r8, r0
 80100fe:	4689      	mov	r9, r1
 8010100:	e639      	b.n	800fd76 <_strtod_l+0x76>
 8010102:	9a08      	ldr	r2, [sp, #32]
 8010104:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8010108:	4293      	cmp	r3, r2
 801010a:	db20      	blt.n	801014e <_strtod_l+0x44e>
 801010c:	4c5f      	ldr	r4, [pc, #380]	; (801028c <_strtod_l+0x58c>)
 801010e:	f1c6 060f 	rsb	r6, r6, #15
 8010112:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8010116:	4642      	mov	r2, r8
 8010118:	464b      	mov	r3, r9
 801011a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801011e:	f7f0 fa6b 	bl	80005f8 <__aeabi_dmul>
 8010122:	9b08      	ldr	r3, [sp, #32]
 8010124:	1b9e      	subs	r6, r3, r6
 8010126:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801012a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801012e:	e7e3      	b.n	80100f8 <_strtod_l+0x3f8>
 8010130:	9b08      	ldr	r3, [sp, #32]
 8010132:	3316      	adds	r3, #22
 8010134:	db0b      	blt.n	801014e <_strtod_l+0x44e>
 8010136:	9b05      	ldr	r3, [sp, #20]
 8010138:	1bdf      	subs	r7, r3, r7
 801013a:	4b54      	ldr	r3, [pc, #336]	; (801028c <_strtod_l+0x58c>)
 801013c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010144:	4640      	mov	r0, r8
 8010146:	4649      	mov	r1, r9
 8010148:	f7f0 fb80 	bl	800084c <__aeabi_ddiv>
 801014c:	e7d6      	b.n	80100fc <_strtod_l+0x3fc>
 801014e:	9b08      	ldr	r3, [sp, #32]
 8010150:	1b75      	subs	r5, r6, r5
 8010152:	441d      	add	r5, r3
 8010154:	2d00      	cmp	r5, #0
 8010156:	dd70      	ble.n	801023a <_strtod_l+0x53a>
 8010158:	f015 030f 	ands.w	r3, r5, #15
 801015c:	d00a      	beq.n	8010174 <_strtod_l+0x474>
 801015e:	494b      	ldr	r1, [pc, #300]	; (801028c <_strtod_l+0x58c>)
 8010160:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010164:	4642      	mov	r2, r8
 8010166:	464b      	mov	r3, r9
 8010168:	e9d1 0100 	ldrd	r0, r1, [r1]
 801016c:	f7f0 fa44 	bl	80005f8 <__aeabi_dmul>
 8010170:	4680      	mov	r8, r0
 8010172:	4689      	mov	r9, r1
 8010174:	f035 050f 	bics.w	r5, r5, #15
 8010178:	d04d      	beq.n	8010216 <_strtod_l+0x516>
 801017a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 801017e:	dd22      	ble.n	80101c6 <_strtod_l+0x4c6>
 8010180:	2500      	movs	r5, #0
 8010182:	46ab      	mov	fp, r5
 8010184:	9509      	str	r5, [sp, #36]	; 0x24
 8010186:	9505      	str	r5, [sp, #20]
 8010188:	2322      	movs	r3, #34	; 0x22
 801018a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8010294 <_strtod_l+0x594>
 801018e:	6023      	str	r3, [r4, #0]
 8010190:	f04f 0800 	mov.w	r8, #0
 8010194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010196:	2b00      	cmp	r3, #0
 8010198:	f43f aded 	beq.w	800fd76 <_strtod_l+0x76>
 801019c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801019e:	4620      	mov	r0, r4
 80101a0:	f002 fee6 	bl	8012f70 <_Bfree>
 80101a4:	9905      	ldr	r1, [sp, #20]
 80101a6:	4620      	mov	r0, r4
 80101a8:	f002 fee2 	bl	8012f70 <_Bfree>
 80101ac:	4659      	mov	r1, fp
 80101ae:	4620      	mov	r0, r4
 80101b0:	f002 fede 	bl	8012f70 <_Bfree>
 80101b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80101b6:	4620      	mov	r0, r4
 80101b8:	f002 feda 	bl	8012f70 <_Bfree>
 80101bc:	4629      	mov	r1, r5
 80101be:	4620      	mov	r0, r4
 80101c0:	f002 fed6 	bl	8012f70 <_Bfree>
 80101c4:	e5d7      	b.n	800fd76 <_strtod_l+0x76>
 80101c6:	4b32      	ldr	r3, [pc, #200]	; (8010290 <_strtod_l+0x590>)
 80101c8:	9304      	str	r3, [sp, #16]
 80101ca:	2300      	movs	r3, #0
 80101cc:	112d      	asrs	r5, r5, #4
 80101ce:	4640      	mov	r0, r8
 80101d0:	4649      	mov	r1, r9
 80101d2:	469a      	mov	sl, r3
 80101d4:	2d01      	cmp	r5, #1
 80101d6:	dc21      	bgt.n	801021c <_strtod_l+0x51c>
 80101d8:	b10b      	cbz	r3, 80101de <_strtod_l+0x4de>
 80101da:	4680      	mov	r8, r0
 80101dc:	4689      	mov	r9, r1
 80101de:	492c      	ldr	r1, [pc, #176]	; (8010290 <_strtod_l+0x590>)
 80101e0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80101e4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80101e8:	4642      	mov	r2, r8
 80101ea:	464b      	mov	r3, r9
 80101ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80101f0:	f7f0 fa02 	bl	80005f8 <__aeabi_dmul>
 80101f4:	4b27      	ldr	r3, [pc, #156]	; (8010294 <_strtod_l+0x594>)
 80101f6:	460a      	mov	r2, r1
 80101f8:	400b      	ands	r3, r1
 80101fa:	4927      	ldr	r1, [pc, #156]	; (8010298 <_strtod_l+0x598>)
 80101fc:	428b      	cmp	r3, r1
 80101fe:	4680      	mov	r8, r0
 8010200:	d8be      	bhi.n	8010180 <_strtod_l+0x480>
 8010202:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010206:	428b      	cmp	r3, r1
 8010208:	bf86      	itte	hi
 801020a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 801029c <_strtod_l+0x59c>
 801020e:	f04f 38ff 	movhi.w	r8, #4294967295
 8010212:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8010216:	2300      	movs	r3, #0
 8010218:	9304      	str	r3, [sp, #16]
 801021a:	e07b      	b.n	8010314 <_strtod_l+0x614>
 801021c:	07ea      	lsls	r2, r5, #31
 801021e:	d505      	bpl.n	801022c <_strtod_l+0x52c>
 8010220:	9b04      	ldr	r3, [sp, #16]
 8010222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010226:	f7f0 f9e7 	bl	80005f8 <__aeabi_dmul>
 801022a:	2301      	movs	r3, #1
 801022c:	9a04      	ldr	r2, [sp, #16]
 801022e:	3208      	adds	r2, #8
 8010230:	f10a 0a01 	add.w	sl, sl, #1
 8010234:	106d      	asrs	r5, r5, #1
 8010236:	9204      	str	r2, [sp, #16]
 8010238:	e7cc      	b.n	80101d4 <_strtod_l+0x4d4>
 801023a:	d0ec      	beq.n	8010216 <_strtod_l+0x516>
 801023c:	426d      	negs	r5, r5
 801023e:	f015 020f 	ands.w	r2, r5, #15
 8010242:	d00a      	beq.n	801025a <_strtod_l+0x55a>
 8010244:	4b11      	ldr	r3, [pc, #68]	; (801028c <_strtod_l+0x58c>)
 8010246:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801024a:	4640      	mov	r0, r8
 801024c:	4649      	mov	r1, r9
 801024e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010252:	f7f0 fafb 	bl	800084c <__aeabi_ddiv>
 8010256:	4680      	mov	r8, r0
 8010258:	4689      	mov	r9, r1
 801025a:	112d      	asrs	r5, r5, #4
 801025c:	d0db      	beq.n	8010216 <_strtod_l+0x516>
 801025e:	2d1f      	cmp	r5, #31
 8010260:	dd1e      	ble.n	80102a0 <_strtod_l+0x5a0>
 8010262:	2500      	movs	r5, #0
 8010264:	46ab      	mov	fp, r5
 8010266:	9509      	str	r5, [sp, #36]	; 0x24
 8010268:	9505      	str	r5, [sp, #20]
 801026a:	2322      	movs	r3, #34	; 0x22
 801026c:	f04f 0800 	mov.w	r8, #0
 8010270:	f04f 0900 	mov.w	r9, #0
 8010274:	6023      	str	r3, [r4, #0]
 8010276:	e78d      	b.n	8010194 <_strtod_l+0x494>
 8010278:	08015a46 	.word	0x08015a46
 801027c:	080158f8 	.word	0x080158f8
 8010280:	08015a3e 	.word	0x08015a3e
 8010284:	08015b25 	.word	0x08015b25
 8010288:	08015b21 	.word	0x08015b21
 801028c:	08015c80 	.word	0x08015c80
 8010290:	08015c58 	.word	0x08015c58
 8010294:	7ff00000 	.word	0x7ff00000
 8010298:	7ca00000 	.word	0x7ca00000
 801029c:	7fefffff 	.word	0x7fefffff
 80102a0:	f015 0310 	ands.w	r3, r5, #16
 80102a4:	bf18      	it	ne
 80102a6:	236a      	movne	r3, #106	; 0x6a
 80102a8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801064c <_strtod_l+0x94c>
 80102ac:	9304      	str	r3, [sp, #16]
 80102ae:	4640      	mov	r0, r8
 80102b0:	4649      	mov	r1, r9
 80102b2:	2300      	movs	r3, #0
 80102b4:	07ea      	lsls	r2, r5, #31
 80102b6:	d504      	bpl.n	80102c2 <_strtod_l+0x5c2>
 80102b8:	e9da 2300 	ldrd	r2, r3, [sl]
 80102bc:	f7f0 f99c 	bl	80005f8 <__aeabi_dmul>
 80102c0:	2301      	movs	r3, #1
 80102c2:	106d      	asrs	r5, r5, #1
 80102c4:	f10a 0a08 	add.w	sl, sl, #8
 80102c8:	d1f4      	bne.n	80102b4 <_strtod_l+0x5b4>
 80102ca:	b10b      	cbz	r3, 80102d0 <_strtod_l+0x5d0>
 80102cc:	4680      	mov	r8, r0
 80102ce:	4689      	mov	r9, r1
 80102d0:	9b04      	ldr	r3, [sp, #16]
 80102d2:	b1bb      	cbz	r3, 8010304 <_strtod_l+0x604>
 80102d4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80102d8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80102dc:	2b00      	cmp	r3, #0
 80102de:	4649      	mov	r1, r9
 80102e0:	dd10      	ble.n	8010304 <_strtod_l+0x604>
 80102e2:	2b1f      	cmp	r3, #31
 80102e4:	f340 811e 	ble.w	8010524 <_strtod_l+0x824>
 80102e8:	2b34      	cmp	r3, #52	; 0x34
 80102ea:	bfde      	ittt	le
 80102ec:	f04f 33ff 	movle.w	r3, #4294967295
 80102f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80102f4:	4093      	lslle	r3, r2
 80102f6:	f04f 0800 	mov.w	r8, #0
 80102fa:	bfcc      	ite	gt
 80102fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8010300:	ea03 0901 	andle.w	r9, r3, r1
 8010304:	2200      	movs	r2, #0
 8010306:	2300      	movs	r3, #0
 8010308:	4640      	mov	r0, r8
 801030a:	4649      	mov	r1, r9
 801030c:	f7f0 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8010310:	2800      	cmp	r0, #0
 8010312:	d1a6      	bne.n	8010262 <_strtod_l+0x562>
 8010314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010316:	9300      	str	r3, [sp, #0]
 8010318:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801031a:	4633      	mov	r3, r6
 801031c:	465a      	mov	r2, fp
 801031e:	4620      	mov	r0, r4
 8010320:	f002 fe8e 	bl	8013040 <__s2b>
 8010324:	9009      	str	r0, [sp, #36]	; 0x24
 8010326:	2800      	cmp	r0, #0
 8010328:	f43f af2a 	beq.w	8010180 <_strtod_l+0x480>
 801032c:	9a08      	ldr	r2, [sp, #32]
 801032e:	9b05      	ldr	r3, [sp, #20]
 8010330:	2a00      	cmp	r2, #0
 8010332:	eba3 0307 	sub.w	r3, r3, r7
 8010336:	bfa8      	it	ge
 8010338:	2300      	movge	r3, #0
 801033a:	930c      	str	r3, [sp, #48]	; 0x30
 801033c:	2500      	movs	r5, #0
 801033e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010342:	9312      	str	r3, [sp, #72]	; 0x48
 8010344:	46ab      	mov	fp, r5
 8010346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010348:	4620      	mov	r0, r4
 801034a:	6859      	ldr	r1, [r3, #4]
 801034c:	f002 fdd0 	bl	8012ef0 <_Balloc>
 8010350:	9005      	str	r0, [sp, #20]
 8010352:	2800      	cmp	r0, #0
 8010354:	f43f af18 	beq.w	8010188 <_strtod_l+0x488>
 8010358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801035a:	691a      	ldr	r2, [r3, #16]
 801035c:	3202      	adds	r2, #2
 801035e:	f103 010c 	add.w	r1, r3, #12
 8010362:	0092      	lsls	r2, r2, #2
 8010364:	300c      	adds	r0, #12
 8010366:	f001 fb56 	bl	8011a16 <memcpy>
 801036a:	ec49 8b10 	vmov	d0, r8, r9
 801036e:	aa18      	add	r2, sp, #96	; 0x60
 8010370:	a917      	add	r1, sp, #92	; 0x5c
 8010372:	4620      	mov	r0, r4
 8010374:	f003 f998 	bl	80136a8 <__d2b>
 8010378:	ec49 8b18 	vmov	d8, r8, r9
 801037c:	9016      	str	r0, [sp, #88]	; 0x58
 801037e:	2800      	cmp	r0, #0
 8010380:	f43f af02 	beq.w	8010188 <_strtod_l+0x488>
 8010384:	2101      	movs	r1, #1
 8010386:	4620      	mov	r0, r4
 8010388:	f002 fef2 	bl	8013170 <__i2b>
 801038c:	4683      	mov	fp, r0
 801038e:	2800      	cmp	r0, #0
 8010390:	f43f aefa 	beq.w	8010188 <_strtod_l+0x488>
 8010394:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8010396:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010398:	2e00      	cmp	r6, #0
 801039a:	bfab      	itete	ge
 801039c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 801039e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80103a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80103a2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80103a6:	bfac      	ite	ge
 80103a8:	eb06 0a03 	addge.w	sl, r6, r3
 80103ac:	1b9f      	sublt	r7, r3, r6
 80103ae:	9b04      	ldr	r3, [sp, #16]
 80103b0:	1af6      	subs	r6, r6, r3
 80103b2:	4416      	add	r6, r2
 80103b4:	4ba0      	ldr	r3, [pc, #640]	; (8010638 <_strtod_l+0x938>)
 80103b6:	3e01      	subs	r6, #1
 80103b8:	429e      	cmp	r6, r3
 80103ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80103be:	f280 80c4 	bge.w	801054a <_strtod_l+0x84a>
 80103c2:	1b9b      	subs	r3, r3, r6
 80103c4:	2b1f      	cmp	r3, #31
 80103c6:	eba2 0203 	sub.w	r2, r2, r3
 80103ca:	f04f 0101 	mov.w	r1, #1
 80103ce:	f300 80b0 	bgt.w	8010532 <_strtod_l+0x832>
 80103d2:	fa01 f303 	lsl.w	r3, r1, r3
 80103d6:	930e      	str	r3, [sp, #56]	; 0x38
 80103d8:	2300      	movs	r3, #0
 80103da:	930d      	str	r3, [sp, #52]	; 0x34
 80103dc:	eb0a 0602 	add.w	r6, sl, r2
 80103e0:	9b04      	ldr	r3, [sp, #16]
 80103e2:	45b2      	cmp	sl, r6
 80103e4:	4417      	add	r7, r2
 80103e6:	441f      	add	r7, r3
 80103e8:	4653      	mov	r3, sl
 80103ea:	bfa8      	it	ge
 80103ec:	4633      	movge	r3, r6
 80103ee:	42bb      	cmp	r3, r7
 80103f0:	bfa8      	it	ge
 80103f2:	463b      	movge	r3, r7
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	bfc2      	ittt	gt
 80103f8:	1af6      	subgt	r6, r6, r3
 80103fa:	1aff      	subgt	r7, r7, r3
 80103fc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8010400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010402:	2b00      	cmp	r3, #0
 8010404:	dd17      	ble.n	8010436 <_strtod_l+0x736>
 8010406:	4659      	mov	r1, fp
 8010408:	461a      	mov	r2, r3
 801040a:	4620      	mov	r0, r4
 801040c:	f002 ff70 	bl	80132f0 <__pow5mult>
 8010410:	4683      	mov	fp, r0
 8010412:	2800      	cmp	r0, #0
 8010414:	f43f aeb8 	beq.w	8010188 <_strtod_l+0x488>
 8010418:	4601      	mov	r1, r0
 801041a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801041c:	4620      	mov	r0, r4
 801041e:	f002 febd 	bl	801319c <__multiply>
 8010422:	900b      	str	r0, [sp, #44]	; 0x2c
 8010424:	2800      	cmp	r0, #0
 8010426:	f43f aeaf 	beq.w	8010188 <_strtod_l+0x488>
 801042a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801042c:	4620      	mov	r0, r4
 801042e:	f002 fd9f 	bl	8012f70 <_Bfree>
 8010432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010434:	9316      	str	r3, [sp, #88]	; 0x58
 8010436:	2e00      	cmp	r6, #0
 8010438:	f300 808c 	bgt.w	8010554 <_strtod_l+0x854>
 801043c:	9b08      	ldr	r3, [sp, #32]
 801043e:	2b00      	cmp	r3, #0
 8010440:	dd08      	ble.n	8010454 <_strtod_l+0x754>
 8010442:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010444:	9905      	ldr	r1, [sp, #20]
 8010446:	4620      	mov	r0, r4
 8010448:	f002 ff52 	bl	80132f0 <__pow5mult>
 801044c:	9005      	str	r0, [sp, #20]
 801044e:	2800      	cmp	r0, #0
 8010450:	f43f ae9a 	beq.w	8010188 <_strtod_l+0x488>
 8010454:	2f00      	cmp	r7, #0
 8010456:	dd08      	ble.n	801046a <_strtod_l+0x76a>
 8010458:	9905      	ldr	r1, [sp, #20]
 801045a:	463a      	mov	r2, r7
 801045c:	4620      	mov	r0, r4
 801045e:	f002 ffa1 	bl	80133a4 <__lshift>
 8010462:	9005      	str	r0, [sp, #20]
 8010464:	2800      	cmp	r0, #0
 8010466:	f43f ae8f 	beq.w	8010188 <_strtod_l+0x488>
 801046a:	f1ba 0f00 	cmp.w	sl, #0
 801046e:	dd08      	ble.n	8010482 <_strtod_l+0x782>
 8010470:	4659      	mov	r1, fp
 8010472:	4652      	mov	r2, sl
 8010474:	4620      	mov	r0, r4
 8010476:	f002 ff95 	bl	80133a4 <__lshift>
 801047a:	4683      	mov	fp, r0
 801047c:	2800      	cmp	r0, #0
 801047e:	f43f ae83 	beq.w	8010188 <_strtod_l+0x488>
 8010482:	9a05      	ldr	r2, [sp, #20]
 8010484:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010486:	4620      	mov	r0, r4
 8010488:	f003 f814 	bl	80134b4 <__mdiff>
 801048c:	4605      	mov	r5, r0
 801048e:	2800      	cmp	r0, #0
 8010490:	f43f ae7a 	beq.w	8010188 <_strtod_l+0x488>
 8010494:	68c3      	ldr	r3, [r0, #12]
 8010496:	930b      	str	r3, [sp, #44]	; 0x2c
 8010498:	2300      	movs	r3, #0
 801049a:	60c3      	str	r3, [r0, #12]
 801049c:	4659      	mov	r1, fp
 801049e:	f002 ffed 	bl	801347c <__mcmp>
 80104a2:	2800      	cmp	r0, #0
 80104a4:	da60      	bge.n	8010568 <_strtod_l+0x868>
 80104a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104a8:	ea53 0308 	orrs.w	r3, r3, r8
 80104ac:	f040 8084 	bne.w	80105b8 <_strtod_l+0x8b8>
 80104b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d17f      	bne.n	80105b8 <_strtod_l+0x8b8>
 80104b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80104bc:	0d1b      	lsrs	r3, r3, #20
 80104be:	051b      	lsls	r3, r3, #20
 80104c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80104c4:	d978      	bls.n	80105b8 <_strtod_l+0x8b8>
 80104c6:	696b      	ldr	r3, [r5, #20]
 80104c8:	b913      	cbnz	r3, 80104d0 <_strtod_l+0x7d0>
 80104ca:	692b      	ldr	r3, [r5, #16]
 80104cc:	2b01      	cmp	r3, #1
 80104ce:	dd73      	ble.n	80105b8 <_strtod_l+0x8b8>
 80104d0:	4629      	mov	r1, r5
 80104d2:	2201      	movs	r2, #1
 80104d4:	4620      	mov	r0, r4
 80104d6:	f002 ff65 	bl	80133a4 <__lshift>
 80104da:	4659      	mov	r1, fp
 80104dc:	4605      	mov	r5, r0
 80104de:	f002 ffcd 	bl	801347c <__mcmp>
 80104e2:	2800      	cmp	r0, #0
 80104e4:	dd68      	ble.n	80105b8 <_strtod_l+0x8b8>
 80104e6:	9904      	ldr	r1, [sp, #16]
 80104e8:	4a54      	ldr	r2, [pc, #336]	; (801063c <_strtod_l+0x93c>)
 80104ea:	464b      	mov	r3, r9
 80104ec:	2900      	cmp	r1, #0
 80104ee:	f000 8084 	beq.w	80105fa <_strtod_l+0x8fa>
 80104f2:	ea02 0109 	and.w	r1, r2, r9
 80104f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80104fa:	dc7e      	bgt.n	80105fa <_strtod_l+0x8fa>
 80104fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010500:	f77f aeb3 	ble.w	801026a <_strtod_l+0x56a>
 8010504:	4b4e      	ldr	r3, [pc, #312]	; (8010640 <_strtod_l+0x940>)
 8010506:	4640      	mov	r0, r8
 8010508:	4649      	mov	r1, r9
 801050a:	2200      	movs	r2, #0
 801050c:	f7f0 f874 	bl	80005f8 <__aeabi_dmul>
 8010510:	4b4a      	ldr	r3, [pc, #296]	; (801063c <_strtod_l+0x93c>)
 8010512:	400b      	ands	r3, r1
 8010514:	4680      	mov	r8, r0
 8010516:	4689      	mov	r9, r1
 8010518:	2b00      	cmp	r3, #0
 801051a:	f47f ae3f 	bne.w	801019c <_strtod_l+0x49c>
 801051e:	2322      	movs	r3, #34	; 0x22
 8010520:	6023      	str	r3, [r4, #0]
 8010522:	e63b      	b.n	801019c <_strtod_l+0x49c>
 8010524:	f04f 32ff 	mov.w	r2, #4294967295
 8010528:	fa02 f303 	lsl.w	r3, r2, r3
 801052c:	ea03 0808 	and.w	r8, r3, r8
 8010530:	e6e8      	b.n	8010304 <_strtod_l+0x604>
 8010532:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8010536:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801053a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801053e:	36e2      	adds	r6, #226	; 0xe2
 8010540:	fa01 f306 	lsl.w	r3, r1, r6
 8010544:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8010548:	e748      	b.n	80103dc <_strtod_l+0x6dc>
 801054a:	2100      	movs	r1, #0
 801054c:	2301      	movs	r3, #1
 801054e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8010552:	e743      	b.n	80103dc <_strtod_l+0x6dc>
 8010554:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010556:	4632      	mov	r2, r6
 8010558:	4620      	mov	r0, r4
 801055a:	f002 ff23 	bl	80133a4 <__lshift>
 801055e:	9016      	str	r0, [sp, #88]	; 0x58
 8010560:	2800      	cmp	r0, #0
 8010562:	f47f af6b 	bne.w	801043c <_strtod_l+0x73c>
 8010566:	e60f      	b.n	8010188 <_strtod_l+0x488>
 8010568:	46ca      	mov	sl, r9
 801056a:	d171      	bne.n	8010650 <_strtod_l+0x950>
 801056c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801056e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010572:	b352      	cbz	r2, 80105ca <_strtod_l+0x8ca>
 8010574:	4a33      	ldr	r2, [pc, #204]	; (8010644 <_strtod_l+0x944>)
 8010576:	4293      	cmp	r3, r2
 8010578:	d12a      	bne.n	80105d0 <_strtod_l+0x8d0>
 801057a:	9b04      	ldr	r3, [sp, #16]
 801057c:	4641      	mov	r1, r8
 801057e:	b1fb      	cbz	r3, 80105c0 <_strtod_l+0x8c0>
 8010580:	4b2e      	ldr	r3, [pc, #184]	; (801063c <_strtod_l+0x93c>)
 8010582:	ea09 0303 	and.w	r3, r9, r3
 8010586:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801058a:	f04f 32ff 	mov.w	r2, #4294967295
 801058e:	d81a      	bhi.n	80105c6 <_strtod_l+0x8c6>
 8010590:	0d1b      	lsrs	r3, r3, #20
 8010592:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010596:	fa02 f303 	lsl.w	r3, r2, r3
 801059a:	4299      	cmp	r1, r3
 801059c:	d118      	bne.n	80105d0 <_strtod_l+0x8d0>
 801059e:	4b2a      	ldr	r3, [pc, #168]	; (8010648 <_strtod_l+0x948>)
 80105a0:	459a      	cmp	sl, r3
 80105a2:	d102      	bne.n	80105aa <_strtod_l+0x8aa>
 80105a4:	3101      	adds	r1, #1
 80105a6:	f43f adef 	beq.w	8010188 <_strtod_l+0x488>
 80105aa:	4b24      	ldr	r3, [pc, #144]	; (801063c <_strtod_l+0x93c>)
 80105ac:	ea0a 0303 	and.w	r3, sl, r3
 80105b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80105b4:	f04f 0800 	mov.w	r8, #0
 80105b8:	9b04      	ldr	r3, [sp, #16]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d1a2      	bne.n	8010504 <_strtod_l+0x804>
 80105be:	e5ed      	b.n	801019c <_strtod_l+0x49c>
 80105c0:	f04f 33ff 	mov.w	r3, #4294967295
 80105c4:	e7e9      	b.n	801059a <_strtod_l+0x89a>
 80105c6:	4613      	mov	r3, r2
 80105c8:	e7e7      	b.n	801059a <_strtod_l+0x89a>
 80105ca:	ea53 0308 	orrs.w	r3, r3, r8
 80105ce:	d08a      	beq.n	80104e6 <_strtod_l+0x7e6>
 80105d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105d2:	b1e3      	cbz	r3, 801060e <_strtod_l+0x90e>
 80105d4:	ea13 0f0a 	tst.w	r3, sl
 80105d8:	d0ee      	beq.n	80105b8 <_strtod_l+0x8b8>
 80105da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105dc:	9a04      	ldr	r2, [sp, #16]
 80105de:	4640      	mov	r0, r8
 80105e0:	4649      	mov	r1, r9
 80105e2:	b1c3      	cbz	r3, 8010616 <_strtod_l+0x916>
 80105e4:	f7ff fb6e 	bl	800fcc4 <sulp>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	ec51 0b18 	vmov	r0, r1, d8
 80105f0:	f7ef fe4c 	bl	800028c <__adddf3>
 80105f4:	4680      	mov	r8, r0
 80105f6:	4689      	mov	r9, r1
 80105f8:	e7de      	b.n	80105b8 <_strtod_l+0x8b8>
 80105fa:	4013      	ands	r3, r2
 80105fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010600:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8010604:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8010608:	f04f 38ff 	mov.w	r8, #4294967295
 801060c:	e7d4      	b.n	80105b8 <_strtod_l+0x8b8>
 801060e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010610:	ea13 0f08 	tst.w	r3, r8
 8010614:	e7e0      	b.n	80105d8 <_strtod_l+0x8d8>
 8010616:	f7ff fb55 	bl	800fcc4 <sulp>
 801061a:	4602      	mov	r2, r0
 801061c:	460b      	mov	r3, r1
 801061e:	ec51 0b18 	vmov	r0, r1, d8
 8010622:	f7ef fe31 	bl	8000288 <__aeabi_dsub>
 8010626:	2200      	movs	r2, #0
 8010628:	2300      	movs	r3, #0
 801062a:	4680      	mov	r8, r0
 801062c:	4689      	mov	r9, r1
 801062e:	f7f0 fa4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8010632:	2800      	cmp	r0, #0
 8010634:	d0c0      	beq.n	80105b8 <_strtod_l+0x8b8>
 8010636:	e618      	b.n	801026a <_strtod_l+0x56a>
 8010638:	fffffc02 	.word	0xfffffc02
 801063c:	7ff00000 	.word	0x7ff00000
 8010640:	39500000 	.word	0x39500000
 8010644:	000fffff 	.word	0x000fffff
 8010648:	7fefffff 	.word	0x7fefffff
 801064c:	08015910 	.word	0x08015910
 8010650:	4659      	mov	r1, fp
 8010652:	4628      	mov	r0, r5
 8010654:	f003 f882 	bl	801375c <__ratio>
 8010658:	ec57 6b10 	vmov	r6, r7, d0
 801065c:	ee10 0a10 	vmov	r0, s0
 8010660:	2200      	movs	r2, #0
 8010662:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010666:	4639      	mov	r1, r7
 8010668:	f7f0 fa42 	bl	8000af0 <__aeabi_dcmple>
 801066c:	2800      	cmp	r0, #0
 801066e:	d071      	beq.n	8010754 <_strtod_l+0xa54>
 8010670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010672:	2b00      	cmp	r3, #0
 8010674:	d17c      	bne.n	8010770 <_strtod_l+0xa70>
 8010676:	f1b8 0f00 	cmp.w	r8, #0
 801067a:	d15a      	bne.n	8010732 <_strtod_l+0xa32>
 801067c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010680:	2b00      	cmp	r3, #0
 8010682:	d15d      	bne.n	8010740 <_strtod_l+0xa40>
 8010684:	4b90      	ldr	r3, [pc, #576]	; (80108c8 <_strtod_l+0xbc8>)
 8010686:	2200      	movs	r2, #0
 8010688:	4630      	mov	r0, r6
 801068a:	4639      	mov	r1, r7
 801068c:	f7f0 fa26 	bl	8000adc <__aeabi_dcmplt>
 8010690:	2800      	cmp	r0, #0
 8010692:	d15c      	bne.n	801074e <_strtod_l+0xa4e>
 8010694:	4630      	mov	r0, r6
 8010696:	4639      	mov	r1, r7
 8010698:	4b8c      	ldr	r3, [pc, #560]	; (80108cc <_strtod_l+0xbcc>)
 801069a:	2200      	movs	r2, #0
 801069c:	f7ef ffac 	bl	80005f8 <__aeabi_dmul>
 80106a0:	4606      	mov	r6, r0
 80106a2:	460f      	mov	r7, r1
 80106a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80106a8:	9606      	str	r6, [sp, #24]
 80106aa:	9307      	str	r3, [sp, #28]
 80106ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80106b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80106b4:	4b86      	ldr	r3, [pc, #536]	; (80108d0 <_strtod_l+0xbd0>)
 80106b6:	ea0a 0303 	and.w	r3, sl, r3
 80106ba:	930d      	str	r3, [sp, #52]	; 0x34
 80106bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106be:	4b85      	ldr	r3, [pc, #532]	; (80108d4 <_strtod_l+0xbd4>)
 80106c0:	429a      	cmp	r2, r3
 80106c2:	f040 8090 	bne.w	80107e6 <_strtod_l+0xae6>
 80106c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80106ca:	ec49 8b10 	vmov	d0, r8, r9
 80106ce:	f002 ff7b 	bl	80135c8 <__ulp>
 80106d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80106d6:	ec51 0b10 	vmov	r0, r1, d0
 80106da:	f7ef ff8d 	bl	80005f8 <__aeabi_dmul>
 80106de:	4642      	mov	r2, r8
 80106e0:	464b      	mov	r3, r9
 80106e2:	f7ef fdd3 	bl	800028c <__adddf3>
 80106e6:	460b      	mov	r3, r1
 80106e8:	4979      	ldr	r1, [pc, #484]	; (80108d0 <_strtod_l+0xbd0>)
 80106ea:	4a7b      	ldr	r2, [pc, #492]	; (80108d8 <_strtod_l+0xbd8>)
 80106ec:	4019      	ands	r1, r3
 80106ee:	4291      	cmp	r1, r2
 80106f0:	4680      	mov	r8, r0
 80106f2:	d944      	bls.n	801077e <_strtod_l+0xa7e>
 80106f4:	ee18 2a90 	vmov	r2, s17
 80106f8:	4b78      	ldr	r3, [pc, #480]	; (80108dc <_strtod_l+0xbdc>)
 80106fa:	429a      	cmp	r2, r3
 80106fc:	d104      	bne.n	8010708 <_strtod_l+0xa08>
 80106fe:	ee18 3a10 	vmov	r3, s16
 8010702:	3301      	adds	r3, #1
 8010704:	f43f ad40 	beq.w	8010188 <_strtod_l+0x488>
 8010708:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80108dc <_strtod_l+0xbdc>
 801070c:	f04f 38ff 	mov.w	r8, #4294967295
 8010710:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010712:	4620      	mov	r0, r4
 8010714:	f002 fc2c 	bl	8012f70 <_Bfree>
 8010718:	9905      	ldr	r1, [sp, #20]
 801071a:	4620      	mov	r0, r4
 801071c:	f002 fc28 	bl	8012f70 <_Bfree>
 8010720:	4659      	mov	r1, fp
 8010722:	4620      	mov	r0, r4
 8010724:	f002 fc24 	bl	8012f70 <_Bfree>
 8010728:	4629      	mov	r1, r5
 801072a:	4620      	mov	r0, r4
 801072c:	f002 fc20 	bl	8012f70 <_Bfree>
 8010730:	e609      	b.n	8010346 <_strtod_l+0x646>
 8010732:	f1b8 0f01 	cmp.w	r8, #1
 8010736:	d103      	bne.n	8010740 <_strtod_l+0xa40>
 8010738:	f1b9 0f00 	cmp.w	r9, #0
 801073c:	f43f ad95 	beq.w	801026a <_strtod_l+0x56a>
 8010740:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8010898 <_strtod_l+0xb98>
 8010744:	4f60      	ldr	r7, [pc, #384]	; (80108c8 <_strtod_l+0xbc8>)
 8010746:	ed8d 7b06 	vstr	d7, [sp, #24]
 801074a:	2600      	movs	r6, #0
 801074c:	e7ae      	b.n	80106ac <_strtod_l+0x9ac>
 801074e:	4f5f      	ldr	r7, [pc, #380]	; (80108cc <_strtod_l+0xbcc>)
 8010750:	2600      	movs	r6, #0
 8010752:	e7a7      	b.n	80106a4 <_strtod_l+0x9a4>
 8010754:	4b5d      	ldr	r3, [pc, #372]	; (80108cc <_strtod_l+0xbcc>)
 8010756:	4630      	mov	r0, r6
 8010758:	4639      	mov	r1, r7
 801075a:	2200      	movs	r2, #0
 801075c:	f7ef ff4c 	bl	80005f8 <__aeabi_dmul>
 8010760:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010762:	4606      	mov	r6, r0
 8010764:	460f      	mov	r7, r1
 8010766:	2b00      	cmp	r3, #0
 8010768:	d09c      	beq.n	80106a4 <_strtod_l+0x9a4>
 801076a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801076e:	e79d      	b.n	80106ac <_strtod_l+0x9ac>
 8010770:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80108a0 <_strtod_l+0xba0>
 8010774:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010778:	ec57 6b17 	vmov	r6, r7, d7
 801077c:	e796      	b.n	80106ac <_strtod_l+0x9ac>
 801077e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8010782:	9b04      	ldr	r3, [sp, #16]
 8010784:	46ca      	mov	sl, r9
 8010786:	2b00      	cmp	r3, #0
 8010788:	d1c2      	bne.n	8010710 <_strtod_l+0xa10>
 801078a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801078e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010790:	0d1b      	lsrs	r3, r3, #20
 8010792:	051b      	lsls	r3, r3, #20
 8010794:	429a      	cmp	r2, r3
 8010796:	d1bb      	bne.n	8010710 <_strtod_l+0xa10>
 8010798:	4630      	mov	r0, r6
 801079a:	4639      	mov	r1, r7
 801079c:	f7f0 fa8c 	bl	8000cb8 <__aeabi_d2lz>
 80107a0:	f7ef fefc 	bl	800059c <__aeabi_l2d>
 80107a4:	4602      	mov	r2, r0
 80107a6:	460b      	mov	r3, r1
 80107a8:	4630      	mov	r0, r6
 80107aa:	4639      	mov	r1, r7
 80107ac:	f7ef fd6c 	bl	8000288 <__aeabi_dsub>
 80107b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80107b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80107b6:	ea43 0308 	orr.w	r3, r3, r8
 80107ba:	4313      	orrs	r3, r2
 80107bc:	4606      	mov	r6, r0
 80107be:	460f      	mov	r7, r1
 80107c0:	d054      	beq.n	801086c <_strtod_l+0xb6c>
 80107c2:	a339      	add	r3, pc, #228	; (adr r3, 80108a8 <_strtod_l+0xba8>)
 80107c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c8:	f7f0 f988 	bl	8000adc <__aeabi_dcmplt>
 80107cc:	2800      	cmp	r0, #0
 80107ce:	f47f ace5 	bne.w	801019c <_strtod_l+0x49c>
 80107d2:	a337      	add	r3, pc, #220	; (adr r3, 80108b0 <_strtod_l+0xbb0>)
 80107d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d8:	4630      	mov	r0, r6
 80107da:	4639      	mov	r1, r7
 80107dc:	f7f0 f99c 	bl	8000b18 <__aeabi_dcmpgt>
 80107e0:	2800      	cmp	r0, #0
 80107e2:	d095      	beq.n	8010710 <_strtod_l+0xa10>
 80107e4:	e4da      	b.n	801019c <_strtod_l+0x49c>
 80107e6:	9b04      	ldr	r3, [sp, #16]
 80107e8:	b333      	cbz	r3, 8010838 <_strtod_l+0xb38>
 80107ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80107f0:	d822      	bhi.n	8010838 <_strtod_l+0xb38>
 80107f2:	a331      	add	r3, pc, #196	; (adr r3, 80108b8 <_strtod_l+0xbb8>)
 80107f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107f8:	4630      	mov	r0, r6
 80107fa:	4639      	mov	r1, r7
 80107fc:	f7f0 f978 	bl	8000af0 <__aeabi_dcmple>
 8010800:	b1a0      	cbz	r0, 801082c <_strtod_l+0xb2c>
 8010802:	4639      	mov	r1, r7
 8010804:	4630      	mov	r0, r6
 8010806:	f7f0 f9cf 	bl	8000ba8 <__aeabi_d2uiz>
 801080a:	2801      	cmp	r0, #1
 801080c:	bf38      	it	cc
 801080e:	2001      	movcc	r0, #1
 8010810:	f7ef fe78 	bl	8000504 <__aeabi_ui2d>
 8010814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010816:	4606      	mov	r6, r0
 8010818:	460f      	mov	r7, r1
 801081a:	bb23      	cbnz	r3, 8010866 <_strtod_l+0xb66>
 801081c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010820:	9010      	str	r0, [sp, #64]	; 0x40
 8010822:	9311      	str	r3, [sp, #68]	; 0x44
 8010824:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010828:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801082c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801082e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010830:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010834:	1a9b      	subs	r3, r3, r2
 8010836:	930f      	str	r3, [sp, #60]	; 0x3c
 8010838:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801083c:	eeb0 0a48 	vmov.f32	s0, s16
 8010840:	eef0 0a68 	vmov.f32	s1, s17
 8010844:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010848:	f002 febe 	bl	80135c8 <__ulp>
 801084c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010850:	ec53 2b10 	vmov	r2, r3, d0
 8010854:	f7ef fed0 	bl	80005f8 <__aeabi_dmul>
 8010858:	ec53 2b18 	vmov	r2, r3, d8
 801085c:	f7ef fd16 	bl	800028c <__adddf3>
 8010860:	4680      	mov	r8, r0
 8010862:	4689      	mov	r9, r1
 8010864:	e78d      	b.n	8010782 <_strtod_l+0xa82>
 8010866:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801086a:	e7db      	b.n	8010824 <_strtod_l+0xb24>
 801086c:	a314      	add	r3, pc, #80	; (adr r3, 80108c0 <_strtod_l+0xbc0>)
 801086e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010872:	f7f0 f933 	bl	8000adc <__aeabi_dcmplt>
 8010876:	e7b3      	b.n	80107e0 <_strtod_l+0xae0>
 8010878:	2300      	movs	r3, #0
 801087a:	930a      	str	r3, [sp, #40]	; 0x28
 801087c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801087e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010880:	6013      	str	r3, [r2, #0]
 8010882:	f7ff ba7c 	b.w	800fd7e <_strtod_l+0x7e>
 8010886:	2a65      	cmp	r2, #101	; 0x65
 8010888:	f43f ab75 	beq.w	800ff76 <_strtod_l+0x276>
 801088c:	2a45      	cmp	r2, #69	; 0x45
 801088e:	f43f ab72 	beq.w	800ff76 <_strtod_l+0x276>
 8010892:	2301      	movs	r3, #1
 8010894:	f7ff bbaa 	b.w	800ffec <_strtod_l+0x2ec>
 8010898:	00000000 	.word	0x00000000
 801089c:	bff00000 	.word	0xbff00000
 80108a0:	00000000 	.word	0x00000000
 80108a4:	3ff00000 	.word	0x3ff00000
 80108a8:	94a03595 	.word	0x94a03595
 80108ac:	3fdfffff 	.word	0x3fdfffff
 80108b0:	35afe535 	.word	0x35afe535
 80108b4:	3fe00000 	.word	0x3fe00000
 80108b8:	ffc00000 	.word	0xffc00000
 80108bc:	41dfffff 	.word	0x41dfffff
 80108c0:	94a03595 	.word	0x94a03595
 80108c4:	3fcfffff 	.word	0x3fcfffff
 80108c8:	3ff00000 	.word	0x3ff00000
 80108cc:	3fe00000 	.word	0x3fe00000
 80108d0:	7ff00000 	.word	0x7ff00000
 80108d4:	7fe00000 	.word	0x7fe00000
 80108d8:	7c9fffff 	.word	0x7c9fffff
 80108dc:	7fefffff 	.word	0x7fefffff

080108e0 <strtof>:
 80108e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108e4:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80109a8 <strtof+0xc8>
 80108e8:	4b2a      	ldr	r3, [pc, #168]	; (8010994 <strtof+0xb4>)
 80108ea:	460a      	mov	r2, r1
 80108ec:	ed2d 8b02 	vpush	{d8}
 80108f0:	4601      	mov	r1, r0
 80108f2:	f8d8 0000 	ldr.w	r0, [r8]
 80108f6:	f7ff fa03 	bl	800fd00 <_strtod_l>
 80108fa:	ec55 4b10 	vmov	r4, r5, d0
 80108fe:	ee10 2a10 	vmov	r2, s0
 8010902:	ee10 0a10 	vmov	r0, s0
 8010906:	462b      	mov	r3, r5
 8010908:	4629      	mov	r1, r5
 801090a:	f7f0 f90f 	bl	8000b2c <__aeabi_dcmpun>
 801090e:	b190      	cbz	r0, 8010936 <strtof+0x56>
 8010910:	2d00      	cmp	r5, #0
 8010912:	4821      	ldr	r0, [pc, #132]	; (8010998 <strtof+0xb8>)
 8010914:	da09      	bge.n	801092a <strtof+0x4a>
 8010916:	f001 f897 	bl	8011a48 <nanf>
 801091a:	eeb1 8a40 	vneg.f32	s16, s0
 801091e:	eeb0 0a48 	vmov.f32	s0, s16
 8010922:	ecbd 8b02 	vpop	{d8}
 8010926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801092a:	ecbd 8b02 	vpop	{d8}
 801092e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010932:	f001 b889 	b.w	8011a48 <nanf>
 8010936:	4620      	mov	r0, r4
 8010938:	4629      	mov	r1, r5
 801093a:	f7f0 f955 	bl	8000be8 <__aeabi_d2f>
 801093e:	ee08 0a10 	vmov	s16, r0
 8010942:	eddf 7a16 	vldr	s15, [pc, #88]	; 801099c <strtof+0xbc>
 8010946:	eeb0 7ac8 	vabs.f32	s14, s16
 801094a:	eeb4 7a67 	vcmp.f32	s14, s15
 801094e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010952:	dd11      	ble.n	8010978 <strtof+0x98>
 8010954:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8010958:	4b11      	ldr	r3, [pc, #68]	; (80109a0 <strtof+0xc0>)
 801095a:	f04f 32ff 	mov.w	r2, #4294967295
 801095e:	4620      	mov	r0, r4
 8010960:	4639      	mov	r1, r7
 8010962:	f7f0 f8e3 	bl	8000b2c <__aeabi_dcmpun>
 8010966:	b980      	cbnz	r0, 801098a <strtof+0xaa>
 8010968:	4b0d      	ldr	r3, [pc, #52]	; (80109a0 <strtof+0xc0>)
 801096a:	f04f 32ff 	mov.w	r2, #4294967295
 801096e:	4620      	mov	r0, r4
 8010970:	4639      	mov	r1, r7
 8010972:	f7f0 f8bd 	bl	8000af0 <__aeabi_dcmple>
 8010976:	b940      	cbnz	r0, 801098a <strtof+0xaa>
 8010978:	ee18 3a10 	vmov	r3, s16
 801097c:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8010980:	d1cd      	bne.n	801091e <strtof+0x3e>
 8010982:	4b08      	ldr	r3, [pc, #32]	; (80109a4 <strtof+0xc4>)
 8010984:	402b      	ands	r3, r5
 8010986:	2b00      	cmp	r3, #0
 8010988:	d0c9      	beq.n	801091e <strtof+0x3e>
 801098a:	f8d8 3000 	ldr.w	r3, [r8]
 801098e:	2222      	movs	r2, #34	; 0x22
 8010990:	601a      	str	r2, [r3, #0]
 8010992:	e7c4      	b.n	801091e <strtof+0x3e>
 8010994:	20000038 	.word	0x20000038
 8010998:	08015b21 	.word	0x08015b21
 801099c:	7f7fffff 	.word	0x7f7fffff
 80109a0:	7fefffff 	.word	0x7fefffff
 80109a4:	7ff00000 	.word	0x7ff00000
 80109a8:	200001f0 	.word	0x200001f0

080109ac <_strtol_l.constprop.0>:
 80109ac:	2b01      	cmp	r3, #1
 80109ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109b2:	d001      	beq.n	80109b8 <_strtol_l.constprop.0+0xc>
 80109b4:	2b24      	cmp	r3, #36	; 0x24
 80109b6:	d906      	bls.n	80109c6 <_strtol_l.constprop.0+0x1a>
 80109b8:	f000 fff8 	bl	80119ac <__errno>
 80109bc:	2316      	movs	r3, #22
 80109be:	6003      	str	r3, [r0, #0]
 80109c0:	2000      	movs	r0, #0
 80109c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010aac <_strtol_l.constprop.0+0x100>
 80109ca:	460d      	mov	r5, r1
 80109cc:	462e      	mov	r6, r5
 80109ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80109d2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80109d6:	f017 0708 	ands.w	r7, r7, #8
 80109da:	d1f7      	bne.n	80109cc <_strtol_l.constprop.0+0x20>
 80109dc:	2c2d      	cmp	r4, #45	; 0x2d
 80109de:	d132      	bne.n	8010a46 <_strtol_l.constprop.0+0x9a>
 80109e0:	782c      	ldrb	r4, [r5, #0]
 80109e2:	2701      	movs	r7, #1
 80109e4:	1cb5      	adds	r5, r6, #2
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d05b      	beq.n	8010aa2 <_strtol_l.constprop.0+0xf6>
 80109ea:	2b10      	cmp	r3, #16
 80109ec:	d109      	bne.n	8010a02 <_strtol_l.constprop.0+0x56>
 80109ee:	2c30      	cmp	r4, #48	; 0x30
 80109f0:	d107      	bne.n	8010a02 <_strtol_l.constprop.0+0x56>
 80109f2:	782c      	ldrb	r4, [r5, #0]
 80109f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80109f8:	2c58      	cmp	r4, #88	; 0x58
 80109fa:	d14d      	bne.n	8010a98 <_strtol_l.constprop.0+0xec>
 80109fc:	786c      	ldrb	r4, [r5, #1]
 80109fe:	2310      	movs	r3, #16
 8010a00:	3502      	adds	r5, #2
 8010a02:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010a06:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a0a:	f04f 0e00 	mov.w	lr, #0
 8010a0e:	fbb8 f9f3 	udiv	r9, r8, r3
 8010a12:	4676      	mov	r6, lr
 8010a14:	fb03 8a19 	mls	sl, r3, r9, r8
 8010a18:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010a1c:	f1bc 0f09 	cmp.w	ip, #9
 8010a20:	d816      	bhi.n	8010a50 <_strtol_l.constprop.0+0xa4>
 8010a22:	4664      	mov	r4, ip
 8010a24:	42a3      	cmp	r3, r4
 8010a26:	dd24      	ble.n	8010a72 <_strtol_l.constprop.0+0xc6>
 8010a28:	f1be 3fff 	cmp.w	lr, #4294967295
 8010a2c:	d008      	beq.n	8010a40 <_strtol_l.constprop.0+0x94>
 8010a2e:	45b1      	cmp	r9, r6
 8010a30:	d31c      	bcc.n	8010a6c <_strtol_l.constprop.0+0xc0>
 8010a32:	d101      	bne.n	8010a38 <_strtol_l.constprop.0+0x8c>
 8010a34:	45a2      	cmp	sl, r4
 8010a36:	db19      	blt.n	8010a6c <_strtol_l.constprop.0+0xc0>
 8010a38:	fb06 4603 	mla	r6, r6, r3, r4
 8010a3c:	f04f 0e01 	mov.w	lr, #1
 8010a40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a44:	e7e8      	b.n	8010a18 <_strtol_l.constprop.0+0x6c>
 8010a46:	2c2b      	cmp	r4, #43	; 0x2b
 8010a48:	bf04      	itt	eq
 8010a4a:	782c      	ldrbeq	r4, [r5, #0]
 8010a4c:	1cb5      	addeq	r5, r6, #2
 8010a4e:	e7ca      	b.n	80109e6 <_strtol_l.constprop.0+0x3a>
 8010a50:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010a54:	f1bc 0f19 	cmp.w	ip, #25
 8010a58:	d801      	bhi.n	8010a5e <_strtol_l.constprop.0+0xb2>
 8010a5a:	3c37      	subs	r4, #55	; 0x37
 8010a5c:	e7e2      	b.n	8010a24 <_strtol_l.constprop.0+0x78>
 8010a5e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010a62:	f1bc 0f19 	cmp.w	ip, #25
 8010a66:	d804      	bhi.n	8010a72 <_strtol_l.constprop.0+0xc6>
 8010a68:	3c57      	subs	r4, #87	; 0x57
 8010a6a:	e7db      	b.n	8010a24 <_strtol_l.constprop.0+0x78>
 8010a6c:	f04f 3eff 	mov.w	lr, #4294967295
 8010a70:	e7e6      	b.n	8010a40 <_strtol_l.constprop.0+0x94>
 8010a72:	f1be 3fff 	cmp.w	lr, #4294967295
 8010a76:	d105      	bne.n	8010a84 <_strtol_l.constprop.0+0xd8>
 8010a78:	2322      	movs	r3, #34	; 0x22
 8010a7a:	6003      	str	r3, [r0, #0]
 8010a7c:	4646      	mov	r6, r8
 8010a7e:	b942      	cbnz	r2, 8010a92 <_strtol_l.constprop.0+0xe6>
 8010a80:	4630      	mov	r0, r6
 8010a82:	e79e      	b.n	80109c2 <_strtol_l.constprop.0+0x16>
 8010a84:	b107      	cbz	r7, 8010a88 <_strtol_l.constprop.0+0xdc>
 8010a86:	4276      	negs	r6, r6
 8010a88:	2a00      	cmp	r2, #0
 8010a8a:	d0f9      	beq.n	8010a80 <_strtol_l.constprop.0+0xd4>
 8010a8c:	f1be 0f00 	cmp.w	lr, #0
 8010a90:	d000      	beq.n	8010a94 <_strtol_l.constprop.0+0xe8>
 8010a92:	1e69      	subs	r1, r5, #1
 8010a94:	6011      	str	r1, [r2, #0]
 8010a96:	e7f3      	b.n	8010a80 <_strtol_l.constprop.0+0xd4>
 8010a98:	2430      	movs	r4, #48	; 0x30
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d1b1      	bne.n	8010a02 <_strtol_l.constprop.0+0x56>
 8010a9e:	2308      	movs	r3, #8
 8010aa0:	e7af      	b.n	8010a02 <_strtol_l.constprop.0+0x56>
 8010aa2:	2c30      	cmp	r4, #48	; 0x30
 8010aa4:	d0a5      	beq.n	80109f2 <_strtol_l.constprop.0+0x46>
 8010aa6:	230a      	movs	r3, #10
 8010aa8:	e7ab      	b.n	8010a02 <_strtol_l.constprop.0+0x56>
 8010aaa:	bf00      	nop
 8010aac:	08015939 	.word	0x08015939

08010ab0 <strtol>:
 8010ab0:	4613      	mov	r3, r2
 8010ab2:	460a      	mov	r2, r1
 8010ab4:	4601      	mov	r1, r0
 8010ab6:	4802      	ldr	r0, [pc, #8]	; (8010ac0 <strtol+0x10>)
 8010ab8:	6800      	ldr	r0, [r0, #0]
 8010aba:	f7ff bf77 	b.w	80109ac <_strtol_l.constprop.0>
 8010abe:	bf00      	nop
 8010ac0:	200001f0 	.word	0x200001f0

08010ac4 <__cvt>:
 8010ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ac8:	ec55 4b10 	vmov	r4, r5, d0
 8010acc:	2d00      	cmp	r5, #0
 8010ace:	460e      	mov	r6, r1
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	462b      	mov	r3, r5
 8010ad4:	bfbb      	ittet	lt
 8010ad6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010ada:	461d      	movlt	r5, r3
 8010adc:	2300      	movge	r3, #0
 8010ade:	232d      	movlt	r3, #45	; 0x2d
 8010ae0:	700b      	strb	r3, [r1, #0]
 8010ae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ae4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010ae8:	4691      	mov	r9, r2
 8010aea:	f023 0820 	bic.w	r8, r3, #32
 8010aee:	bfbc      	itt	lt
 8010af0:	4622      	movlt	r2, r4
 8010af2:	4614      	movlt	r4, r2
 8010af4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010af8:	d005      	beq.n	8010b06 <__cvt+0x42>
 8010afa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010afe:	d100      	bne.n	8010b02 <__cvt+0x3e>
 8010b00:	3601      	adds	r6, #1
 8010b02:	2102      	movs	r1, #2
 8010b04:	e000      	b.n	8010b08 <__cvt+0x44>
 8010b06:	2103      	movs	r1, #3
 8010b08:	ab03      	add	r3, sp, #12
 8010b0a:	9301      	str	r3, [sp, #4]
 8010b0c:	ab02      	add	r3, sp, #8
 8010b0e:	9300      	str	r3, [sp, #0]
 8010b10:	ec45 4b10 	vmov	d0, r4, r5
 8010b14:	4653      	mov	r3, sl
 8010b16:	4632      	mov	r2, r6
 8010b18:	f001 f842 	bl	8011ba0 <_dtoa_r>
 8010b1c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010b20:	4607      	mov	r7, r0
 8010b22:	d102      	bne.n	8010b2a <__cvt+0x66>
 8010b24:	f019 0f01 	tst.w	r9, #1
 8010b28:	d022      	beq.n	8010b70 <__cvt+0xac>
 8010b2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010b2e:	eb07 0906 	add.w	r9, r7, r6
 8010b32:	d110      	bne.n	8010b56 <__cvt+0x92>
 8010b34:	783b      	ldrb	r3, [r7, #0]
 8010b36:	2b30      	cmp	r3, #48	; 0x30
 8010b38:	d10a      	bne.n	8010b50 <__cvt+0x8c>
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	4620      	mov	r0, r4
 8010b40:	4629      	mov	r1, r5
 8010b42:	f7ef ffc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010b46:	b918      	cbnz	r0, 8010b50 <__cvt+0x8c>
 8010b48:	f1c6 0601 	rsb	r6, r6, #1
 8010b4c:	f8ca 6000 	str.w	r6, [sl]
 8010b50:	f8da 3000 	ldr.w	r3, [sl]
 8010b54:	4499      	add	r9, r3
 8010b56:	2200      	movs	r2, #0
 8010b58:	2300      	movs	r3, #0
 8010b5a:	4620      	mov	r0, r4
 8010b5c:	4629      	mov	r1, r5
 8010b5e:	f7ef ffb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8010b62:	b108      	cbz	r0, 8010b68 <__cvt+0xa4>
 8010b64:	f8cd 900c 	str.w	r9, [sp, #12]
 8010b68:	2230      	movs	r2, #48	; 0x30
 8010b6a:	9b03      	ldr	r3, [sp, #12]
 8010b6c:	454b      	cmp	r3, r9
 8010b6e:	d307      	bcc.n	8010b80 <__cvt+0xbc>
 8010b70:	9b03      	ldr	r3, [sp, #12]
 8010b72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010b74:	1bdb      	subs	r3, r3, r7
 8010b76:	4638      	mov	r0, r7
 8010b78:	6013      	str	r3, [r2, #0]
 8010b7a:	b004      	add	sp, #16
 8010b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b80:	1c59      	adds	r1, r3, #1
 8010b82:	9103      	str	r1, [sp, #12]
 8010b84:	701a      	strb	r2, [r3, #0]
 8010b86:	e7f0      	b.n	8010b6a <__cvt+0xa6>

08010b88 <__exponent>:
 8010b88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	2900      	cmp	r1, #0
 8010b8e:	bfb8      	it	lt
 8010b90:	4249      	neglt	r1, r1
 8010b92:	f803 2b02 	strb.w	r2, [r3], #2
 8010b96:	bfb4      	ite	lt
 8010b98:	222d      	movlt	r2, #45	; 0x2d
 8010b9a:	222b      	movge	r2, #43	; 0x2b
 8010b9c:	2909      	cmp	r1, #9
 8010b9e:	7042      	strb	r2, [r0, #1]
 8010ba0:	dd2a      	ble.n	8010bf8 <__exponent+0x70>
 8010ba2:	f10d 0207 	add.w	r2, sp, #7
 8010ba6:	4617      	mov	r7, r2
 8010ba8:	260a      	movs	r6, #10
 8010baa:	4694      	mov	ip, r2
 8010bac:	fb91 f5f6 	sdiv	r5, r1, r6
 8010bb0:	fb06 1415 	mls	r4, r6, r5, r1
 8010bb4:	3430      	adds	r4, #48	; 0x30
 8010bb6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8010bba:	460c      	mov	r4, r1
 8010bbc:	2c63      	cmp	r4, #99	; 0x63
 8010bbe:	f102 32ff 	add.w	r2, r2, #4294967295
 8010bc2:	4629      	mov	r1, r5
 8010bc4:	dcf1      	bgt.n	8010baa <__exponent+0x22>
 8010bc6:	3130      	adds	r1, #48	; 0x30
 8010bc8:	f1ac 0402 	sub.w	r4, ip, #2
 8010bcc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8010bd0:	1c41      	adds	r1, r0, #1
 8010bd2:	4622      	mov	r2, r4
 8010bd4:	42ba      	cmp	r2, r7
 8010bd6:	d30a      	bcc.n	8010bee <__exponent+0x66>
 8010bd8:	f10d 0209 	add.w	r2, sp, #9
 8010bdc:	eba2 020c 	sub.w	r2, r2, ip
 8010be0:	42bc      	cmp	r4, r7
 8010be2:	bf88      	it	hi
 8010be4:	2200      	movhi	r2, #0
 8010be6:	4413      	add	r3, r2
 8010be8:	1a18      	subs	r0, r3, r0
 8010bea:	b003      	add	sp, #12
 8010bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bee:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010bf2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8010bf6:	e7ed      	b.n	8010bd4 <__exponent+0x4c>
 8010bf8:	2330      	movs	r3, #48	; 0x30
 8010bfa:	3130      	adds	r1, #48	; 0x30
 8010bfc:	7083      	strb	r3, [r0, #2]
 8010bfe:	70c1      	strb	r1, [r0, #3]
 8010c00:	1d03      	adds	r3, r0, #4
 8010c02:	e7f1      	b.n	8010be8 <__exponent+0x60>

08010c04 <_printf_float>:
 8010c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c08:	ed2d 8b02 	vpush	{d8}
 8010c0c:	b08d      	sub	sp, #52	; 0x34
 8010c0e:	460c      	mov	r4, r1
 8010c10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010c14:	4616      	mov	r6, r2
 8010c16:	461f      	mov	r7, r3
 8010c18:	4605      	mov	r5, r0
 8010c1a:	f000 fe6d 	bl	80118f8 <_localeconv_r>
 8010c1e:	f8d0 a000 	ldr.w	sl, [r0]
 8010c22:	4650      	mov	r0, sl
 8010c24:	f7ef fb24 	bl	8000270 <strlen>
 8010c28:	2300      	movs	r3, #0
 8010c2a:	930a      	str	r3, [sp, #40]	; 0x28
 8010c2c:	6823      	ldr	r3, [r4, #0]
 8010c2e:	9305      	str	r3, [sp, #20]
 8010c30:	f8d8 3000 	ldr.w	r3, [r8]
 8010c34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010c38:	3307      	adds	r3, #7
 8010c3a:	f023 0307 	bic.w	r3, r3, #7
 8010c3e:	f103 0208 	add.w	r2, r3, #8
 8010c42:	f8c8 2000 	str.w	r2, [r8]
 8010c46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010c4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010c4e:	9307      	str	r3, [sp, #28]
 8010c50:	f8cd 8018 	str.w	r8, [sp, #24]
 8010c54:	ee08 0a10 	vmov	s16, r0
 8010c58:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8010c5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010c60:	4b9e      	ldr	r3, [pc, #632]	; (8010edc <_printf_float+0x2d8>)
 8010c62:	f04f 32ff 	mov.w	r2, #4294967295
 8010c66:	f7ef ff61 	bl	8000b2c <__aeabi_dcmpun>
 8010c6a:	bb88      	cbnz	r0, 8010cd0 <_printf_float+0xcc>
 8010c6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010c70:	4b9a      	ldr	r3, [pc, #616]	; (8010edc <_printf_float+0x2d8>)
 8010c72:	f04f 32ff 	mov.w	r2, #4294967295
 8010c76:	f7ef ff3b 	bl	8000af0 <__aeabi_dcmple>
 8010c7a:	bb48      	cbnz	r0, 8010cd0 <_printf_float+0xcc>
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	2300      	movs	r3, #0
 8010c80:	4640      	mov	r0, r8
 8010c82:	4649      	mov	r1, r9
 8010c84:	f7ef ff2a 	bl	8000adc <__aeabi_dcmplt>
 8010c88:	b110      	cbz	r0, 8010c90 <_printf_float+0x8c>
 8010c8a:	232d      	movs	r3, #45	; 0x2d
 8010c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010c90:	4a93      	ldr	r2, [pc, #588]	; (8010ee0 <_printf_float+0x2dc>)
 8010c92:	4b94      	ldr	r3, [pc, #592]	; (8010ee4 <_printf_float+0x2e0>)
 8010c94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010c98:	bf94      	ite	ls
 8010c9a:	4690      	movls	r8, r2
 8010c9c:	4698      	movhi	r8, r3
 8010c9e:	2303      	movs	r3, #3
 8010ca0:	6123      	str	r3, [r4, #16]
 8010ca2:	9b05      	ldr	r3, [sp, #20]
 8010ca4:	f023 0304 	bic.w	r3, r3, #4
 8010ca8:	6023      	str	r3, [r4, #0]
 8010caa:	f04f 0900 	mov.w	r9, #0
 8010cae:	9700      	str	r7, [sp, #0]
 8010cb0:	4633      	mov	r3, r6
 8010cb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8010cb4:	4621      	mov	r1, r4
 8010cb6:	4628      	mov	r0, r5
 8010cb8:	f000 f9da 	bl	8011070 <_printf_common>
 8010cbc:	3001      	adds	r0, #1
 8010cbe:	f040 8090 	bne.w	8010de2 <_printf_float+0x1de>
 8010cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc6:	b00d      	add	sp, #52	; 0x34
 8010cc8:	ecbd 8b02 	vpop	{d8}
 8010ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cd0:	4642      	mov	r2, r8
 8010cd2:	464b      	mov	r3, r9
 8010cd4:	4640      	mov	r0, r8
 8010cd6:	4649      	mov	r1, r9
 8010cd8:	f7ef ff28 	bl	8000b2c <__aeabi_dcmpun>
 8010cdc:	b140      	cbz	r0, 8010cf0 <_printf_float+0xec>
 8010cde:	464b      	mov	r3, r9
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	bfbc      	itt	lt
 8010ce4:	232d      	movlt	r3, #45	; 0x2d
 8010ce6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010cea:	4a7f      	ldr	r2, [pc, #508]	; (8010ee8 <_printf_float+0x2e4>)
 8010cec:	4b7f      	ldr	r3, [pc, #508]	; (8010eec <_printf_float+0x2e8>)
 8010cee:	e7d1      	b.n	8010c94 <_printf_float+0x90>
 8010cf0:	6863      	ldr	r3, [r4, #4]
 8010cf2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010cf6:	9206      	str	r2, [sp, #24]
 8010cf8:	1c5a      	adds	r2, r3, #1
 8010cfa:	d13f      	bne.n	8010d7c <_printf_float+0x178>
 8010cfc:	2306      	movs	r3, #6
 8010cfe:	6063      	str	r3, [r4, #4]
 8010d00:	9b05      	ldr	r3, [sp, #20]
 8010d02:	6861      	ldr	r1, [r4, #4]
 8010d04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010d08:	2300      	movs	r3, #0
 8010d0a:	9303      	str	r3, [sp, #12]
 8010d0c:	ab0a      	add	r3, sp, #40	; 0x28
 8010d0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010d12:	ab09      	add	r3, sp, #36	; 0x24
 8010d14:	ec49 8b10 	vmov	d0, r8, r9
 8010d18:	9300      	str	r3, [sp, #0]
 8010d1a:	6022      	str	r2, [r4, #0]
 8010d1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010d20:	4628      	mov	r0, r5
 8010d22:	f7ff fecf 	bl	8010ac4 <__cvt>
 8010d26:	9b06      	ldr	r3, [sp, #24]
 8010d28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010d2a:	2b47      	cmp	r3, #71	; 0x47
 8010d2c:	4680      	mov	r8, r0
 8010d2e:	d108      	bne.n	8010d42 <_printf_float+0x13e>
 8010d30:	1cc8      	adds	r0, r1, #3
 8010d32:	db02      	blt.n	8010d3a <_printf_float+0x136>
 8010d34:	6863      	ldr	r3, [r4, #4]
 8010d36:	4299      	cmp	r1, r3
 8010d38:	dd41      	ble.n	8010dbe <_printf_float+0x1ba>
 8010d3a:	f1ab 0302 	sub.w	r3, fp, #2
 8010d3e:	fa5f fb83 	uxtb.w	fp, r3
 8010d42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010d46:	d820      	bhi.n	8010d8a <_printf_float+0x186>
 8010d48:	3901      	subs	r1, #1
 8010d4a:	465a      	mov	r2, fp
 8010d4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010d50:	9109      	str	r1, [sp, #36]	; 0x24
 8010d52:	f7ff ff19 	bl	8010b88 <__exponent>
 8010d56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d58:	1813      	adds	r3, r2, r0
 8010d5a:	2a01      	cmp	r2, #1
 8010d5c:	4681      	mov	r9, r0
 8010d5e:	6123      	str	r3, [r4, #16]
 8010d60:	dc02      	bgt.n	8010d68 <_printf_float+0x164>
 8010d62:	6822      	ldr	r2, [r4, #0]
 8010d64:	07d2      	lsls	r2, r2, #31
 8010d66:	d501      	bpl.n	8010d6c <_printf_float+0x168>
 8010d68:	3301      	adds	r3, #1
 8010d6a:	6123      	str	r3, [r4, #16]
 8010d6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d09c      	beq.n	8010cae <_printf_float+0xaa>
 8010d74:	232d      	movs	r3, #45	; 0x2d
 8010d76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010d7a:	e798      	b.n	8010cae <_printf_float+0xaa>
 8010d7c:	9a06      	ldr	r2, [sp, #24]
 8010d7e:	2a47      	cmp	r2, #71	; 0x47
 8010d80:	d1be      	bne.n	8010d00 <_printf_float+0xfc>
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d1bc      	bne.n	8010d00 <_printf_float+0xfc>
 8010d86:	2301      	movs	r3, #1
 8010d88:	e7b9      	b.n	8010cfe <_printf_float+0xfa>
 8010d8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010d8e:	d118      	bne.n	8010dc2 <_printf_float+0x1be>
 8010d90:	2900      	cmp	r1, #0
 8010d92:	6863      	ldr	r3, [r4, #4]
 8010d94:	dd0b      	ble.n	8010dae <_printf_float+0x1aa>
 8010d96:	6121      	str	r1, [r4, #16]
 8010d98:	b913      	cbnz	r3, 8010da0 <_printf_float+0x19c>
 8010d9a:	6822      	ldr	r2, [r4, #0]
 8010d9c:	07d0      	lsls	r0, r2, #31
 8010d9e:	d502      	bpl.n	8010da6 <_printf_float+0x1a2>
 8010da0:	3301      	adds	r3, #1
 8010da2:	440b      	add	r3, r1
 8010da4:	6123      	str	r3, [r4, #16]
 8010da6:	65a1      	str	r1, [r4, #88]	; 0x58
 8010da8:	f04f 0900 	mov.w	r9, #0
 8010dac:	e7de      	b.n	8010d6c <_printf_float+0x168>
 8010dae:	b913      	cbnz	r3, 8010db6 <_printf_float+0x1b2>
 8010db0:	6822      	ldr	r2, [r4, #0]
 8010db2:	07d2      	lsls	r2, r2, #31
 8010db4:	d501      	bpl.n	8010dba <_printf_float+0x1b6>
 8010db6:	3302      	adds	r3, #2
 8010db8:	e7f4      	b.n	8010da4 <_printf_float+0x1a0>
 8010dba:	2301      	movs	r3, #1
 8010dbc:	e7f2      	b.n	8010da4 <_printf_float+0x1a0>
 8010dbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dc4:	4299      	cmp	r1, r3
 8010dc6:	db05      	blt.n	8010dd4 <_printf_float+0x1d0>
 8010dc8:	6823      	ldr	r3, [r4, #0]
 8010dca:	6121      	str	r1, [r4, #16]
 8010dcc:	07d8      	lsls	r0, r3, #31
 8010dce:	d5ea      	bpl.n	8010da6 <_printf_float+0x1a2>
 8010dd0:	1c4b      	adds	r3, r1, #1
 8010dd2:	e7e7      	b.n	8010da4 <_printf_float+0x1a0>
 8010dd4:	2900      	cmp	r1, #0
 8010dd6:	bfd4      	ite	le
 8010dd8:	f1c1 0202 	rsble	r2, r1, #2
 8010ddc:	2201      	movgt	r2, #1
 8010dde:	4413      	add	r3, r2
 8010de0:	e7e0      	b.n	8010da4 <_printf_float+0x1a0>
 8010de2:	6823      	ldr	r3, [r4, #0]
 8010de4:	055a      	lsls	r2, r3, #21
 8010de6:	d407      	bmi.n	8010df8 <_printf_float+0x1f4>
 8010de8:	6923      	ldr	r3, [r4, #16]
 8010dea:	4642      	mov	r2, r8
 8010dec:	4631      	mov	r1, r6
 8010dee:	4628      	mov	r0, r5
 8010df0:	47b8      	blx	r7
 8010df2:	3001      	adds	r0, #1
 8010df4:	d12c      	bne.n	8010e50 <_printf_float+0x24c>
 8010df6:	e764      	b.n	8010cc2 <_printf_float+0xbe>
 8010df8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010dfc:	f240 80e0 	bls.w	8010fc0 <_printf_float+0x3bc>
 8010e00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010e04:	2200      	movs	r2, #0
 8010e06:	2300      	movs	r3, #0
 8010e08:	f7ef fe5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8010e0c:	2800      	cmp	r0, #0
 8010e0e:	d034      	beq.n	8010e7a <_printf_float+0x276>
 8010e10:	4a37      	ldr	r2, [pc, #220]	; (8010ef0 <_printf_float+0x2ec>)
 8010e12:	2301      	movs	r3, #1
 8010e14:	4631      	mov	r1, r6
 8010e16:	4628      	mov	r0, r5
 8010e18:	47b8      	blx	r7
 8010e1a:	3001      	adds	r0, #1
 8010e1c:	f43f af51 	beq.w	8010cc2 <_printf_float+0xbe>
 8010e20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010e24:	429a      	cmp	r2, r3
 8010e26:	db02      	blt.n	8010e2e <_printf_float+0x22a>
 8010e28:	6823      	ldr	r3, [r4, #0]
 8010e2a:	07d8      	lsls	r0, r3, #31
 8010e2c:	d510      	bpl.n	8010e50 <_printf_float+0x24c>
 8010e2e:	ee18 3a10 	vmov	r3, s16
 8010e32:	4652      	mov	r2, sl
 8010e34:	4631      	mov	r1, r6
 8010e36:	4628      	mov	r0, r5
 8010e38:	47b8      	blx	r7
 8010e3a:	3001      	adds	r0, #1
 8010e3c:	f43f af41 	beq.w	8010cc2 <_printf_float+0xbe>
 8010e40:	f04f 0800 	mov.w	r8, #0
 8010e44:	f104 091a 	add.w	r9, r4, #26
 8010e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e4a:	3b01      	subs	r3, #1
 8010e4c:	4543      	cmp	r3, r8
 8010e4e:	dc09      	bgt.n	8010e64 <_printf_float+0x260>
 8010e50:	6823      	ldr	r3, [r4, #0]
 8010e52:	079b      	lsls	r3, r3, #30
 8010e54:	f100 8107 	bmi.w	8011066 <_printf_float+0x462>
 8010e58:	68e0      	ldr	r0, [r4, #12]
 8010e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e5c:	4298      	cmp	r0, r3
 8010e5e:	bfb8      	it	lt
 8010e60:	4618      	movlt	r0, r3
 8010e62:	e730      	b.n	8010cc6 <_printf_float+0xc2>
 8010e64:	2301      	movs	r3, #1
 8010e66:	464a      	mov	r2, r9
 8010e68:	4631      	mov	r1, r6
 8010e6a:	4628      	mov	r0, r5
 8010e6c:	47b8      	blx	r7
 8010e6e:	3001      	adds	r0, #1
 8010e70:	f43f af27 	beq.w	8010cc2 <_printf_float+0xbe>
 8010e74:	f108 0801 	add.w	r8, r8, #1
 8010e78:	e7e6      	b.n	8010e48 <_printf_float+0x244>
 8010e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	dc39      	bgt.n	8010ef4 <_printf_float+0x2f0>
 8010e80:	4a1b      	ldr	r2, [pc, #108]	; (8010ef0 <_printf_float+0x2ec>)
 8010e82:	2301      	movs	r3, #1
 8010e84:	4631      	mov	r1, r6
 8010e86:	4628      	mov	r0, r5
 8010e88:	47b8      	blx	r7
 8010e8a:	3001      	adds	r0, #1
 8010e8c:	f43f af19 	beq.w	8010cc2 <_printf_float+0xbe>
 8010e90:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010e94:	4313      	orrs	r3, r2
 8010e96:	d102      	bne.n	8010e9e <_printf_float+0x29a>
 8010e98:	6823      	ldr	r3, [r4, #0]
 8010e9a:	07d9      	lsls	r1, r3, #31
 8010e9c:	d5d8      	bpl.n	8010e50 <_printf_float+0x24c>
 8010e9e:	ee18 3a10 	vmov	r3, s16
 8010ea2:	4652      	mov	r2, sl
 8010ea4:	4631      	mov	r1, r6
 8010ea6:	4628      	mov	r0, r5
 8010ea8:	47b8      	blx	r7
 8010eaa:	3001      	adds	r0, #1
 8010eac:	f43f af09 	beq.w	8010cc2 <_printf_float+0xbe>
 8010eb0:	f04f 0900 	mov.w	r9, #0
 8010eb4:	f104 0a1a 	add.w	sl, r4, #26
 8010eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eba:	425b      	negs	r3, r3
 8010ebc:	454b      	cmp	r3, r9
 8010ebe:	dc01      	bgt.n	8010ec4 <_printf_float+0x2c0>
 8010ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ec2:	e792      	b.n	8010dea <_printf_float+0x1e6>
 8010ec4:	2301      	movs	r3, #1
 8010ec6:	4652      	mov	r2, sl
 8010ec8:	4631      	mov	r1, r6
 8010eca:	4628      	mov	r0, r5
 8010ecc:	47b8      	blx	r7
 8010ece:	3001      	adds	r0, #1
 8010ed0:	f43f aef7 	beq.w	8010cc2 <_printf_float+0xbe>
 8010ed4:	f109 0901 	add.w	r9, r9, #1
 8010ed8:	e7ee      	b.n	8010eb8 <_printf_float+0x2b4>
 8010eda:	bf00      	nop
 8010edc:	7fefffff 	.word	0x7fefffff
 8010ee0:	08015a39 	.word	0x08015a39
 8010ee4:	08015a3d 	.word	0x08015a3d
 8010ee8:	08015a41 	.word	0x08015a41
 8010eec:	08015a45 	.word	0x08015a45
 8010ef0:	08015a49 	.word	0x08015a49
 8010ef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010ef6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010ef8:	429a      	cmp	r2, r3
 8010efa:	bfa8      	it	ge
 8010efc:	461a      	movge	r2, r3
 8010efe:	2a00      	cmp	r2, #0
 8010f00:	4691      	mov	r9, r2
 8010f02:	dc37      	bgt.n	8010f74 <_printf_float+0x370>
 8010f04:	f04f 0b00 	mov.w	fp, #0
 8010f08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010f0c:	f104 021a 	add.w	r2, r4, #26
 8010f10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010f12:	9305      	str	r3, [sp, #20]
 8010f14:	eba3 0309 	sub.w	r3, r3, r9
 8010f18:	455b      	cmp	r3, fp
 8010f1a:	dc33      	bgt.n	8010f84 <_printf_float+0x380>
 8010f1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f20:	429a      	cmp	r2, r3
 8010f22:	db3b      	blt.n	8010f9c <_printf_float+0x398>
 8010f24:	6823      	ldr	r3, [r4, #0]
 8010f26:	07da      	lsls	r2, r3, #31
 8010f28:	d438      	bmi.n	8010f9c <_printf_float+0x398>
 8010f2a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8010f2e:	eba2 0903 	sub.w	r9, r2, r3
 8010f32:	9b05      	ldr	r3, [sp, #20]
 8010f34:	1ad2      	subs	r2, r2, r3
 8010f36:	4591      	cmp	r9, r2
 8010f38:	bfa8      	it	ge
 8010f3a:	4691      	movge	r9, r2
 8010f3c:	f1b9 0f00 	cmp.w	r9, #0
 8010f40:	dc35      	bgt.n	8010fae <_printf_float+0x3aa>
 8010f42:	f04f 0800 	mov.w	r8, #0
 8010f46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010f4a:	f104 0a1a 	add.w	sl, r4, #26
 8010f4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010f52:	1a9b      	subs	r3, r3, r2
 8010f54:	eba3 0309 	sub.w	r3, r3, r9
 8010f58:	4543      	cmp	r3, r8
 8010f5a:	f77f af79 	ble.w	8010e50 <_printf_float+0x24c>
 8010f5e:	2301      	movs	r3, #1
 8010f60:	4652      	mov	r2, sl
 8010f62:	4631      	mov	r1, r6
 8010f64:	4628      	mov	r0, r5
 8010f66:	47b8      	blx	r7
 8010f68:	3001      	adds	r0, #1
 8010f6a:	f43f aeaa 	beq.w	8010cc2 <_printf_float+0xbe>
 8010f6e:	f108 0801 	add.w	r8, r8, #1
 8010f72:	e7ec      	b.n	8010f4e <_printf_float+0x34a>
 8010f74:	4613      	mov	r3, r2
 8010f76:	4631      	mov	r1, r6
 8010f78:	4642      	mov	r2, r8
 8010f7a:	4628      	mov	r0, r5
 8010f7c:	47b8      	blx	r7
 8010f7e:	3001      	adds	r0, #1
 8010f80:	d1c0      	bne.n	8010f04 <_printf_float+0x300>
 8010f82:	e69e      	b.n	8010cc2 <_printf_float+0xbe>
 8010f84:	2301      	movs	r3, #1
 8010f86:	4631      	mov	r1, r6
 8010f88:	4628      	mov	r0, r5
 8010f8a:	9205      	str	r2, [sp, #20]
 8010f8c:	47b8      	blx	r7
 8010f8e:	3001      	adds	r0, #1
 8010f90:	f43f ae97 	beq.w	8010cc2 <_printf_float+0xbe>
 8010f94:	9a05      	ldr	r2, [sp, #20]
 8010f96:	f10b 0b01 	add.w	fp, fp, #1
 8010f9a:	e7b9      	b.n	8010f10 <_printf_float+0x30c>
 8010f9c:	ee18 3a10 	vmov	r3, s16
 8010fa0:	4652      	mov	r2, sl
 8010fa2:	4631      	mov	r1, r6
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	47b8      	blx	r7
 8010fa8:	3001      	adds	r0, #1
 8010faa:	d1be      	bne.n	8010f2a <_printf_float+0x326>
 8010fac:	e689      	b.n	8010cc2 <_printf_float+0xbe>
 8010fae:	9a05      	ldr	r2, [sp, #20]
 8010fb0:	464b      	mov	r3, r9
 8010fb2:	4442      	add	r2, r8
 8010fb4:	4631      	mov	r1, r6
 8010fb6:	4628      	mov	r0, r5
 8010fb8:	47b8      	blx	r7
 8010fba:	3001      	adds	r0, #1
 8010fbc:	d1c1      	bne.n	8010f42 <_printf_float+0x33e>
 8010fbe:	e680      	b.n	8010cc2 <_printf_float+0xbe>
 8010fc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010fc2:	2a01      	cmp	r2, #1
 8010fc4:	dc01      	bgt.n	8010fca <_printf_float+0x3c6>
 8010fc6:	07db      	lsls	r3, r3, #31
 8010fc8:	d53a      	bpl.n	8011040 <_printf_float+0x43c>
 8010fca:	2301      	movs	r3, #1
 8010fcc:	4642      	mov	r2, r8
 8010fce:	4631      	mov	r1, r6
 8010fd0:	4628      	mov	r0, r5
 8010fd2:	47b8      	blx	r7
 8010fd4:	3001      	adds	r0, #1
 8010fd6:	f43f ae74 	beq.w	8010cc2 <_printf_float+0xbe>
 8010fda:	ee18 3a10 	vmov	r3, s16
 8010fde:	4652      	mov	r2, sl
 8010fe0:	4631      	mov	r1, r6
 8010fe2:	4628      	mov	r0, r5
 8010fe4:	47b8      	blx	r7
 8010fe6:	3001      	adds	r0, #1
 8010fe8:	f43f ae6b 	beq.w	8010cc2 <_printf_float+0xbe>
 8010fec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8010ff8:	f7ef fd66 	bl	8000ac8 <__aeabi_dcmpeq>
 8010ffc:	b9d8      	cbnz	r0, 8011036 <_printf_float+0x432>
 8010ffe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011002:	f108 0201 	add.w	r2, r8, #1
 8011006:	4631      	mov	r1, r6
 8011008:	4628      	mov	r0, r5
 801100a:	47b8      	blx	r7
 801100c:	3001      	adds	r0, #1
 801100e:	d10e      	bne.n	801102e <_printf_float+0x42a>
 8011010:	e657      	b.n	8010cc2 <_printf_float+0xbe>
 8011012:	2301      	movs	r3, #1
 8011014:	4652      	mov	r2, sl
 8011016:	4631      	mov	r1, r6
 8011018:	4628      	mov	r0, r5
 801101a:	47b8      	blx	r7
 801101c:	3001      	adds	r0, #1
 801101e:	f43f ae50 	beq.w	8010cc2 <_printf_float+0xbe>
 8011022:	f108 0801 	add.w	r8, r8, #1
 8011026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011028:	3b01      	subs	r3, #1
 801102a:	4543      	cmp	r3, r8
 801102c:	dcf1      	bgt.n	8011012 <_printf_float+0x40e>
 801102e:	464b      	mov	r3, r9
 8011030:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011034:	e6da      	b.n	8010dec <_printf_float+0x1e8>
 8011036:	f04f 0800 	mov.w	r8, #0
 801103a:	f104 0a1a 	add.w	sl, r4, #26
 801103e:	e7f2      	b.n	8011026 <_printf_float+0x422>
 8011040:	2301      	movs	r3, #1
 8011042:	4642      	mov	r2, r8
 8011044:	e7df      	b.n	8011006 <_printf_float+0x402>
 8011046:	2301      	movs	r3, #1
 8011048:	464a      	mov	r2, r9
 801104a:	4631      	mov	r1, r6
 801104c:	4628      	mov	r0, r5
 801104e:	47b8      	blx	r7
 8011050:	3001      	adds	r0, #1
 8011052:	f43f ae36 	beq.w	8010cc2 <_printf_float+0xbe>
 8011056:	f108 0801 	add.w	r8, r8, #1
 801105a:	68e3      	ldr	r3, [r4, #12]
 801105c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801105e:	1a5b      	subs	r3, r3, r1
 8011060:	4543      	cmp	r3, r8
 8011062:	dcf0      	bgt.n	8011046 <_printf_float+0x442>
 8011064:	e6f8      	b.n	8010e58 <_printf_float+0x254>
 8011066:	f04f 0800 	mov.w	r8, #0
 801106a:	f104 0919 	add.w	r9, r4, #25
 801106e:	e7f4      	b.n	801105a <_printf_float+0x456>

08011070 <_printf_common>:
 8011070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011074:	4616      	mov	r6, r2
 8011076:	4699      	mov	r9, r3
 8011078:	688a      	ldr	r2, [r1, #8]
 801107a:	690b      	ldr	r3, [r1, #16]
 801107c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011080:	4293      	cmp	r3, r2
 8011082:	bfb8      	it	lt
 8011084:	4613      	movlt	r3, r2
 8011086:	6033      	str	r3, [r6, #0]
 8011088:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801108c:	4607      	mov	r7, r0
 801108e:	460c      	mov	r4, r1
 8011090:	b10a      	cbz	r2, 8011096 <_printf_common+0x26>
 8011092:	3301      	adds	r3, #1
 8011094:	6033      	str	r3, [r6, #0]
 8011096:	6823      	ldr	r3, [r4, #0]
 8011098:	0699      	lsls	r1, r3, #26
 801109a:	bf42      	ittt	mi
 801109c:	6833      	ldrmi	r3, [r6, #0]
 801109e:	3302      	addmi	r3, #2
 80110a0:	6033      	strmi	r3, [r6, #0]
 80110a2:	6825      	ldr	r5, [r4, #0]
 80110a4:	f015 0506 	ands.w	r5, r5, #6
 80110a8:	d106      	bne.n	80110b8 <_printf_common+0x48>
 80110aa:	f104 0a19 	add.w	sl, r4, #25
 80110ae:	68e3      	ldr	r3, [r4, #12]
 80110b0:	6832      	ldr	r2, [r6, #0]
 80110b2:	1a9b      	subs	r3, r3, r2
 80110b4:	42ab      	cmp	r3, r5
 80110b6:	dc26      	bgt.n	8011106 <_printf_common+0x96>
 80110b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80110bc:	1e13      	subs	r3, r2, #0
 80110be:	6822      	ldr	r2, [r4, #0]
 80110c0:	bf18      	it	ne
 80110c2:	2301      	movne	r3, #1
 80110c4:	0692      	lsls	r2, r2, #26
 80110c6:	d42b      	bmi.n	8011120 <_printf_common+0xb0>
 80110c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80110cc:	4649      	mov	r1, r9
 80110ce:	4638      	mov	r0, r7
 80110d0:	47c0      	blx	r8
 80110d2:	3001      	adds	r0, #1
 80110d4:	d01e      	beq.n	8011114 <_printf_common+0xa4>
 80110d6:	6823      	ldr	r3, [r4, #0]
 80110d8:	6922      	ldr	r2, [r4, #16]
 80110da:	f003 0306 	and.w	r3, r3, #6
 80110de:	2b04      	cmp	r3, #4
 80110e0:	bf02      	ittt	eq
 80110e2:	68e5      	ldreq	r5, [r4, #12]
 80110e4:	6833      	ldreq	r3, [r6, #0]
 80110e6:	1aed      	subeq	r5, r5, r3
 80110e8:	68a3      	ldr	r3, [r4, #8]
 80110ea:	bf0c      	ite	eq
 80110ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80110f0:	2500      	movne	r5, #0
 80110f2:	4293      	cmp	r3, r2
 80110f4:	bfc4      	itt	gt
 80110f6:	1a9b      	subgt	r3, r3, r2
 80110f8:	18ed      	addgt	r5, r5, r3
 80110fa:	2600      	movs	r6, #0
 80110fc:	341a      	adds	r4, #26
 80110fe:	42b5      	cmp	r5, r6
 8011100:	d11a      	bne.n	8011138 <_printf_common+0xc8>
 8011102:	2000      	movs	r0, #0
 8011104:	e008      	b.n	8011118 <_printf_common+0xa8>
 8011106:	2301      	movs	r3, #1
 8011108:	4652      	mov	r2, sl
 801110a:	4649      	mov	r1, r9
 801110c:	4638      	mov	r0, r7
 801110e:	47c0      	blx	r8
 8011110:	3001      	adds	r0, #1
 8011112:	d103      	bne.n	801111c <_printf_common+0xac>
 8011114:	f04f 30ff 	mov.w	r0, #4294967295
 8011118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801111c:	3501      	adds	r5, #1
 801111e:	e7c6      	b.n	80110ae <_printf_common+0x3e>
 8011120:	18e1      	adds	r1, r4, r3
 8011122:	1c5a      	adds	r2, r3, #1
 8011124:	2030      	movs	r0, #48	; 0x30
 8011126:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801112a:	4422      	add	r2, r4
 801112c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011130:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011134:	3302      	adds	r3, #2
 8011136:	e7c7      	b.n	80110c8 <_printf_common+0x58>
 8011138:	2301      	movs	r3, #1
 801113a:	4622      	mov	r2, r4
 801113c:	4649      	mov	r1, r9
 801113e:	4638      	mov	r0, r7
 8011140:	47c0      	blx	r8
 8011142:	3001      	adds	r0, #1
 8011144:	d0e6      	beq.n	8011114 <_printf_common+0xa4>
 8011146:	3601      	adds	r6, #1
 8011148:	e7d9      	b.n	80110fe <_printf_common+0x8e>
	...

0801114c <_printf_i>:
 801114c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011150:	7e0f      	ldrb	r7, [r1, #24]
 8011152:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011154:	2f78      	cmp	r7, #120	; 0x78
 8011156:	4691      	mov	r9, r2
 8011158:	4680      	mov	r8, r0
 801115a:	460c      	mov	r4, r1
 801115c:	469a      	mov	sl, r3
 801115e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011162:	d807      	bhi.n	8011174 <_printf_i+0x28>
 8011164:	2f62      	cmp	r7, #98	; 0x62
 8011166:	d80a      	bhi.n	801117e <_printf_i+0x32>
 8011168:	2f00      	cmp	r7, #0
 801116a:	f000 80d4 	beq.w	8011316 <_printf_i+0x1ca>
 801116e:	2f58      	cmp	r7, #88	; 0x58
 8011170:	f000 80c0 	beq.w	80112f4 <_printf_i+0x1a8>
 8011174:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011178:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801117c:	e03a      	b.n	80111f4 <_printf_i+0xa8>
 801117e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011182:	2b15      	cmp	r3, #21
 8011184:	d8f6      	bhi.n	8011174 <_printf_i+0x28>
 8011186:	a101      	add	r1, pc, #4	; (adr r1, 801118c <_printf_i+0x40>)
 8011188:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801118c:	080111e5 	.word	0x080111e5
 8011190:	080111f9 	.word	0x080111f9
 8011194:	08011175 	.word	0x08011175
 8011198:	08011175 	.word	0x08011175
 801119c:	08011175 	.word	0x08011175
 80111a0:	08011175 	.word	0x08011175
 80111a4:	080111f9 	.word	0x080111f9
 80111a8:	08011175 	.word	0x08011175
 80111ac:	08011175 	.word	0x08011175
 80111b0:	08011175 	.word	0x08011175
 80111b4:	08011175 	.word	0x08011175
 80111b8:	080112fd 	.word	0x080112fd
 80111bc:	08011225 	.word	0x08011225
 80111c0:	080112b7 	.word	0x080112b7
 80111c4:	08011175 	.word	0x08011175
 80111c8:	08011175 	.word	0x08011175
 80111cc:	0801131f 	.word	0x0801131f
 80111d0:	08011175 	.word	0x08011175
 80111d4:	08011225 	.word	0x08011225
 80111d8:	08011175 	.word	0x08011175
 80111dc:	08011175 	.word	0x08011175
 80111e0:	080112bf 	.word	0x080112bf
 80111e4:	682b      	ldr	r3, [r5, #0]
 80111e6:	1d1a      	adds	r2, r3, #4
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	602a      	str	r2, [r5, #0]
 80111ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80111f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80111f4:	2301      	movs	r3, #1
 80111f6:	e09f      	b.n	8011338 <_printf_i+0x1ec>
 80111f8:	6820      	ldr	r0, [r4, #0]
 80111fa:	682b      	ldr	r3, [r5, #0]
 80111fc:	0607      	lsls	r7, r0, #24
 80111fe:	f103 0104 	add.w	r1, r3, #4
 8011202:	6029      	str	r1, [r5, #0]
 8011204:	d501      	bpl.n	801120a <_printf_i+0xbe>
 8011206:	681e      	ldr	r6, [r3, #0]
 8011208:	e003      	b.n	8011212 <_printf_i+0xc6>
 801120a:	0646      	lsls	r6, r0, #25
 801120c:	d5fb      	bpl.n	8011206 <_printf_i+0xba>
 801120e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011212:	2e00      	cmp	r6, #0
 8011214:	da03      	bge.n	801121e <_printf_i+0xd2>
 8011216:	232d      	movs	r3, #45	; 0x2d
 8011218:	4276      	negs	r6, r6
 801121a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801121e:	485a      	ldr	r0, [pc, #360]	; (8011388 <_printf_i+0x23c>)
 8011220:	230a      	movs	r3, #10
 8011222:	e012      	b.n	801124a <_printf_i+0xfe>
 8011224:	682b      	ldr	r3, [r5, #0]
 8011226:	6820      	ldr	r0, [r4, #0]
 8011228:	1d19      	adds	r1, r3, #4
 801122a:	6029      	str	r1, [r5, #0]
 801122c:	0605      	lsls	r5, r0, #24
 801122e:	d501      	bpl.n	8011234 <_printf_i+0xe8>
 8011230:	681e      	ldr	r6, [r3, #0]
 8011232:	e002      	b.n	801123a <_printf_i+0xee>
 8011234:	0641      	lsls	r1, r0, #25
 8011236:	d5fb      	bpl.n	8011230 <_printf_i+0xe4>
 8011238:	881e      	ldrh	r6, [r3, #0]
 801123a:	4853      	ldr	r0, [pc, #332]	; (8011388 <_printf_i+0x23c>)
 801123c:	2f6f      	cmp	r7, #111	; 0x6f
 801123e:	bf0c      	ite	eq
 8011240:	2308      	moveq	r3, #8
 8011242:	230a      	movne	r3, #10
 8011244:	2100      	movs	r1, #0
 8011246:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801124a:	6865      	ldr	r5, [r4, #4]
 801124c:	60a5      	str	r5, [r4, #8]
 801124e:	2d00      	cmp	r5, #0
 8011250:	bfa2      	ittt	ge
 8011252:	6821      	ldrge	r1, [r4, #0]
 8011254:	f021 0104 	bicge.w	r1, r1, #4
 8011258:	6021      	strge	r1, [r4, #0]
 801125a:	b90e      	cbnz	r6, 8011260 <_printf_i+0x114>
 801125c:	2d00      	cmp	r5, #0
 801125e:	d04b      	beq.n	80112f8 <_printf_i+0x1ac>
 8011260:	4615      	mov	r5, r2
 8011262:	fbb6 f1f3 	udiv	r1, r6, r3
 8011266:	fb03 6711 	mls	r7, r3, r1, r6
 801126a:	5dc7      	ldrb	r7, [r0, r7]
 801126c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011270:	4637      	mov	r7, r6
 8011272:	42bb      	cmp	r3, r7
 8011274:	460e      	mov	r6, r1
 8011276:	d9f4      	bls.n	8011262 <_printf_i+0x116>
 8011278:	2b08      	cmp	r3, #8
 801127a:	d10b      	bne.n	8011294 <_printf_i+0x148>
 801127c:	6823      	ldr	r3, [r4, #0]
 801127e:	07de      	lsls	r6, r3, #31
 8011280:	d508      	bpl.n	8011294 <_printf_i+0x148>
 8011282:	6923      	ldr	r3, [r4, #16]
 8011284:	6861      	ldr	r1, [r4, #4]
 8011286:	4299      	cmp	r1, r3
 8011288:	bfde      	ittt	le
 801128a:	2330      	movle	r3, #48	; 0x30
 801128c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011290:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011294:	1b52      	subs	r2, r2, r5
 8011296:	6122      	str	r2, [r4, #16]
 8011298:	f8cd a000 	str.w	sl, [sp]
 801129c:	464b      	mov	r3, r9
 801129e:	aa03      	add	r2, sp, #12
 80112a0:	4621      	mov	r1, r4
 80112a2:	4640      	mov	r0, r8
 80112a4:	f7ff fee4 	bl	8011070 <_printf_common>
 80112a8:	3001      	adds	r0, #1
 80112aa:	d14a      	bne.n	8011342 <_printf_i+0x1f6>
 80112ac:	f04f 30ff 	mov.w	r0, #4294967295
 80112b0:	b004      	add	sp, #16
 80112b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112b6:	6823      	ldr	r3, [r4, #0]
 80112b8:	f043 0320 	orr.w	r3, r3, #32
 80112bc:	6023      	str	r3, [r4, #0]
 80112be:	4833      	ldr	r0, [pc, #204]	; (801138c <_printf_i+0x240>)
 80112c0:	2778      	movs	r7, #120	; 0x78
 80112c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80112c6:	6823      	ldr	r3, [r4, #0]
 80112c8:	6829      	ldr	r1, [r5, #0]
 80112ca:	061f      	lsls	r7, r3, #24
 80112cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80112d0:	d402      	bmi.n	80112d8 <_printf_i+0x18c>
 80112d2:	065f      	lsls	r7, r3, #25
 80112d4:	bf48      	it	mi
 80112d6:	b2b6      	uxthmi	r6, r6
 80112d8:	07df      	lsls	r7, r3, #31
 80112da:	bf48      	it	mi
 80112dc:	f043 0320 	orrmi.w	r3, r3, #32
 80112e0:	6029      	str	r1, [r5, #0]
 80112e2:	bf48      	it	mi
 80112e4:	6023      	strmi	r3, [r4, #0]
 80112e6:	b91e      	cbnz	r6, 80112f0 <_printf_i+0x1a4>
 80112e8:	6823      	ldr	r3, [r4, #0]
 80112ea:	f023 0320 	bic.w	r3, r3, #32
 80112ee:	6023      	str	r3, [r4, #0]
 80112f0:	2310      	movs	r3, #16
 80112f2:	e7a7      	b.n	8011244 <_printf_i+0xf8>
 80112f4:	4824      	ldr	r0, [pc, #144]	; (8011388 <_printf_i+0x23c>)
 80112f6:	e7e4      	b.n	80112c2 <_printf_i+0x176>
 80112f8:	4615      	mov	r5, r2
 80112fa:	e7bd      	b.n	8011278 <_printf_i+0x12c>
 80112fc:	682b      	ldr	r3, [r5, #0]
 80112fe:	6826      	ldr	r6, [r4, #0]
 8011300:	6961      	ldr	r1, [r4, #20]
 8011302:	1d18      	adds	r0, r3, #4
 8011304:	6028      	str	r0, [r5, #0]
 8011306:	0635      	lsls	r5, r6, #24
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	d501      	bpl.n	8011310 <_printf_i+0x1c4>
 801130c:	6019      	str	r1, [r3, #0]
 801130e:	e002      	b.n	8011316 <_printf_i+0x1ca>
 8011310:	0670      	lsls	r0, r6, #25
 8011312:	d5fb      	bpl.n	801130c <_printf_i+0x1c0>
 8011314:	8019      	strh	r1, [r3, #0]
 8011316:	2300      	movs	r3, #0
 8011318:	6123      	str	r3, [r4, #16]
 801131a:	4615      	mov	r5, r2
 801131c:	e7bc      	b.n	8011298 <_printf_i+0x14c>
 801131e:	682b      	ldr	r3, [r5, #0]
 8011320:	1d1a      	adds	r2, r3, #4
 8011322:	602a      	str	r2, [r5, #0]
 8011324:	681d      	ldr	r5, [r3, #0]
 8011326:	6862      	ldr	r2, [r4, #4]
 8011328:	2100      	movs	r1, #0
 801132a:	4628      	mov	r0, r5
 801132c:	f7ee ff50 	bl	80001d0 <memchr>
 8011330:	b108      	cbz	r0, 8011336 <_printf_i+0x1ea>
 8011332:	1b40      	subs	r0, r0, r5
 8011334:	6060      	str	r0, [r4, #4]
 8011336:	6863      	ldr	r3, [r4, #4]
 8011338:	6123      	str	r3, [r4, #16]
 801133a:	2300      	movs	r3, #0
 801133c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011340:	e7aa      	b.n	8011298 <_printf_i+0x14c>
 8011342:	6923      	ldr	r3, [r4, #16]
 8011344:	462a      	mov	r2, r5
 8011346:	4649      	mov	r1, r9
 8011348:	4640      	mov	r0, r8
 801134a:	47d0      	blx	sl
 801134c:	3001      	adds	r0, #1
 801134e:	d0ad      	beq.n	80112ac <_printf_i+0x160>
 8011350:	6823      	ldr	r3, [r4, #0]
 8011352:	079b      	lsls	r3, r3, #30
 8011354:	d413      	bmi.n	801137e <_printf_i+0x232>
 8011356:	68e0      	ldr	r0, [r4, #12]
 8011358:	9b03      	ldr	r3, [sp, #12]
 801135a:	4298      	cmp	r0, r3
 801135c:	bfb8      	it	lt
 801135e:	4618      	movlt	r0, r3
 8011360:	e7a6      	b.n	80112b0 <_printf_i+0x164>
 8011362:	2301      	movs	r3, #1
 8011364:	4632      	mov	r2, r6
 8011366:	4649      	mov	r1, r9
 8011368:	4640      	mov	r0, r8
 801136a:	47d0      	blx	sl
 801136c:	3001      	adds	r0, #1
 801136e:	d09d      	beq.n	80112ac <_printf_i+0x160>
 8011370:	3501      	adds	r5, #1
 8011372:	68e3      	ldr	r3, [r4, #12]
 8011374:	9903      	ldr	r1, [sp, #12]
 8011376:	1a5b      	subs	r3, r3, r1
 8011378:	42ab      	cmp	r3, r5
 801137a:	dcf2      	bgt.n	8011362 <_printf_i+0x216>
 801137c:	e7eb      	b.n	8011356 <_printf_i+0x20a>
 801137e:	2500      	movs	r5, #0
 8011380:	f104 0619 	add.w	r6, r4, #25
 8011384:	e7f5      	b.n	8011372 <_printf_i+0x226>
 8011386:	bf00      	nop
 8011388:	08015a4b 	.word	0x08015a4b
 801138c:	08015a5c 	.word	0x08015a5c

08011390 <std>:
 8011390:	2300      	movs	r3, #0
 8011392:	b510      	push	{r4, lr}
 8011394:	4604      	mov	r4, r0
 8011396:	e9c0 3300 	strd	r3, r3, [r0]
 801139a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801139e:	6083      	str	r3, [r0, #8]
 80113a0:	8181      	strh	r1, [r0, #12]
 80113a2:	6643      	str	r3, [r0, #100]	; 0x64
 80113a4:	81c2      	strh	r2, [r0, #14]
 80113a6:	6183      	str	r3, [r0, #24]
 80113a8:	4619      	mov	r1, r3
 80113aa:	2208      	movs	r2, #8
 80113ac:	305c      	adds	r0, #92	; 0x5c
 80113ae:	f000 fa17 	bl	80117e0 <memset>
 80113b2:	4b0d      	ldr	r3, [pc, #52]	; (80113e8 <std+0x58>)
 80113b4:	6263      	str	r3, [r4, #36]	; 0x24
 80113b6:	4b0d      	ldr	r3, [pc, #52]	; (80113ec <std+0x5c>)
 80113b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80113ba:	4b0d      	ldr	r3, [pc, #52]	; (80113f0 <std+0x60>)
 80113bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80113be:	4b0d      	ldr	r3, [pc, #52]	; (80113f4 <std+0x64>)
 80113c0:	6323      	str	r3, [r4, #48]	; 0x30
 80113c2:	4b0d      	ldr	r3, [pc, #52]	; (80113f8 <std+0x68>)
 80113c4:	6224      	str	r4, [r4, #32]
 80113c6:	429c      	cmp	r4, r3
 80113c8:	d006      	beq.n	80113d8 <std+0x48>
 80113ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80113ce:	4294      	cmp	r4, r2
 80113d0:	d002      	beq.n	80113d8 <std+0x48>
 80113d2:	33d0      	adds	r3, #208	; 0xd0
 80113d4:	429c      	cmp	r4, r3
 80113d6:	d105      	bne.n	80113e4 <std+0x54>
 80113d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80113dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113e0:	f000 bb0e 	b.w	8011a00 <__retarget_lock_init_recursive>
 80113e4:	bd10      	pop	{r4, pc}
 80113e6:	bf00      	nop
 80113e8:	08011631 	.word	0x08011631
 80113ec:	08011653 	.word	0x08011653
 80113f0:	0801168b 	.word	0x0801168b
 80113f4:	080116af 	.word	0x080116af
 80113f8:	200035f8 	.word	0x200035f8

080113fc <stdio_exit_handler>:
 80113fc:	4a02      	ldr	r2, [pc, #8]	; (8011408 <stdio_exit_handler+0xc>)
 80113fe:	4903      	ldr	r1, [pc, #12]	; (801140c <stdio_exit_handler+0x10>)
 8011400:	4803      	ldr	r0, [pc, #12]	; (8011410 <stdio_exit_handler+0x14>)
 8011402:	f000 b869 	b.w	80114d8 <_fwalk_sglue>
 8011406:	bf00      	nop
 8011408:	2000002c 	.word	0x2000002c
 801140c:	08013ea9 	.word	0x08013ea9
 8011410:	200001a4 	.word	0x200001a4

08011414 <cleanup_stdio>:
 8011414:	6841      	ldr	r1, [r0, #4]
 8011416:	4b0c      	ldr	r3, [pc, #48]	; (8011448 <cleanup_stdio+0x34>)
 8011418:	4299      	cmp	r1, r3
 801141a:	b510      	push	{r4, lr}
 801141c:	4604      	mov	r4, r0
 801141e:	d001      	beq.n	8011424 <cleanup_stdio+0x10>
 8011420:	f002 fd42 	bl	8013ea8 <_fflush_r>
 8011424:	68a1      	ldr	r1, [r4, #8]
 8011426:	4b09      	ldr	r3, [pc, #36]	; (801144c <cleanup_stdio+0x38>)
 8011428:	4299      	cmp	r1, r3
 801142a:	d002      	beq.n	8011432 <cleanup_stdio+0x1e>
 801142c:	4620      	mov	r0, r4
 801142e:	f002 fd3b 	bl	8013ea8 <_fflush_r>
 8011432:	68e1      	ldr	r1, [r4, #12]
 8011434:	4b06      	ldr	r3, [pc, #24]	; (8011450 <cleanup_stdio+0x3c>)
 8011436:	4299      	cmp	r1, r3
 8011438:	d004      	beq.n	8011444 <cleanup_stdio+0x30>
 801143a:	4620      	mov	r0, r4
 801143c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011440:	f002 bd32 	b.w	8013ea8 <_fflush_r>
 8011444:	bd10      	pop	{r4, pc}
 8011446:	bf00      	nop
 8011448:	200035f8 	.word	0x200035f8
 801144c:	20003660 	.word	0x20003660
 8011450:	200036c8 	.word	0x200036c8

08011454 <global_stdio_init.part.0>:
 8011454:	b510      	push	{r4, lr}
 8011456:	4b0b      	ldr	r3, [pc, #44]	; (8011484 <global_stdio_init.part.0+0x30>)
 8011458:	4c0b      	ldr	r4, [pc, #44]	; (8011488 <global_stdio_init.part.0+0x34>)
 801145a:	4a0c      	ldr	r2, [pc, #48]	; (801148c <global_stdio_init.part.0+0x38>)
 801145c:	601a      	str	r2, [r3, #0]
 801145e:	4620      	mov	r0, r4
 8011460:	2200      	movs	r2, #0
 8011462:	2104      	movs	r1, #4
 8011464:	f7ff ff94 	bl	8011390 <std>
 8011468:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801146c:	2201      	movs	r2, #1
 801146e:	2109      	movs	r1, #9
 8011470:	f7ff ff8e 	bl	8011390 <std>
 8011474:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011478:	2202      	movs	r2, #2
 801147a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801147e:	2112      	movs	r1, #18
 8011480:	f7ff bf86 	b.w	8011390 <std>
 8011484:	20003730 	.word	0x20003730
 8011488:	200035f8 	.word	0x200035f8
 801148c:	080113fd 	.word	0x080113fd

08011490 <__sfp_lock_acquire>:
 8011490:	4801      	ldr	r0, [pc, #4]	; (8011498 <__sfp_lock_acquire+0x8>)
 8011492:	f000 bab6 	b.w	8011a02 <__retarget_lock_acquire_recursive>
 8011496:	bf00      	nop
 8011498:	20003739 	.word	0x20003739

0801149c <__sfp_lock_release>:
 801149c:	4801      	ldr	r0, [pc, #4]	; (80114a4 <__sfp_lock_release+0x8>)
 801149e:	f000 bab1 	b.w	8011a04 <__retarget_lock_release_recursive>
 80114a2:	bf00      	nop
 80114a4:	20003739 	.word	0x20003739

080114a8 <__sinit>:
 80114a8:	b510      	push	{r4, lr}
 80114aa:	4604      	mov	r4, r0
 80114ac:	f7ff fff0 	bl	8011490 <__sfp_lock_acquire>
 80114b0:	6a23      	ldr	r3, [r4, #32]
 80114b2:	b11b      	cbz	r3, 80114bc <__sinit+0x14>
 80114b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114b8:	f7ff bff0 	b.w	801149c <__sfp_lock_release>
 80114bc:	4b04      	ldr	r3, [pc, #16]	; (80114d0 <__sinit+0x28>)
 80114be:	6223      	str	r3, [r4, #32]
 80114c0:	4b04      	ldr	r3, [pc, #16]	; (80114d4 <__sinit+0x2c>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d1f5      	bne.n	80114b4 <__sinit+0xc>
 80114c8:	f7ff ffc4 	bl	8011454 <global_stdio_init.part.0>
 80114cc:	e7f2      	b.n	80114b4 <__sinit+0xc>
 80114ce:	bf00      	nop
 80114d0:	08011415 	.word	0x08011415
 80114d4:	20003730 	.word	0x20003730

080114d8 <_fwalk_sglue>:
 80114d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114dc:	4607      	mov	r7, r0
 80114de:	4688      	mov	r8, r1
 80114e0:	4614      	mov	r4, r2
 80114e2:	2600      	movs	r6, #0
 80114e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80114e8:	f1b9 0901 	subs.w	r9, r9, #1
 80114ec:	d505      	bpl.n	80114fa <_fwalk_sglue+0x22>
 80114ee:	6824      	ldr	r4, [r4, #0]
 80114f0:	2c00      	cmp	r4, #0
 80114f2:	d1f7      	bne.n	80114e4 <_fwalk_sglue+0xc>
 80114f4:	4630      	mov	r0, r6
 80114f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114fa:	89ab      	ldrh	r3, [r5, #12]
 80114fc:	2b01      	cmp	r3, #1
 80114fe:	d907      	bls.n	8011510 <_fwalk_sglue+0x38>
 8011500:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011504:	3301      	adds	r3, #1
 8011506:	d003      	beq.n	8011510 <_fwalk_sglue+0x38>
 8011508:	4629      	mov	r1, r5
 801150a:	4638      	mov	r0, r7
 801150c:	47c0      	blx	r8
 801150e:	4306      	orrs	r6, r0
 8011510:	3568      	adds	r5, #104	; 0x68
 8011512:	e7e9      	b.n	80114e8 <_fwalk_sglue+0x10>

08011514 <iprintf>:
 8011514:	b40f      	push	{r0, r1, r2, r3}
 8011516:	b507      	push	{r0, r1, r2, lr}
 8011518:	4906      	ldr	r1, [pc, #24]	; (8011534 <iprintf+0x20>)
 801151a:	ab04      	add	r3, sp, #16
 801151c:	6808      	ldr	r0, [r1, #0]
 801151e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011522:	6881      	ldr	r1, [r0, #8]
 8011524:	9301      	str	r3, [sp, #4]
 8011526:	f002 fb1f 	bl	8013b68 <_vfiprintf_r>
 801152a:	b003      	add	sp, #12
 801152c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011530:	b004      	add	sp, #16
 8011532:	4770      	bx	lr
 8011534:	200001f0 	.word	0x200001f0

08011538 <_puts_r>:
 8011538:	6a03      	ldr	r3, [r0, #32]
 801153a:	b570      	push	{r4, r5, r6, lr}
 801153c:	6884      	ldr	r4, [r0, #8]
 801153e:	4605      	mov	r5, r0
 8011540:	460e      	mov	r6, r1
 8011542:	b90b      	cbnz	r3, 8011548 <_puts_r+0x10>
 8011544:	f7ff ffb0 	bl	80114a8 <__sinit>
 8011548:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801154a:	07db      	lsls	r3, r3, #31
 801154c:	d405      	bmi.n	801155a <_puts_r+0x22>
 801154e:	89a3      	ldrh	r3, [r4, #12]
 8011550:	0598      	lsls	r0, r3, #22
 8011552:	d402      	bmi.n	801155a <_puts_r+0x22>
 8011554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011556:	f000 fa54 	bl	8011a02 <__retarget_lock_acquire_recursive>
 801155a:	89a3      	ldrh	r3, [r4, #12]
 801155c:	0719      	lsls	r1, r3, #28
 801155e:	d513      	bpl.n	8011588 <_puts_r+0x50>
 8011560:	6923      	ldr	r3, [r4, #16]
 8011562:	b18b      	cbz	r3, 8011588 <_puts_r+0x50>
 8011564:	3e01      	subs	r6, #1
 8011566:	68a3      	ldr	r3, [r4, #8]
 8011568:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801156c:	3b01      	subs	r3, #1
 801156e:	60a3      	str	r3, [r4, #8]
 8011570:	b9e9      	cbnz	r1, 80115ae <_puts_r+0x76>
 8011572:	2b00      	cmp	r3, #0
 8011574:	da2e      	bge.n	80115d4 <_puts_r+0x9c>
 8011576:	4622      	mov	r2, r4
 8011578:	210a      	movs	r1, #10
 801157a:	4628      	mov	r0, r5
 801157c:	f000 f89b 	bl	80116b6 <__swbuf_r>
 8011580:	3001      	adds	r0, #1
 8011582:	d007      	beq.n	8011594 <_puts_r+0x5c>
 8011584:	250a      	movs	r5, #10
 8011586:	e007      	b.n	8011598 <_puts_r+0x60>
 8011588:	4621      	mov	r1, r4
 801158a:	4628      	mov	r0, r5
 801158c:	f000 f8d0 	bl	8011730 <__swsetup_r>
 8011590:	2800      	cmp	r0, #0
 8011592:	d0e7      	beq.n	8011564 <_puts_r+0x2c>
 8011594:	f04f 35ff 	mov.w	r5, #4294967295
 8011598:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801159a:	07da      	lsls	r2, r3, #31
 801159c:	d405      	bmi.n	80115aa <_puts_r+0x72>
 801159e:	89a3      	ldrh	r3, [r4, #12]
 80115a0:	059b      	lsls	r3, r3, #22
 80115a2:	d402      	bmi.n	80115aa <_puts_r+0x72>
 80115a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80115a6:	f000 fa2d 	bl	8011a04 <__retarget_lock_release_recursive>
 80115aa:	4628      	mov	r0, r5
 80115ac:	bd70      	pop	{r4, r5, r6, pc}
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	da04      	bge.n	80115bc <_puts_r+0x84>
 80115b2:	69a2      	ldr	r2, [r4, #24]
 80115b4:	429a      	cmp	r2, r3
 80115b6:	dc06      	bgt.n	80115c6 <_puts_r+0x8e>
 80115b8:	290a      	cmp	r1, #10
 80115ba:	d004      	beq.n	80115c6 <_puts_r+0x8e>
 80115bc:	6823      	ldr	r3, [r4, #0]
 80115be:	1c5a      	adds	r2, r3, #1
 80115c0:	6022      	str	r2, [r4, #0]
 80115c2:	7019      	strb	r1, [r3, #0]
 80115c4:	e7cf      	b.n	8011566 <_puts_r+0x2e>
 80115c6:	4622      	mov	r2, r4
 80115c8:	4628      	mov	r0, r5
 80115ca:	f000 f874 	bl	80116b6 <__swbuf_r>
 80115ce:	3001      	adds	r0, #1
 80115d0:	d1c9      	bne.n	8011566 <_puts_r+0x2e>
 80115d2:	e7df      	b.n	8011594 <_puts_r+0x5c>
 80115d4:	6823      	ldr	r3, [r4, #0]
 80115d6:	250a      	movs	r5, #10
 80115d8:	1c5a      	adds	r2, r3, #1
 80115da:	6022      	str	r2, [r4, #0]
 80115dc:	701d      	strb	r5, [r3, #0]
 80115de:	e7db      	b.n	8011598 <_puts_r+0x60>

080115e0 <puts>:
 80115e0:	4b02      	ldr	r3, [pc, #8]	; (80115ec <puts+0xc>)
 80115e2:	4601      	mov	r1, r0
 80115e4:	6818      	ldr	r0, [r3, #0]
 80115e6:	f7ff bfa7 	b.w	8011538 <_puts_r>
 80115ea:	bf00      	nop
 80115ec:	200001f0 	.word	0x200001f0

080115f0 <siprintf>:
 80115f0:	b40e      	push	{r1, r2, r3}
 80115f2:	b500      	push	{lr}
 80115f4:	b09c      	sub	sp, #112	; 0x70
 80115f6:	ab1d      	add	r3, sp, #116	; 0x74
 80115f8:	9002      	str	r0, [sp, #8]
 80115fa:	9006      	str	r0, [sp, #24]
 80115fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011600:	4809      	ldr	r0, [pc, #36]	; (8011628 <siprintf+0x38>)
 8011602:	9107      	str	r1, [sp, #28]
 8011604:	9104      	str	r1, [sp, #16]
 8011606:	4909      	ldr	r1, [pc, #36]	; (801162c <siprintf+0x3c>)
 8011608:	f853 2b04 	ldr.w	r2, [r3], #4
 801160c:	9105      	str	r1, [sp, #20]
 801160e:	6800      	ldr	r0, [r0, #0]
 8011610:	9301      	str	r3, [sp, #4]
 8011612:	a902      	add	r1, sp, #8
 8011614:	f002 f980 	bl	8013918 <_svfiprintf_r>
 8011618:	9b02      	ldr	r3, [sp, #8]
 801161a:	2200      	movs	r2, #0
 801161c:	701a      	strb	r2, [r3, #0]
 801161e:	b01c      	add	sp, #112	; 0x70
 8011620:	f85d eb04 	ldr.w	lr, [sp], #4
 8011624:	b003      	add	sp, #12
 8011626:	4770      	bx	lr
 8011628:	200001f0 	.word	0x200001f0
 801162c:	ffff0208 	.word	0xffff0208

08011630 <__sread>:
 8011630:	b510      	push	{r4, lr}
 8011632:	460c      	mov	r4, r1
 8011634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011638:	f000 f984 	bl	8011944 <_read_r>
 801163c:	2800      	cmp	r0, #0
 801163e:	bfab      	itete	ge
 8011640:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011642:	89a3      	ldrhlt	r3, [r4, #12]
 8011644:	181b      	addge	r3, r3, r0
 8011646:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801164a:	bfac      	ite	ge
 801164c:	6563      	strge	r3, [r4, #84]	; 0x54
 801164e:	81a3      	strhlt	r3, [r4, #12]
 8011650:	bd10      	pop	{r4, pc}

08011652 <__swrite>:
 8011652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011656:	461f      	mov	r7, r3
 8011658:	898b      	ldrh	r3, [r1, #12]
 801165a:	05db      	lsls	r3, r3, #23
 801165c:	4605      	mov	r5, r0
 801165e:	460c      	mov	r4, r1
 8011660:	4616      	mov	r6, r2
 8011662:	d505      	bpl.n	8011670 <__swrite+0x1e>
 8011664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011668:	2302      	movs	r3, #2
 801166a:	2200      	movs	r2, #0
 801166c:	f000 f958 	bl	8011920 <_lseek_r>
 8011670:	89a3      	ldrh	r3, [r4, #12]
 8011672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011676:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801167a:	81a3      	strh	r3, [r4, #12]
 801167c:	4632      	mov	r2, r6
 801167e:	463b      	mov	r3, r7
 8011680:	4628      	mov	r0, r5
 8011682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011686:	f000 b97f 	b.w	8011988 <_write_r>

0801168a <__sseek>:
 801168a:	b510      	push	{r4, lr}
 801168c:	460c      	mov	r4, r1
 801168e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011692:	f000 f945 	bl	8011920 <_lseek_r>
 8011696:	1c43      	adds	r3, r0, #1
 8011698:	89a3      	ldrh	r3, [r4, #12]
 801169a:	bf15      	itete	ne
 801169c:	6560      	strne	r0, [r4, #84]	; 0x54
 801169e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80116a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80116a6:	81a3      	strheq	r3, [r4, #12]
 80116a8:	bf18      	it	ne
 80116aa:	81a3      	strhne	r3, [r4, #12]
 80116ac:	bd10      	pop	{r4, pc}

080116ae <__sclose>:
 80116ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80116b2:	f000 b925 	b.w	8011900 <_close_r>

080116b6 <__swbuf_r>:
 80116b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116b8:	460e      	mov	r6, r1
 80116ba:	4614      	mov	r4, r2
 80116bc:	4605      	mov	r5, r0
 80116be:	b118      	cbz	r0, 80116c8 <__swbuf_r+0x12>
 80116c0:	6a03      	ldr	r3, [r0, #32]
 80116c2:	b90b      	cbnz	r3, 80116c8 <__swbuf_r+0x12>
 80116c4:	f7ff fef0 	bl	80114a8 <__sinit>
 80116c8:	69a3      	ldr	r3, [r4, #24]
 80116ca:	60a3      	str	r3, [r4, #8]
 80116cc:	89a3      	ldrh	r3, [r4, #12]
 80116ce:	071a      	lsls	r2, r3, #28
 80116d0:	d525      	bpl.n	801171e <__swbuf_r+0x68>
 80116d2:	6923      	ldr	r3, [r4, #16]
 80116d4:	b31b      	cbz	r3, 801171e <__swbuf_r+0x68>
 80116d6:	6823      	ldr	r3, [r4, #0]
 80116d8:	6922      	ldr	r2, [r4, #16]
 80116da:	1a98      	subs	r0, r3, r2
 80116dc:	6963      	ldr	r3, [r4, #20]
 80116de:	b2f6      	uxtb	r6, r6
 80116e0:	4283      	cmp	r3, r0
 80116e2:	4637      	mov	r7, r6
 80116e4:	dc04      	bgt.n	80116f0 <__swbuf_r+0x3a>
 80116e6:	4621      	mov	r1, r4
 80116e8:	4628      	mov	r0, r5
 80116ea:	f002 fbdd 	bl	8013ea8 <_fflush_r>
 80116ee:	b9e0      	cbnz	r0, 801172a <__swbuf_r+0x74>
 80116f0:	68a3      	ldr	r3, [r4, #8]
 80116f2:	3b01      	subs	r3, #1
 80116f4:	60a3      	str	r3, [r4, #8]
 80116f6:	6823      	ldr	r3, [r4, #0]
 80116f8:	1c5a      	adds	r2, r3, #1
 80116fa:	6022      	str	r2, [r4, #0]
 80116fc:	701e      	strb	r6, [r3, #0]
 80116fe:	6962      	ldr	r2, [r4, #20]
 8011700:	1c43      	adds	r3, r0, #1
 8011702:	429a      	cmp	r2, r3
 8011704:	d004      	beq.n	8011710 <__swbuf_r+0x5a>
 8011706:	89a3      	ldrh	r3, [r4, #12]
 8011708:	07db      	lsls	r3, r3, #31
 801170a:	d506      	bpl.n	801171a <__swbuf_r+0x64>
 801170c:	2e0a      	cmp	r6, #10
 801170e:	d104      	bne.n	801171a <__swbuf_r+0x64>
 8011710:	4621      	mov	r1, r4
 8011712:	4628      	mov	r0, r5
 8011714:	f002 fbc8 	bl	8013ea8 <_fflush_r>
 8011718:	b938      	cbnz	r0, 801172a <__swbuf_r+0x74>
 801171a:	4638      	mov	r0, r7
 801171c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801171e:	4621      	mov	r1, r4
 8011720:	4628      	mov	r0, r5
 8011722:	f000 f805 	bl	8011730 <__swsetup_r>
 8011726:	2800      	cmp	r0, #0
 8011728:	d0d5      	beq.n	80116d6 <__swbuf_r+0x20>
 801172a:	f04f 37ff 	mov.w	r7, #4294967295
 801172e:	e7f4      	b.n	801171a <__swbuf_r+0x64>

08011730 <__swsetup_r>:
 8011730:	b538      	push	{r3, r4, r5, lr}
 8011732:	4b2a      	ldr	r3, [pc, #168]	; (80117dc <__swsetup_r+0xac>)
 8011734:	4605      	mov	r5, r0
 8011736:	6818      	ldr	r0, [r3, #0]
 8011738:	460c      	mov	r4, r1
 801173a:	b118      	cbz	r0, 8011744 <__swsetup_r+0x14>
 801173c:	6a03      	ldr	r3, [r0, #32]
 801173e:	b90b      	cbnz	r3, 8011744 <__swsetup_r+0x14>
 8011740:	f7ff feb2 	bl	80114a8 <__sinit>
 8011744:	89a3      	ldrh	r3, [r4, #12]
 8011746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801174a:	0718      	lsls	r0, r3, #28
 801174c:	d422      	bmi.n	8011794 <__swsetup_r+0x64>
 801174e:	06d9      	lsls	r1, r3, #27
 8011750:	d407      	bmi.n	8011762 <__swsetup_r+0x32>
 8011752:	2309      	movs	r3, #9
 8011754:	602b      	str	r3, [r5, #0]
 8011756:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801175a:	81a3      	strh	r3, [r4, #12]
 801175c:	f04f 30ff 	mov.w	r0, #4294967295
 8011760:	e034      	b.n	80117cc <__swsetup_r+0x9c>
 8011762:	0758      	lsls	r0, r3, #29
 8011764:	d512      	bpl.n	801178c <__swsetup_r+0x5c>
 8011766:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011768:	b141      	cbz	r1, 801177c <__swsetup_r+0x4c>
 801176a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801176e:	4299      	cmp	r1, r3
 8011770:	d002      	beq.n	8011778 <__swsetup_r+0x48>
 8011772:	4628      	mov	r0, r5
 8011774:	f001 f806 	bl	8012784 <_free_r>
 8011778:	2300      	movs	r3, #0
 801177a:	6363      	str	r3, [r4, #52]	; 0x34
 801177c:	89a3      	ldrh	r3, [r4, #12]
 801177e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011782:	81a3      	strh	r3, [r4, #12]
 8011784:	2300      	movs	r3, #0
 8011786:	6063      	str	r3, [r4, #4]
 8011788:	6923      	ldr	r3, [r4, #16]
 801178a:	6023      	str	r3, [r4, #0]
 801178c:	89a3      	ldrh	r3, [r4, #12]
 801178e:	f043 0308 	orr.w	r3, r3, #8
 8011792:	81a3      	strh	r3, [r4, #12]
 8011794:	6923      	ldr	r3, [r4, #16]
 8011796:	b94b      	cbnz	r3, 80117ac <__swsetup_r+0x7c>
 8011798:	89a3      	ldrh	r3, [r4, #12]
 801179a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801179e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117a2:	d003      	beq.n	80117ac <__swsetup_r+0x7c>
 80117a4:	4621      	mov	r1, r4
 80117a6:	4628      	mov	r0, r5
 80117a8:	f002 fbde 	bl	8013f68 <__smakebuf_r>
 80117ac:	89a0      	ldrh	r0, [r4, #12]
 80117ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80117b2:	f010 0301 	ands.w	r3, r0, #1
 80117b6:	d00a      	beq.n	80117ce <__swsetup_r+0x9e>
 80117b8:	2300      	movs	r3, #0
 80117ba:	60a3      	str	r3, [r4, #8]
 80117bc:	6963      	ldr	r3, [r4, #20]
 80117be:	425b      	negs	r3, r3
 80117c0:	61a3      	str	r3, [r4, #24]
 80117c2:	6923      	ldr	r3, [r4, #16]
 80117c4:	b943      	cbnz	r3, 80117d8 <__swsetup_r+0xa8>
 80117c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80117ca:	d1c4      	bne.n	8011756 <__swsetup_r+0x26>
 80117cc:	bd38      	pop	{r3, r4, r5, pc}
 80117ce:	0781      	lsls	r1, r0, #30
 80117d0:	bf58      	it	pl
 80117d2:	6963      	ldrpl	r3, [r4, #20]
 80117d4:	60a3      	str	r3, [r4, #8]
 80117d6:	e7f4      	b.n	80117c2 <__swsetup_r+0x92>
 80117d8:	2000      	movs	r0, #0
 80117da:	e7f7      	b.n	80117cc <__swsetup_r+0x9c>
 80117dc:	200001f0 	.word	0x200001f0

080117e0 <memset>:
 80117e0:	4402      	add	r2, r0
 80117e2:	4603      	mov	r3, r0
 80117e4:	4293      	cmp	r3, r2
 80117e6:	d100      	bne.n	80117ea <memset+0xa>
 80117e8:	4770      	bx	lr
 80117ea:	f803 1b01 	strb.w	r1, [r3], #1
 80117ee:	e7f9      	b.n	80117e4 <memset+0x4>

080117f0 <strncmp>:
 80117f0:	b510      	push	{r4, lr}
 80117f2:	b16a      	cbz	r2, 8011810 <strncmp+0x20>
 80117f4:	3901      	subs	r1, #1
 80117f6:	1884      	adds	r4, r0, r2
 80117f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011800:	429a      	cmp	r2, r3
 8011802:	d103      	bne.n	801180c <strncmp+0x1c>
 8011804:	42a0      	cmp	r0, r4
 8011806:	d001      	beq.n	801180c <strncmp+0x1c>
 8011808:	2a00      	cmp	r2, #0
 801180a:	d1f5      	bne.n	80117f8 <strncmp+0x8>
 801180c:	1ad0      	subs	r0, r2, r3
 801180e:	bd10      	pop	{r4, pc}
 8011810:	4610      	mov	r0, r2
 8011812:	e7fc      	b.n	801180e <strncmp+0x1e>

08011814 <strtok>:
 8011814:	4b16      	ldr	r3, [pc, #88]	; (8011870 <strtok+0x5c>)
 8011816:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011818:	681e      	ldr	r6, [r3, #0]
 801181a:	6c74      	ldr	r4, [r6, #68]	; 0x44
 801181c:	4605      	mov	r5, r0
 801181e:	b9fc      	cbnz	r4, 8011860 <strtok+0x4c>
 8011820:	2050      	movs	r0, #80	; 0x50
 8011822:	9101      	str	r1, [sp, #4]
 8011824:	f7fe f992 	bl	800fb4c <malloc>
 8011828:	9901      	ldr	r1, [sp, #4]
 801182a:	6470      	str	r0, [r6, #68]	; 0x44
 801182c:	4602      	mov	r2, r0
 801182e:	b920      	cbnz	r0, 801183a <strtok+0x26>
 8011830:	4b10      	ldr	r3, [pc, #64]	; (8011874 <strtok+0x60>)
 8011832:	4811      	ldr	r0, [pc, #68]	; (8011878 <strtok+0x64>)
 8011834:	215b      	movs	r1, #91	; 0x5b
 8011836:	f000 f90d 	bl	8011a54 <__assert_func>
 801183a:	e9c0 4400 	strd	r4, r4, [r0]
 801183e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011842:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011846:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 801184a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801184e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8011852:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8011856:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 801185a:	6184      	str	r4, [r0, #24]
 801185c:	7704      	strb	r4, [r0, #28]
 801185e:	6244      	str	r4, [r0, #36]	; 0x24
 8011860:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8011862:	2301      	movs	r3, #1
 8011864:	4628      	mov	r0, r5
 8011866:	b002      	add	sp, #8
 8011868:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801186c:	f000 b806 	b.w	801187c <__strtok_r>
 8011870:	200001f0 	.word	0x200001f0
 8011874:	08015a6d 	.word	0x08015a6d
 8011878:	08015a84 	.word	0x08015a84

0801187c <__strtok_r>:
 801187c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801187e:	b908      	cbnz	r0, 8011884 <__strtok_r+0x8>
 8011880:	6810      	ldr	r0, [r2, #0]
 8011882:	b188      	cbz	r0, 80118a8 <__strtok_r+0x2c>
 8011884:	4604      	mov	r4, r0
 8011886:	4620      	mov	r0, r4
 8011888:	f814 5b01 	ldrb.w	r5, [r4], #1
 801188c:	460f      	mov	r7, r1
 801188e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011892:	b91e      	cbnz	r6, 801189c <__strtok_r+0x20>
 8011894:	b965      	cbnz	r5, 80118b0 <__strtok_r+0x34>
 8011896:	6015      	str	r5, [r2, #0]
 8011898:	4628      	mov	r0, r5
 801189a:	e005      	b.n	80118a8 <__strtok_r+0x2c>
 801189c:	42b5      	cmp	r5, r6
 801189e:	d1f6      	bne.n	801188e <__strtok_r+0x12>
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d1f0      	bne.n	8011886 <__strtok_r+0xa>
 80118a4:	6014      	str	r4, [r2, #0]
 80118a6:	7003      	strb	r3, [r0, #0]
 80118a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80118aa:	461c      	mov	r4, r3
 80118ac:	e00c      	b.n	80118c8 <__strtok_r+0x4c>
 80118ae:	b915      	cbnz	r5, 80118b6 <__strtok_r+0x3a>
 80118b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80118b4:	460e      	mov	r6, r1
 80118b6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80118ba:	42ab      	cmp	r3, r5
 80118bc:	d1f7      	bne.n	80118ae <__strtok_r+0x32>
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d0f3      	beq.n	80118aa <__strtok_r+0x2e>
 80118c2:	2300      	movs	r3, #0
 80118c4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80118c8:	6014      	str	r4, [r2, #0]
 80118ca:	e7ed      	b.n	80118a8 <__strtok_r+0x2c>

080118cc <strstr>:
 80118cc:	780a      	ldrb	r2, [r1, #0]
 80118ce:	b570      	push	{r4, r5, r6, lr}
 80118d0:	b96a      	cbnz	r2, 80118ee <strstr+0x22>
 80118d2:	bd70      	pop	{r4, r5, r6, pc}
 80118d4:	429a      	cmp	r2, r3
 80118d6:	d109      	bne.n	80118ec <strstr+0x20>
 80118d8:	460c      	mov	r4, r1
 80118da:	4605      	mov	r5, r0
 80118dc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d0f6      	beq.n	80118d2 <strstr+0x6>
 80118e4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80118e8:	429e      	cmp	r6, r3
 80118ea:	d0f7      	beq.n	80118dc <strstr+0x10>
 80118ec:	3001      	adds	r0, #1
 80118ee:	7803      	ldrb	r3, [r0, #0]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d1ef      	bne.n	80118d4 <strstr+0x8>
 80118f4:	4618      	mov	r0, r3
 80118f6:	e7ec      	b.n	80118d2 <strstr+0x6>

080118f8 <_localeconv_r>:
 80118f8:	4800      	ldr	r0, [pc, #0]	; (80118fc <_localeconv_r+0x4>)
 80118fa:	4770      	bx	lr
 80118fc:	20000128 	.word	0x20000128

08011900 <_close_r>:
 8011900:	b538      	push	{r3, r4, r5, lr}
 8011902:	4d06      	ldr	r5, [pc, #24]	; (801191c <_close_r+0x1c>)
 8011904:	2300      	movs	r3, #0
 8011906:	4604      	mov	r4, r0
 8011908:	4608      	mov	r0, r1
 801190a:	602b      	str	r3, [r5, #0]
 801190c:	f7f3 f805 	bl	800491a <_close>
 8011910:	1c43      	adds	r3, r0, #1
 8011912:	d102      	bne.n	801191a <_close_r+0x1a>
 8011914:	682b      	ldr	r3, [r5, #0]
 8011916:	b103      	cbz	r3, 801191a <_close_r+0x1a>
 8011918:	6023      	str	r3, [r4, #0]
 801191a:	bd38      	pop	{r3, r4, r5, pc}
 801191c:	20003734 	.word	0x20003734

08011920 <_lseek_r>:
 8011920:	b538      	push	{r3, r4, r5, lr}
 8011922:	4d07      	ldr	r5, [pc, #28]	; (8011940 <_lseek_r+0x20>)
 8011924:	4604      	mov	r4, r0
 8011926:	4608      	mov	r0, r1
 8011928:	4611      	mov	r1, r2
 801192a:	2200      	movs	r2, #0
 801192c:	602a      	str	r2, [r5, #0]
 801192e:	461a      	mov	r2, r3
 8011930:	f7f3 f81a 	bl	8004968 <_lseek>
 8011934:	1c43      	adds	r3, r0, #1
 8011936:	d102      	bne.n	801193e <_lseek_r+0x1e>
 8011938:	682b      	ldr	r3, [r5, #0]
 801193a:	b103      	cbz	r3, 801193e <_lseek_r+0x1e>
 801193c:	6023      	str	r3, [r4, #0]
 801193e:	bd38      	pop	{r3, r4, r5, pc}
 8011940:	20003734 	.word	0x20003734

08011944 <_read_r>:
 8011944:	b538      	push	{r3, r4, r5, lr}
 8011946:	4d07      	ldr	r5, [pc, #28]	; (8011964 <_read_r+0x20>)
 8011948:	4604      	mov	r4, r0
 801194a:	4608      	mov	r0, r1
 801194c:	4611      	mov	r1, r2
 801194e:	2200      	movs	r2, #0
 8011950:	602a      	str	r2, [r5, #0]
 8011952:	461a      	mov	r2, r3
 8011954:	f7f2 ffa8 	bl	80048a8 <_read>
 8011958:	1c43      	adds	r3, r0, #1
 801195a:	d102      	bne.n	8011962 <_read_r+0x1e>
 801195c:	682b      	ldr	r3, [r5, #0]
 801195e:	b103      	cbz	r3, 8011962 <_read_r+0x1e>
 8011960:	6023      	str	r3, [r4, #0]
 8011962:	bd38      	pop	{r3, r4, r5, pc}
 8011964:	20003734 	.word	0x20003734

08011968 <_sbrk_r>:
 8011968:	b538      	push	{r3, r4, r5, lr}
 801196a:	4d06      	ldr	r5, [pc, #24]	; (8011984 <_sbrk_r+0x1c>)
 801196c:	2300      	movs	r3, #0
 801196e:	4604      	mov	r4, r0
 8011970:	4608      	mov	r0, r1
 8011972:	602b      	str	r3, [r5, #0]
 8011974:	f7f3 f806 	bl	8004984 <_sbrk>
 8011978:	1c43      	adds	r3, r0, #1
 801197a:	d102      	bne.n	8011982 <_sbrk_r+0x1a>
 801197c:	682b      	ldr	r3, [r5, #0]
 801197e:	b103      	cbz	r3, 8011982 <_sbrk_r+0x1a>
 8011980:	6023      	str	r3, [r4, #0]
 8011982:	bd38      	pop	{r3, r4, r5, pc}
 8011984:	20003734 	.word	0x20003734

08011988 <_write_r>:
 8011988:	b538      	push	{r3, r4, r5, lr}
 801198a:	4d07      	ldr	r5, [pc, #28]	; (80119a8 <_write_r+0x20>)
 801198c:	4604      	mov	r4, r0
 801198e:	4608      	mov	r0, r1
 8011990:	4611      	mov	r1, r2
 8011992:	2200      	movs	r2, #0
 8011994:	602a      	str	r2, [r5, #0]
 8011996:	461a      	mov	r2, r3
 8011998:	f7f2 ffa3 	bl	80048e2 <_write>
 801199c:	1c43      	adds	r3, r0, #1
 801199e:	d102      	bne.n	80119a6 <_write_r+0x1e>
 80119a0:	682b      	ldr	r3, [r5, #0]
 80119a2:	b103      	cbz	r3, 80119a6 <_write_r+0x1e>
 80119a4:	6023      	str	r3, [r4, #0]
 80119a6:	bd38      	pop	{r3, r4, r5, pc}
 80119a8:	20003734 	.word	0x20003734

080119ac <__errno>:
 80119ac:	4b01      	ldr	r3, [pc, #4]	; (80119b4 <__errno+0x8>)
 80119ae:	6818      	ldr	r0, [r3, #0]
 80119b0:	4770      	bx	lr
 80119b2:	bf00      	nop
 80119b4:	200001f0 	.word	0x200001f0

080119b8 <__libc_init_array>:
 80119b8:	b570      	push	{r4, r5, r6, lr}
 80119ba:	4d0d      	ldr	r5, [pc, #52]	; (80119f0 <__libc_init_array+0x38>)
 80119bc:	4c0d      	ldr	r4, [pc, #52]	; (80119f4 <__libc_init_array+0x3c>)
 80119be:	1b64      	subs	r4, r4, r5
 80119c0:	10a4      	asrs	r4, r4, #2
 80119c2:	2600      	movs	r6, #0
 80119c4:	42a6      	cmp	r6, r4
 80119c6:	d109      	bne.n	80119dc <__libc_init_array+0x24>
 80119c8:	4d0b      	ldr	r5, [pc, #44]	; (80119f8 <__libc_init_array+0x40>)
 80119ca:	4c0c      	ldr	r4, [pc, #48]	; (80119fc <__libc_init_array+0x44>)
 80119cc:	f003 fb94 	bl	80150f8 <_init>
 80119d0:	1b64      	subs	r4, r4, r5
 80119d2:	10a4      	asrs	r4, r4, #2
 80119d4:	2600      	movs	r6, #0
 80119d6:	42a6      	cmp	r6, r4
 80119d8:	d105      	bne.n	80119e6 <__libc_init_array+0x2e>
 80119da:	bd70      	pop	{r4, r5, r6, pc}
 80119dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80119e0:	4798      	blx	r3
 80119e2:	3601      	adds	r6, #1
 80119e4:	e7ee      	b.n	80119c4 <__libc_init_array+0xc>
 80119e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80119ea:	4798      	blx	r3
 80119ec:	3601      	adds	r6, #1
 80119ee:	e7f2      	b.n	80119d6 <__libc_init_array+0x1e>
 80119f0:	08015da0 	.word	0x08015da0
 80119f4:	08015da0 	.word	0x08015da0
 80119f8:	08015da0 	.word	0x08015da0
 80119fc:	08015da4 	.word	0x08015da4

08011a00 <__retarget_lock_init_recursive>:
 8011a00:	4770      	bx	lr

08011a02 <__retarget_lock_acquire_recursive>:
 8011a02:	4770      	bx	lr

08011a04 <__retarget_lock_release_recursive>:
 8011a04:	4770      	bx	lr

08011a06 <strcpy>:
 8011a06:	4603      	mov	r3, r0
 8011a08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a0c:	f803 2b01 	strb.w	r2, [r3], #1
 8011a10:	2a00      	cmp	r2, #0
 8011a12:	d1f9      	bne.n	8011a08 <strcpy+0x2>
 8011a14:	4770      	bx	lr

08011a16 <memcpy>:
 8011a16:	440a      	add	r2, r1
 8011a18:	4291      	cmp	r1, r2
 8011a1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8011a1e:	d100      	bne.n	8011a22 <memcpy+0xc>
 8011a20:	4770      	bx	lr
 8011a22:	b510      	push	{r4, lr}
 8011a24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011a2c:	4291      	cmp	r1, r2
 8011a2e:	d1f9      	bne.n	8011a24 <memcpy+0xe>
 8011a30:	bd10      	pop	{r4, pc}
 8011a32:	0000      	movs	r0, r0
 8011a34:	0000      	movs	r0, r0
	...

08011a38 <nan>:
 8011a38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011a40 <nan+0x8>
 8011a3c:	4770      	bx	lr
 8011a3e:	bf00      	nop
 8011a40:	00000000 	.word	0x00000000
 8011a44:	7ff80000 	.word	0x7ff80000

08011a48 <nanf>:
 8011a48:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8011a50 <nanf+0x8>
 8011a4c:	4770      	bx	lr
 8011a4e:	bf00      	nop
 8011a50:	7fc00000 	.word	0x7fc00000

08011a54 <__assert_func>:
 8011a54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011a56:	4614      	mov	r4, r2
 8011a58:	461a      	mov	r2, r3
 8011a5a:	4b09      	ldr	r3, [pc, #36]	; (8011a80 <__assert_func+0x2c>)
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	4605      	mov	r5, r0
 8011a60:	68d8      	ldr	r0, [r3, #12]
 8011a62:	b14c      	cbz	r4, 8011a78 <__assert_func+0x24>
 8011a64:	4b07      	ldr	r3, [pc, #28]	; (8011a84 <__assert_func+0x30>)
 8011a66:	9100      	str	r1, [sp, #0]
 8011a68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011a6c:	4906      	ldr	r1, [pc, #24]	; (8011a88 <__assert_func+0x34>)
 8011a6e:	462b      	mov	r3, r5
 8011a70:	f002 fa42 	bl	8013ef8 <fiprintf>
 8011a74:	f002 faf0 	bl	8014058 <abort>
 8011a78:	4b04      	ldr	r3, [pc, #16]	; (8011a8c <__assert_func+0x38>)
 8011a7a:	461c      	mov	r4, r3
 8011a7c:	e7f3      	b.n	8011a66 <__assert_func+0x12>
 8011a7e:	bf00      	nop
 8011a80:	200001f0 	.word	0x200001f0
 8011a84:	08015ae6 	.word	0x08015ae6
 8011a88:	08015af3 	.word	0x08015af3
 8011a8c:	08015b21 	.word	0x08015b21

08011a90 <quorem>:
 8011a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a94:	6903      	ldr	r3, [r0, #16]
 8011a96:	690c      	ldr	r4, [r1, #16]
 8011a98:	42a3      	cmp	r3, r4
 8011a9a:	4607      	mov	r7, r0
 8011a9c:	db7e      	blt.n	8011b9c <quorem+0x10c>
 8011a9e:	3c01      	subs	r4, #1
 8011aa0:	f101 0814 	add.w	r8, r1, #20
 8011aa4:	f100 0514 	add.w	r5, r0, #20
 8011aa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011aac:	9301      	str	r3, [sp, #4]
 8011aae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011ab2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011abe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011ac2:	fbb2 f6f3 	udiv	r6, r2, r3
 8011ac6:	d331      	bcc.n	8011b2c <quorem+0x9c>
 8011ac8:	f04f 0e00 	mov.w	lr, #0
 8011acc:	4640      	mov	r0, r8
 8011ace:	46ac      	mov	ip, r5
 8011ad0:	46f2      	mov	sl, lr
 8011ad2:	f850 2b04 	ldr.w	r2, [r0], #4
 8011ad6:	b293      	uxth	r3, r2
 8011ad8:	fb06 e303 	mla	r3, r6, r3, lr
 8011adc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011ae0:	0c1a      	lsrs	r2, r3, #16
 8011ae2:	b29b      	uxth	r3, r3
 8011ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8011ae8:	f8dc a000 	ldr.w	sl, [ip]
 8011aec:	fa13 f38a 	uxtah	r3, r3, sl
 8011af0:	fb06 220e 	mla	r2, r6, lr, r2
 8011af4:	9300      	str	r3, [sp, #0]
 8011af6:	9b00      	ldr	r3, [sp, #0]
 8011af8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011afc:	b292      	uxth	r2, r2
 8011afe:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011b02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011b06:	f8bd 3000 	ldrh.w	r3, [sp]
 8011b0a:	4581      	cmp	r9, r0
 8011b0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b10:	f84c 3b04 	str.w	r3, [ip], #4
 8011b14:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011b18:	d2db      	bcs.n	8011ad2 <quorem+0x42>
 8011b1a:	f855 300b 	ldr.w	r3, [r5, fp]
 8011b1e:	b92b      	cbnz	r3, 8011b2c <quorem+0x9c>
 8011b20:	9b01      	ldr	r3, [sp, #4]
 8011b22:	3b04      	subs	r3, #4
 8011b24:	429d      	cmp	r5, r3
 8011b26:	461a      	mov	r2, r3
 8011b28:	d32c      	bcc.n	8011b84 <quorem+0xf4>
 8011b2a:	613c      	str	r4, [r7, #16]
 8011b2c:	4638      	mov	r0, r7
 8011b2e:	f001 fca5 	bl	801347c <__mcmp>
 8011b32:	2800      	cmp	r0, #0
 8011b34:	db22      	blt.n	8011b7c <quorem+0xec>
 8011b36:	3601      	adds	r6, #1
 8011b38:	4629      	mov	r1, r5
 8011b3a:	2000      	movs	r0, #0
 8011b3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011b40:	f8d1 c000 	ldr.w	ip, [r1]
 8011b44:	b293      	uxth	r3, r2
 8011b46:	1ac3      	subs	r3, r0, r3
 8011b48:	0c12      	lsrs	r2, r2, #16
 8011b4a:	fa13 f38c 	uxtah	r3, r3, ip
 8011b4e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8011b52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011b56:	b29b      	uxth	r3, r3
 8011b58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b5c:	45c1      	cmp	r9, r8
 8011b5e:	f841 3b04 	str.w	r3, [r1], #4
 8011b62:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011b66:	d2e9      	bcs.n	8011b3c <quorem+0xac>
 8011b68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011b6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011b70:	b922      	cbnz	r2, 8011b7c <quorem+0xec>
 8011b72:	3b04      	subs	r3, #4
 8011b74:	429d      	cmp	r5, r3
 8011b76:	461a      	mov	r2, r3
 8011b78:	d30a      	bcc.n	8011b90 <quorem+0x100>
 8011b7a:	613c      	str	r4, [r7, #16]
 8011b7c:	4630      	mov	r0, r6
 8011b7e:	b003      	add	sp, #12
 8011b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b84:	6812      	ldr	r2, [r2, #0]
 8011b86:	3b04      	subs	r3, #4
 8011b88:	2a00      	cmp	r2, #0
 8011b8a:	d1ce      	bne.n	8011b2a <quorem+0x9a>
 8011b8c:	3c01      	subs	r4, #1
 8011b8e:	e7c9      	b.n	8011b24 <quorem+0x94>
 8011b90:	6812      	ldr	r2, [r2, #0]
 8011b92:	3b04      	subs	r3, #4
 8011b94:	2a00      	cmp	r2, #0
 8011b96:	d1f0      	bne.n	8011b7a <quorem+0xea>
 8011b98:	3c01      	subs	r4, #1
 8011b9a:	e7eb      	b.n	8011b74 <quorem+0xe4>
 8011b9c:	2000      	movs	r0, #0
 8011b9e:	e7ee      	b.n	8011b7e <quorem+0xee>

08011ba0 <_dtoa_r>:
 8011ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ba4:	ed2d 8b04 	vpush	{d8-d9}
 8011ba8:	69c5      	ldr	r5, [r0, #28]
 8011baa:	b093      	sub	sp, #76	; 0x4c
 8011bac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011bb0:	ec57 6b10 	vmov	r6, r7, d0
 8011bb4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011bb8:	9107      	str	r1, [sp, #28]
 8011bba:	4604      	mov	r4, r0
 8011bbc:	920a      	str	r2, [sp, #40]	; 0x28
 8011bbe:	930d      	str	r3, [sp, #52]	; 0x34
 8011bc0:	b975      	cbnz	r5, 8011be0 <_dtoa_r+0x40>
 8011bc2:	2010      	movs	r0, #16
 8011bc4:	f7fd ffc2 	bl	800fb4c <malloc>
 8011bc8:	4602      	mov	r2, r0
 8011bca:	61e0      	str	r0, [r4, #28]
 8011bcc:	b920      	cbnz	r0, 8011bd8 <_dtoa_r+0x38>
 8011bce:	4bae      	ldr	r3, [pc, #696]	; (8011e88 <_dtoa_r+0x2e8>)
 8011bd0:	21ef      	movs	r1, #239	; 0xef
 8011bd2:	48ae      	ldr	r0, [pc, #696]	; (8011e8c <_dtoa_r+0x2ec>)
 8011bd4:	f7ff ff3e 	bl	8011a54 <__assert_func>
 8011bd8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011bdc:	6005      	str	r5, [r0, #0]
 8011bde:	60c5      	str	r5, [r0, #12]
 8011be0:	69e3      	ldr	r3, [r4, #28]
 8011be2:	6819      	ldr	r1, [r3, #0]
 8011be4:	b151      	cbz	r1, 8011bfc <_dtoa_r+0x5c>
 8011be6:	685a      	ldr	r2, [r3, #4]
 8011be8:	604a      	str	r2, [r1, #4]
 8011bea:	2301      	movs	r3, #1
 8011bec:	4093      	lsls	r3, r2
 8011bee:	608b      	str	r3, [r1, #8]
 8011bf0:	4620      	mov	r0, r4
 8011bf2:	f001 f9bd 	bl	8012f70 <_Bfree>
 8011bf6:	69e3      	ldr	r3, [r4, #28]
 8011bf8:	2200      	movs	r2, #0
 8011bfa:	601a      	str	r2, [r3, #0]
 8011bfc:	1e3b      	subs	r3, r7, #0
 8011bfe:	bfbb      	ittet	lt
 8011c00:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011c04:	9303      	strlt	r3, [sp, #12]
 8011c06:	2300      	movge	r3, #0
 8011c08:	2201      	movlt	r2, #1
 8011c0a:	bfac      	ite	ge
 8011c0c:	f8c8 3000 	strge.w	r3, [r8]
 8011c10:	f8c8 2000 	strlt.w	r2, [r8]
 8011c14:	4b9e      	ldr	r3, [pc, #632]	; (8011e90 <_dtoa_r+0x2f0>)
 8011c16:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011c1a:	ea33 0308 	bics.w	r3, r3, r8
 8011c1e:	d11b      	bne.n	8011c58 <_dtoa_r+0xb8>
 8011c20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011c22:	f242 730f 	movw	r3, #9999	; 0x270f
 8011c26:	6013      	str	r3, [r2, #0]
 8011c28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8011c2c:	4333      	orrs	r3, r6
 8011c2e:	f000 8593 	beq.w	8012758 <_dtoa_r+0xbb8>
 8011c32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c34:	b963      	cbnz	r3, 8011c50 <_dtoa_r+0xb0>
 8011c36:	4b97      	ldr	r3, [pc, #604]	; (8011e94 <_dtoa_r+0x2f4>)
 8011c38:	e027      	b.n	8011c8a <_dtoa_r+0xea>
 8011c3a:	4b97      	ldr	r3, [pc, #604]	; (8011e98 <_dtoa_r+0x2f8>)
 8011c3c:	9300      	str	r3, [sp, #0]
 8011c3e:	3308      	adds	r3, #8
 8011c40:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011c42:	6013      	str	r3, [r2, #0]
 8011c44:	9800      	ldr	r0, [sp, #0]
 8011c46:	b013      	add	sp, #76	; 0x4c
 8011c48:	ecbd 8b04 	vpop	{d8-d9}
 8011c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c50:	4b90      	ldr	r3, [pc, #576]	; (8011e94 <_dtoa_r+0x2f4>)
 8011c52:	9300      	str	r3, [sp, #0]
 8011c54:	3303      	adds	r3, #3
 8011c56:	e7f3      	b.n	8011c40 <_dtoa_r+0xa0>
 8011c58:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	ec51 0b17 	vmov	r0, r1, d7
 8011c62:	eeb0 8a47 	vmov.f32	s16, s14
 8011c66:	eef0 8a67 	vmov.f32	s17, s15
 8011c6a:	2300      	movs	r3, #0
 8011c6c:	f7ee ff2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8011c70:	4681      	mov	r9, r0
 8011c72:	b160      	cbz	r0, 8011c8e <_dtoa_r+0xee>
 8011c74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011c76:	2301      	movs	r3, #1
 8011c78:	6013      	str	r3, [r2, #0]
 8011c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	f000 8568 	beq.w	8012752 <_dtoa_r+0xbb2>
 8011c82:	4b86      	ldr	r3, [pc, #536]	; (8011e9c <_dtoa_r+0x2fc>)
 8011c84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011c86:	6013      	str	r3, [r2, #0]
 8011c88:	3b01      	subs	r3, #1
 8011c8a:	9300      	str	r3, [sp, #0]
 8011c8c:	e7da      	b.n	8011c44 <_dtoa_r+0xa4>
 8011c8e:	aa10      	add	r2, sp, #64	; 0x40
 8011c90:	a911      	add	r1, sp, #68	; 0x44
 8011c92:	4620      	mov	r0, r4
 8011c94:	eeb0 0a48 	vmov.f32	s0, s16
 8011c98:	eef0 0a68 	vmov.f32	s1, s17
 8011c9c:	f001 fd04 	bl	80136a8 <__d2b>
 8011ca0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011ca4:	4682      	mov	sl, r0
 8011ca6:	2d00      	cmp	r5, #0
 8011ca8:	d07f      	beq.n	8011daa <_dtoa_r+0x20a>
 8011caa:	ee18 3a90 	vmov	r3, s17
 8011cae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cb2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011cb6:	ec51 0b18 	vmov	r0, r1, d8
 8011cba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011cbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011cc2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	2200      	movs	r2, #0
 8011cca:	4b75      	ldr	r3, [pc, #468]	; (8011ea0 <_dtoa_r+0x300>)
 8011ccc:	f7ee fadc 	bl	8000288 <__aeabi_dsub>
 8011cd0:	a367      	add	r3, pc, #412	; (adr r3, 8011e70 <_dtoa_r+0x2d0>)
 8011cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cd6:	f7ee fc8f 	bl	80005f8 <__aeabi_dmul>
 8011cda:	a367      	add	r3, pc, #412	; (adr r3, 8011e78 <_dtoa_r+0x2d8>)
 8011cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ce0:	f7ee fad4 	bl	800028c <__adddf3>
 8011ce4:	4606      	mov	r6, r0
 8011ce6:	4628      	mov	r0, r5
 8011ce8:	460f      	mov	r7, r1
 8011cea:	f7ee fc1b 	bl	8000524 <__aeabi_i2d>
 8011cee:	a364      	add	r3, pc, #400	; (adr r3, 8011e80 <_dtoa_r+0x2e0>)
 8011cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf4:	f7ee fc80 	bl	80005f8 <__aeabi_dmul>
 8011cf8:	4602      	mov	r2, r0
 8011cfa:	460b      	mov	r3, r1
 8011cfc:	4630      	mov	r0, r6
 8011cfe:	4639      	mov	r1, r7
 8011d00:	f7ee fac4 	bl	800028c <__adddf3>
 8011d04:	4606      	mov	r6, r0
 8011d06:	460f      	mov	r7, r1
 8011d08:	f7ee ff26 	bl	8000b58 <__aeabi_d2iz>
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	4683      	mov	fp, r0
 8011d10:	2300      	movs	r3, #0
 8011d12:	4630      	mov	r0, r6
 8011d14:	4639      	mov	r1, r7
 8011d16:	f7ee fee1 	bl	8000adc <__aeabi_dcmplt>
 8011d1a:	b148      	cbz	r0, 8011d30 <_dtoa_r+0x190>
 8011d1c:	4658      	mov	r0, fp
 8011d1e:	f7ee fc01 	bl	8000524 <__aeabi_i2d>
 8011d22:	4632      	mov	r2, r6
 8011d24:	463b      	mov	r3, r7
 8011d26:	f7ee fecf 	bl	8000ac8 <__aeabi_dcmpeq>
 8011d2a:	b908      	cbnz	r0, 8011d30 <_dtoa_r+0x190>
 8011d2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011d30:	f1bb 0f16 	cmp.w	fp, #22
 8011d34:	d857      	bhi.n	8011de6 <_dtoa_r+0x246>
 8011d36:	4b5b      	ldr	r3, [pc, #364]	; (8011ea4 <_dtoa_r+0x304>)
 8011d38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d40:	ec51 0b18 	vmov	r0, r1, d8
 8011d44:	f7ee feca 	bl	8000adc <__aeabi_dcmplt>
 8011d48:	2800      	cmp	r0, #0
 8011d4a:	d04e      	beq.n	8011dea <_dtoa_r+0x24a>
 8011d4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011d50:	2300      	movs	r3, #0
 8011d52:	930c      	str	r3, [sp, #48]	; 0x30
 8011d54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011d56:	1b5b      	subs	r3, r3, r5
 8011d58:	1e5a      	subs	r2, r3, #1
 8011d5a:	bf45      	ittet	mi
 8011d5c:	f1c3 0301 	rsbmi	r3, r3, #1
 8011d60:	9305      	strmi	r3, [sp, #20]
 8011d62:	2300      	movpl	r3, #0
 8011d64:	2300      	movmi	r3, #0
 8011d66:	9206      	str	r2, [sp, #24]
 8011d68:	bf54      	ite	pl
 8011d6a:	9305      	strpl	r3, [sp, #20]
 8011d6c:	9306      	strmi	r3, [sp, #24]
 8011d6e:	f1bb 0f00 	cmp.w	fp, #0
 8011d72:	db3c      	blt.n	8011dee <_dtoa_r+0x24e>
 8011d74:	9b06      	ldr	r3, [sp, #24]
 8011d76:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8011d7a:	445b      	add	r3, fp
 8011d7c:	9306      	str	r3, [sp, #24]
 8011d7e:	2300      	movs	r3, #0
 8011d80:	9308      	str	r3, [sp, #32]
 8011d82:	9b07      	ldr	r3, [sp, #28]
 8011d84:	2b09      	cmp	r3, #9
 8011d86:	d868      	bhi.n	8011e5a <_dtoa_r+0x2ba>
 8011d88:	2b05      	cmp	r3, #5
 8011d8a:	bfc4      	itt	gt
 8011d8c:	3b04      	subgt	r3, #4
 8011d8e:	9307      	strgt	r3, [sp, #28]
 8011d90:	9b07      	ldr	r3, [sp, #28]
 8011d92:	f1a3 0302 	sub.w	r3, r3, #2
 8011d96:	bfcc      	ite	gt
 8011d98:	2500      	movgt	r5, #0
 8011d9a:	2501      	movle	r5, #1
 8011d9c:	2b03      	cmp	r3, #3
 8011d9e:	f200 8085 	bhi.w	8011eac <_dtoa_r+0x30c>
 8011da2:	e8df f003 	tbb	[pc, r3]
 8011da6:	3b2e      	.short	0x3b2e
 8011da8:	5839      	.short	0x5839
 8011daa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011dae:	441d      	add	r5, r3
 8011db0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011db4:	2b20      	cmp	r3, #32
 8011db6:	bfc1      	itttt	gt
 8011db8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011dbc:	fa08 f803 	lslgt.w	r8, r8, r3
 8011dc0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8011dc4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8011dc8:	bfd6      	itet	le
 8011dca:	f1c3 0320 	rsble	r3, r3, #32
 8011dce:	ea48 0003 	orrgt.w	r0, r8, r3
 8011dd2:	fa06 f003 	lslle.w	r0, r6, r3
 8011dd6:	f7ee fb95 	bl	8000504 <__aeabi_ui2d>
 8011dda:	2201      	movs	r2, #1
 8011ddc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8011de0:	3d01      	subs	r5, #1
 8011de2:	920e      	str	r2, [sp, #56]	; 0x38
 8011de4:	e76f      	b.n	8011cc6 <_dtoa_r+0x126>
 8011de6:	2301      	movs	r3, #1
 8011de8:	e7b3      	b.n	8011d52 <_dtoa_r+0x1b2>
 8011dea:	900c      	str	r0, [sp, #48]	; 0x30
 8011dec:	e7b2      	b.n	8011d54 <_dtoa_r+0x1b4>
 8011dee:	9b05      	ldr	r3, [sp, #20]
 8011df0:	eba3 030b 	sub.w	r3, r3, fp
 8011df4:	9305      	str	r3, [sp, #20]
 8011df6:	f1cb 0300 	rsb	r3, fp, #0
 8011dfa:	9308      	str	r3, [sp, #32]
 8011dfc:	2300      	movs	r3, #0
 8011dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e00:	e7bf      	b.n	8011d82 <_dtoa_r+0x1e2>
 8011e02:	2300      	movs	r3, #0
 8011e04:	9309      	str	r3, [sp, #36]	; 0x24
 8011e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	dc52      	bgt.n	8011eb2 <_dtoa_r+0x312>
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	9301      	str	r3, [sp, #4]
 8011e10:	9304      	str	r3, [sp, #16]
 8011e12:	461a      	mov	r2, r3
 8011e14:	920a      	str	r2, [sp, #40]	; 0x28
 8011e16:	e00b      	b.n	8011e30 <_dtoa_r+0x290>
 8011e18:	2301      	movs	r3, #1
 8011e1a:	e7f3      	b.n	8011e04 <_dtoa_r+0x264>
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8011e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e22:	445b      	add	r3, fp
 8011e24:	9301      	str	r3, [sp, #4]
 8011e26:	3301      	adds	r3, #1
 8011e28:	2b01      	cmp	r3, #1
 8011e2a:	9304      	str	r3, [sp, #16]
 8011e2c:	bfb8      	it	lt
 8011e2e:	2301      	movlt	r3, #1
 8011e30:	69e0      	ldr	r0, [r4, #28]
 8011e32:	2100      	movs	r1, #0
 8011e34:	2204      	movs	r2, #4
 8011e36:	f102 0614 	add.w	r6, r2, #20
 8011e3a:	429e      	cmp	r6, r3
 8011e3c:	d93d      	bls.n	8011eba <_dtoa_r+0x31a>
 8011e3e:	6041      	str	r1, [r0, #4]
 8011e40:	4620      	mov	r0, r4
 8011e42:	f001 f855 	bl	8012ef0 <_Balloc>
 8011e46:	9000      	str	r0, [sp, #0]
 8011e48:	2800      	cmp	r0, #0
 8011e4a:	d139      	bne.n	8011ec0 <_dtoa_r+0x320>
 8011e4c:	4b16      	ldr	r3, [pc, #88]	; (8011ea8 <_dtoa_r+0x308>)
 8011e4e:	4602      	mov	r2, r0
 8011e50:	f240 11af 	movw	r1, #431	; 0x1af
 8011e54:	e6bd      	b.n	8011bd2 <_dtoa_r+0x32>
 8011e56:	2301      	movs	r3, #1
 8011e58:	e7e1      	b.n	8011e1e <_dtoa_r+0x27e>
 8011e5a:	2501      	movs	r5, #1
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	9307      	str	r3, [sp, #28]
 8011e60:	9509      	str	r5, [sp, #36]	; 0x24
 8011e62:	f04f 33ff 	mov.w	r3, #4294967295
 8011e66:	9301      	str	r3, [sp, #4]
 8011e68:	9304      	str	r3, [sp, #16]
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	2312      	movs	r3, #18
 8011e6e:	e7d1      	b.n	8011e14 <_dtoa_r+0x274>
 8011e70:	636f4361 	.word	0x636f4361
 8011e74:	3fd287a7 	.word	0x3fd287a7
 8011e78:	8b60c8b3 	.word	0x8b60c8b3
 8011e7c:	3fc68a28 	.word	0x3fc68a28
 8011e80:	509f79fb 	.word	0x509f79fb
 8011e84:	3fd34413 	.word	0x3fd34413
 8011e88:	08015a6d 	.word	0x08015a6d
 8011e8c:	08015b2f 	.word	0x08015b2f
 8011e90:	7ff00000 	.word	0x7ff00000
 8011e94:	08015b2b 	.word	0x08015b2b
 8011e98:	08015b22 	.word	0x08015b22
 8011e9c:	08015a4a 	.word	0x08015a4a
 8011ea0:	3ff80000 	.word	0x3ff80000
 8011ea4:	08015c80 	.word	0x08015c80
 8011ea8:	08015b87 	.word	0x08015b87
 8011eac:	2301      	movs	r3, #1
 8011eae:	9309      	str	r3, [sp, #36]	; 0x24
 8011eb0:	e7d7      	b.n	8011e62 <_dtoa_r+0x2c2>
 8011eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011eb4:	9301      	str	r3, [sp, #4]
 8011eb6:	9304      	str	r3, [sp, #16]
 8011eb8:	e7ba      	b.n	8011e30 <_dtoa_r+0x290>
 8011eba:	3101      	adds	r1, #1
 8011ebc:	0052      	lsls	r2, r2, #1
 8011ebe:	e7ba      	b.n	8011e36 <_dtoa_r+0x296>
 8011ec0:	69e3      	ldr	r3, [r4, #28]
 8011ec2:	9a00      	ldr	r2, [sp, #0]
 8011ec4:	601a      	str	r2, [r3, #0]
 8011ec6:	9b04      	ldr	r3, [sp, #16]
 8011ec8:	2b0e      	cmp	r3, #14
 8011eca:	f200 80a8 	bhi.w	801201e <_dtoa_r+0x47e>
 8011ece:	2d00      	cmp	r5, #0
 8011ed0:	f000 80a5 	beq.w	801201e <_dtoa_r+0x47e>
 8011ed4:	f1bb 0f00 	cmp.w	fp, #0
 8011ed8:	dd38      	ble.n	8011f4c <_dtoa_r+0x3ac>
 8011eda:	4bc0      	ldr	r3, [pc, #768]	; (80121dc <_dtoa_r+0x63c>)
 8011edc:	f00b 020f 	and.w	r2, fp, #15
 8011ee0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011ee4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8011ee8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8011eec:	ea4f 182b 	mov.w	r8, fp, asr #4
 8011ef0:	d019      	beq.n	8011f26 <_dtoa_r+0x386>
 8011ef2:	4bbb      	ldr	r3, [pc, #748]	; (80121e0 <_dtoa_r+0x640>)
 8011ef4:	ec51 0b18 	vmov	r0, r1, d8
 8011ef8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011efc:	f7ee fca6 	bl	800084c <__aeabi_ddiv>
 8011f00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f04:	f008 080f 	and.w	r8, r8, #15
 8011f08:	2503      	movs	r5, #3
 8011f0a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80121e0 <_dtoa_r+0x640>
 8011f0e:	f1b8 0f00 	cmp.w	r8, #0
 8011f12:	d10a      	bne.n	8011f2a <_dtoa_r+0x38a>
 8011f14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f18:	4632      	mov	r2, r6
 8011f1a:	463b      	mov	r3, r7
 8011f1c:	f7ee fc96 	bl	800084c <__aeabi_ddiv>
 8011f20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f24:	e02b      	b.n	8011f7e <_dtoa_r+0x3de>
 8011f26:	2502      	movs	r5, #2
 8011f28:	e7ef      	b.n	8011f0a <_dtoa_r+0x36a>
 8011f2a:	f018 0f01 	tst.w	r8, #1
 8011f2e:	d008      	beq.n	8011f42 <_dtoa_r+0x3a2>
 8011f30:	4630      	mov	r0, r6
 8011f32:	4639      	mov	r1, r7
 8011f34:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011f38:	f7ee fb5e 	bl	80005f8 <__aeabi_dmul>
 8011f3c:	3501      	adds	r5, #1
 8011f3e:	4606      	mov	r6, r0
 8011f40:	460f      	mov	r7, r1
 8011f42:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011f46:	f109 0908 	add.w	r9, r9, #8
 8011f4a:	e7e0      	b.n	8011f0e <_dtoa_r+0x36e>
 8011f4c:	f000 809f 	beq.w	801208e <_dtoa_r+0x4ee>
 8011f50:	f1cb 0600 	rsb	r6, fp, #0
 8011f54:	4ba1      	ldr	r3, [pc, #644]	; (80121dc <_dtoa_r+0x63c>)
 8011f56:	4fa2      	ldr	r7, [pc, #648]	; (80121e0 <_dtoa_r+0x640>)
 8011f58:	f006 020f 	and.w	r2, r6, #15
 8011f5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f64:	ec51 0b18 	vmov	r0, r1, d8
 8011f68:	f7ee fb46 	bl	80005f8 <__aeabi_dmul>
 8011f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f70:	1136      	asrs	r6, r6, #4
 8011f72:	2300      	movs	r3, #0
 8011f74:	2502      	movs	r5, #2
 8011f76:	2e00      	cmp	r6, #0
 8011f78:	d17e      	bne.n	8012078 <_dtoa_r+0x4d8>
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d1d0      	bne.n	8011f20 <_dtoa_r+0x380>
 8011f7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011f80:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	f000 8084 	beq.w	8012092 <_dtoa_r+0x4f2>
 8011f8a:	4b96      	ldr	r3, [pc, #600]	; (80121e4 <_dtoa_r+0x644>)
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	4640      	mov	r0, r8
 8011f90:	4649      	mov	r1, r9
 8011f92:	f7ee fda3 	bl	8000adc <__aeabi_dcmplt>
 8011f96:	2800      	cmp	r0, #0
 8011f98:	d07b      	beq.n	8012092 <_dtoa_r+0x4f2>
 8011f9a:	9b04      	ldr	r3, [sp, #16]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d078      	beq.n	8012092 <_dtoa_r+0x4f2>
 8011fa0:	9b01      	ldr	r3, [sp, #4]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	dd39      	ble.n	801201a <_dtoa_r+0x47a>
 8011fa6:	4b90      	ldr	r3, [pc, #576]	; (80121e8 <_dtoa_r+0x648>)
 8011fa8:	2200      	movs	r2, #0
 8011faa:	4640      	mov	r0, r8
 8011fac:	4649      	mov	r1, r9
 8011fae:	f7ee fb23 	bl	80005f8 <__aeabi_dmul>
 8011fb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011fb6:	9e01      	ldr	r6, [sp, #4]
 8011fb8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8011fbc:	3501      	adds	r5, #1
 8011fbe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011fc2:	4628      	mov	r0, r5
 8011fc4:	f7ee faae 	bl	8000524 <__aeabi_i2d>
 8011fc8:	4642      	mov	r2, r8
 8011fca:	464b      	mov	r3, r9
 8011fcc:	f7ee fb14 	bl	80005f8 <__aeabi_dmul>
 8011fd0:	4b86      	ldr	r3, [pc, #536]	; (80121ec <_dtoa_r+0x64c>)
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	f7ee f95a 	bl	800028c <__adddf3>
 8011fd8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011fe0:	9303      	str	r3, [sp, #12]
 8011fe2:	2e00      	cmp	r6, #0
 8011fe4:	d158      	bne.n	8012098 <_dtoa_r+0x4f8>
 8011fe6:	4b82      	ldr	r3, [pc, #520]	; (80121f0 <_dtoa_r+0x650>)
 8011fe8:	2200      	movs	r2, #0
 8011fea:	4640      	mov	r0, r8
 8011fec:	4649      	mov	r1, r9
 8011fee:	f7ee f94b 	bl	8000288 <__aeabi_dsub>
 8011ff2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011ff6:	4680      	mov	r8, r0
 8011ff8:	4689      	mov	r9, r1
 8011ffa:	f7ee fd8d 	bl	8000b18 <__aeabi_dcmpgt>
 8011ffe:	2800      	cmp	r0, #0
 8012000:	f040 8296 	bne.w	8012530 <_dtoa_r+0x990>
 8012004:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012008:	4640      	mov	r0, r8
 801200a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801200e:	4649      	mov	r1, r9
 8012010:	f7ee fd64 	bl	8000adc <__aeabi_dcmplt>
 8012014:	2800      	cmp	r0, #0
 8012016:	f040 8289 	bne.w	801252c <_dtoa_r+0x98c>
 801201a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801201e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012020:	2b00      	cmp	r3, #0
 8012022:	f2c0 814e 	blt.w	80122c2 <_dtoa_r+0x722>
 8012026:	f1bb 0f0e 	cmp.w	fp, #14
 801202a:	f300 814a 	bgt.w	80122c2 <_dtoa_r+0x722>
 801202e:	4b6b      	ldr	r3, [pc, #428]	; (80121dc <_dtoa_r+0x63c>)
 8012030:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012034:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801203a:	2b00      	cmp	r3, #0
 801203c:	f280 80dc 	bge.w	80121f8 <_dtoa_r+0x658>
 8012040:	9b04      	ldr	r3, [sp, #16]
 8012042:	2b00      	cmp	r3, #0
 8012044:	f300 80d8 	bgt.w	80121f8 <_dtoa_r+0x658>
 8012048:	f040 826f 	bne.w	801252a <_dtoa_r+0x98a>
 801204c:	4b68      	ldr	r3, [pc, #416]	; (80121f0 <_dtoa_r+0x650>)
 801204e:	2200      	movs	r2, #0
 8012050:	4640      	mov	r0, r8
 8012052:	4649      	mov	r1, r9
 8012054:	f7ee fad0 	bl	80005f8 <__aeabi_dmul>
 8012058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801205c:	f7ee fd52 	bl	8000b04 <__aeabi_dcmpge>
 8012060:	9e04      	ldr	r6, [sp, #16]
 8012062:	4637      	mov	r7, r6
 8012064:	2800      	cmp	r0, #0
 8012066:	f040 8245 	bne.w	80124f4 <_dtoa_r+0x954>
 801206a:	9d00      	ldr	r5, [sp, #0]
 801206c:	2331      	movs	r3, #49	; 0x31
 801206e:	f805 3b01 	strb.w	r3, [r5], #1
 8012072:	f10b 0b01 	add.w	fp, fp, #1
 8012076:	e241      	b.n	80124fc <_dtoa_r+0x95c>
 8012078:	07f2      	lsls	r2, r6, #31
 801207a:	d505      	bpl.n	8012088 <_dtoa_r+0x4e8>
 801207c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012080:	f7ee faba 	bl	80005f8 <__aeabi_dmul>
 8012084:	3501      	adds	r5, #1
 8012086:	2301      	movs	r3, #1
 8012088:	1076      	asrs	r6, r6, #1
 801208a:	3708      	adds	r7, #8
 801208c:	e773      	b.n	8011f76 <_dtoa_r+0x3d6>
 801208e:	2502      	movs	r5, #2
 8012090:	e775      	b.n	8011f7e <_dtoa_r+0x3de>
 8012092:	9e04      	ldr	r6, [sp, #16]
 8012094:	465f      	mov	r7, fp
 8012096:	e792      	b.n	8011fbe <_dtoa_r+0x41e>
 8012098:	9900      	ldr	r1, [sp, #0]
 801209a:	4b50      	ldr	r3, [pc, #320]	; (80121dc <_dtoa_r+0x63c>)
 801209c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80120a0:	4431      	add	r1, r6
 80120a2:	9102      	str	r1, [sp, #8]
 80120a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80120a6:	eeb0 9a47 	vmov.f32	s18, s14
 80120aa:	eef0 9a67 	vmov.f32	s19, s15
 80120ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80120b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80120b6:	2900      	cmp	r1, #0
 80120b8:	d044      	beq.n	8012144 <_dtoa_r+0x5a4>
 80120ba:	494e      	ldr	r1, [pc, #312]	; (80121f4 <_dtoa_r+0x654>)
 80120bc:	2000      	movs	r0, #0
 80120be:	f7ee fbc5 	bl	800084c <__aeabi_ddiv>
 80120c2:	ec53 2b19 	vmov	r2, r3, d9
 80120c6:	f7ee f8df 	bl	8000288 <__aeabi_dsub>
 80120ca:	9d00      	ldr	r5, [sp, #0]
 80120cc:	ec41 0b19 	vmov	d9, r0, r1
 80120d0:	4649      	mov	r1, r9
 80120d2:	4640      	mov	r0, r8
 80120d4:	f7ee fd40 	bl	8000b58 <__aeabi_d2iz>
 80120d8:	4606      	mov	r6, r0
 80120da:	f7ee fa23 	bl	8000524 <__aeabi_i2d>
 80120de:	4602      	mov	r2, r0
 80120e0:	460b      	mov	r3, r1
 80120e2:	4640      	mov	r0, r8
 80120e4:	4649      	mov	r1, r9
 80120e6:	f7ee f8cf 	bl	8000288 <__aeabi_dsub>
 80120ea:	3630      	adds	r6, #48	; 0x30
 80120ec:	f805 6b01 	strb.w	r6, [r5], #1
 80120f0:	ec53 2b19 	vmov	r2, r3, d9
 80120f4:	4680      	mov	r8, r0
 80120f6:	4689      	mov	r9, r1
 80120f8:	f7ee fcf0 	bl	8000adc <__aeabi_dcmplt>
 80120fc:	2800      	cmp	r0, #0
 80120fe:	d164      	bne.n	80121ca <_dtoa_r+0x62a>
 8012100:	4642      	mov	r2, r8
 8012102:	464b      	mov	r3, r9
 8012104:	4937      	ldr	r1, [pc, #220]	; (80121e4 <_dtoa_r+0x644>)
 8012106:	2000      	movs	r0, #0
 8012108:	f7ee f8be 	bl	8000288 <__aeabi_dsub>
 801210c:	ec53 2b19 	vmov	r2, r3, d9
 8012110:	f7ee fce4 	bl	8000adc <__aeabi_dcmplt>
 8012114:	2800      	cmp	r0, #0
 8012116:	f040 80b6 	bne.w	8012286 <_dtoa_r+0x6e6>
 801211a:	9b02      	ldr	r3, [sp, #8]
 801211c:	429d      	cmp	r5, r3
 801211e:	f43f af7c 	beq.w	801201a <_dtoa_r+0x47a>
 8012122:	4b31      	ldr	r3, [pc, #196]	; (80121e8 <_dtoa_r+0x648>)
 8012124:	ec51 0b19 	vmov	r0, r1, d9
 8012128:	2200      	movs	r2, #0
 801212a:	f7ee fa65 	bl	80005f8 <__aeabi_dmul>
 801212e:	4b2e      	ldr	r3, [pc, #184]	; (80121e8 <_dtoa_r+0x648>)
 8012130:	ec41 0b19 	vmov	d9, r0, r1
 8012134:	2200      	movs	r2, #0
 8012136:	4640      	mov	r0, r8
 8012138:	4649      	mov	r1, r9
 801213a:	f7ee fa5d 	bl	80005f8 <__aeabi_dmul>
 801213e:	4680      	mov	r8, r0
 8012140:	4689      	mov	r9, r1
 8012142:	e7c5      	b.n	80120d0 <_dtoa_r+0x530>
 8012144:	ec51 0b17 	vmov	r0, r1, d7
 8012148:	f7ee fa56 	bl	80005f8 <__aeabi_dmul>
 801214c:	9b02      	ldr	r3, [sp, #8]
 801214e:	9d00      	ldr	r5, [sp, #0]
 8012150:	930f      	str	r3, [sp, #60]	; 0x3c
 8012152:	ec41 0b19 	vmov	d9, r0, r1
 8012156:	4649      	mov	r1, r9
 8012158:	4640      	mov	r0, r8
 801215a:	f7ee fcfd 	bl	8000b58 <__aeabi_d2iz>
 801215e:	4606      	mov	r6, r0
 8012160:	f7ee f9e0 	bl	8000524 <__aeabi_i2d>
 8012164:	3630      	adds	r6, #48	; 0x30
 8012166:	4602      	mov	r2, r0
 8012168:	460b      	mov	r3, r1
 801216a:	4640      	mov	r0, r8
 801216c:	4649      	mov	r1, r9
 801216e:	f7ee f88b 	bl	8000288 <__aeabi_dsub>
 8012172:	f805 6b01 	strb.w	r6, [r5], #1
 8012176:	9b02      	ldr	r3, [sp, #8]
 8012178:	429d      	cmp	r5, r3
 801217a:	4680      	mov	r8, r0
 801217c:	4689      	mov	r9, r1
 801217e:	f04f 0200 	mov.w	r2, #0
 8012182:	d124      	bne.n	80121ce <_dtoa_r+0x62e>
 8012184:	4b1b      	ldr	r3, [pc, #108]	; (80121f4 <_dtoa_r+0x654>)
 8012186:	ec51 0b19 	vmov	r0, r1, d9
 801218a:	f7ee f87f 	bl	800028c <__adddf3>
 801218e:	4602      	mov	r2, r0
 8012190:	460b      	mov	r3, r1
 8012192:	4640      	mov	r0, r8
 8012194:	4649      	mov	r1, r9
 8012196:	f7ee fcbf 	bl	8000b18 <__aeabi_dcmpgt>
 801219a:	2800      	cmp	r0, #0
 801219c:	d173      	bne.n	8012286 <_dtoa_r+0x6e6>
 801219e:	ec53 2b19 	vmov	r2, r3, d9
 80121a2:	4914      	ldr	r1, [pc, #80]	; (80121f4 <_dtoa_r+0x654>)
 80121a4:	2000      	movs	r0, #0
 80121a6:	f7ee f86f 	bl	8000288 <__aeabi_dsub>
 80121aa:	4602      	mov	r2, r0
 80121ac:	460b      	mov	r3, r1
 80121ae:	4640      	mov	r0, r8
 80121b0:	4649      	mov	r1, r9
 80121b2:	f7ee fc93 	bl	8000adc <__aeabi_dcmplt>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	f43f af2f 	beq.w	801201a <_dtoa_r+0x47a>
 80121bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80121be:	1e6b      	subs	r3, r5, #1
 80121c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80121c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80121c6:	2b30      	cmp	r3, #48	; 0x30
 80121c8:	d0f8      	beq.n	80121bc <_dtoa_r+0x61c>
 80121ca:	46bb      	mov	fp, r7
 80121cc:	e04a      	b.n	8012264 <_dtoa_r+0x6c4>
 80121ce:	4b06      	ldr	r3, [pc, #24]	; (80121e8 <_dtoa_r+0x648>)
 80121d0:	f7ee fa12 	bl	80005f8 <__aeabi_dmul>
 80121d4:	4680      	mov	r8, r0
 80121d6:	4689      	mov	r9, r1
 80121d8:	e7bd      	b.n	8012156 <_dtoa_r+0x5b6>
 80121da:	bf00      	nop
 80121dc:	08015c80 	.word	0x08015c80
 80121e0:	08015c58 	.word	0x08015c58
 80121e4:	3ff00000 	.word	0x3ff00000
 80121e8:	40240000 	.word	0x40240000
 80121ec:	401c0000 	.word	0x401c0000
 80121f0:	40140000 	.word	0x40140000
 80121f4:	3fe00000 	.word	0x3fe00000
 80121f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80121fc:	9d00      	ldr	r5, [sp, #0]
 80121fe:	4642      	mov	r2, r8
 8012200:	464b      	mov	r3, r9
 8012202:	4630      	mov	r0, r6
 8012204:	4639      	mov	r1, r7
 8012206:	f7ee fb21 	bl	800084c <__aeabi_ddiv>
 801220a:	f7ee fca5 	bl	8000b58 <__aeabi_d2iz>
 801220e:	9001      	str	r0, [sp, #4]
 8012210:	f7ee f988 	bl	8000524 <__aeabi_i2d>
 8012214:	4642      	mov	r2, r8
 8012216:	464b      	mov	r3, r9
 8012218:	f7ee f9ee 	bl	80005f8 <__aeabi_dmul>
 801221c:	4602      	mov	r2, r0
 801221e:	460b      	mov	r3, r1
 8012220:	4630      	mov	r0, r6
 8012222:	4639      	mov	r1, r7
 8012224:	f7ee f830 	bl	8000288 <__aeabi_dsub>
 8012228:	9e01      	ldr	r6, [sp, #4]
 801222a:	9f04      	ldr	r7, [sp, #16]
 801222c:	3630      	adds	r6, #48	; 0x30
 801222e:	f805 6b01 	strb.w	r6, [r5], #1
 8012232:	9e00      	ldr	r6, [sp, #0]
 8012234:	1bae      	subs	r6, r5, r6
 8012236:	42b7      	cmp	r7, r6
 8012238:	4602      	mov	r2, r0
 801223a:	460b      	mov	r3, r1
 801223c:	d134      	bne.n	80122a8 <_dtoa_r+0x708>
 801223e:	f7ee f825 	bl	800028c <__adddf3>
 8012242:	4642      	mov	r2, r8
 8012244:	464b      	mov	r3, r9
 8012246:	4606      	mov	r6, r0
 8012248:	460f      	mov	r7, r1
 801224a:	f7ee fc65 	bl	8000b18 <__aeabi_dcmpgt>
 801224e:	b9c8      	cbnz	r0, 8012284 <_dtoa_r+0x6e4>
 8012250:	4642      	mov	r2, r8
 8012252:	464b      	mov	r3, r9
 8012254:	4630      	mov	r0, r6
 8012256:	4639      	mov	r1, r7
 8012258:	f7ee fc36 	bl	8000ac8 <__aeabi_dcmpeq>
 801225c:	b110      	cbz	r0, 8012264 <_dtoa_r+0x6c4>
 801225e:	9b01      	ldr	r3, [sp, #4]
 8012260:	07db      	lsls	r3, r3, #31
 8012262:	d40f      	bmi.n	8012284 <_dtoa_r+0x6e4>
 8012264:	4651      	mov	r1, sl
 8012266:	4620      	mov	r0, r4
 8012268:	f000 fe82 	bl	8012f70 <_Bfree>
 801226c:	2300      	movs	r3, #0
 801226e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012270:	702b      	strb	r3, [r5, #0]
 8012272:	f10b 0301 	add.w	r3, fp, #1
 8012276:	6013      	str	r3, [r2, #0]
 8012278:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801227a:	2b00      	cmp	r3, #0
 801227c:	f43f ace2 	beq.w	8011c44 <_dtoa_r+0xa4>
 8012280:	601d      	str	r5, [r3, #0]
 8012282:	e4df      	b.n	8011c44 <_dtoa_r+0xa4>
 8012284:	465f      	mov	r7, fp
 8012286:	462b      	mov	r3, r5
 8012288:	461d      	mov	r5, r3
 801228a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801228e:	2a39      	cmp	r2, #57	; 0x39
 8012290:	d106      	bne.n	80122a0 <_dtoa_r+0x700>
 8012292:	9a00      	ldr	r2, [sp, #0]
 8012294:	429a      	cmp	r2, r3
 8012296:	d1f7      	bne.n	8012288 <_dtoa_r+0x6e8>
 8012298:	9900      	ldr	r1, [sp, #0]
 801229a:	2230      	movs	r2, #48	; 0x30
 801229c:	3701      	adds	r7, #1
 801229e:	700a      	strb	r2, [r1, #0]
 80122a0:	781a      	ldrb	r2, [r3, #0]
 80122a2:	3201      	adds	r2, #1
 80122a4:	701a      	strb	r2, [r3, #0]
 80122a6:	e790      	b.n	80121ca <_dtoa_r+0x62a>
 80122a8:	4ba3      	ldr	r3, [pc, #652]	; (8012538 <_dtoa_r+0x998>)
 80122aa:	2200      	movs	r2, #0
 80122ac:	f7ee f9a4 	bl	80005f8 <__aeabi_dmul>
 80122b0:	2200      	movs	r2, #0
 80122b2:	2300      	movs	r3, #0
 80122b4:	4606      	mov	r6, r0
 80122b6:	460f      	mov	r7, r1
 80122b8:	f7ee fc06 	bl	8000ac8 <__aeabi_dcmpeq>
 80122bc:	2800      	cmp	r0, #0
 80122be:	d09e      	beq.n	80121fe <_dtoa_r+0x65e>
 80122c0:	e7d0      	b.n	8012264 <_dtoa_r+0x6c4>
 80122c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80122c4:	2a00      	cmp	r2, #0
 80122c6:	f000 80ca 	beq.w	801245e <_dtoa_r+0x8be>
 80122ca:	9a07      	ldr	r2, [sp, #28]
 80122cc:	2a01      	cmp	r2, #1
 80122ce:	f300 80ad 	bgt.w	801242c <_dtoa_r+0x88c>
 80122d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80122d4:	2a00      	cmp	r2, #0
 80122d6:	f000 80a5 	beq.w	8012424 <_dtoa_r+0x884>
 80122da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80122de:	9e08      	ldr	r6, [sp, #32]
 80122e0:	9d05      	ldr	r5, [sp, #20]
 80122e2:	9a05      	ldr	r2, [sp, #20]
 80122e4:	441a      	add	r2, r3
 80122e6:	9205      	str	r2, [sp, #20]
 80122e8:	9a06      	ldr	r2, [sp, #24]
 80122ea:	2101      	movs	r1, #1
 80122ec:	441a      	add	r2, r3
 80122ee:	4620      	mov	r0, r4
 80122f0:	9206      	str	r2, [sp, #24]
 80122f2:	f000 ff3d 	bl	8013170 <__i2b>
 80122f6:	4607      	mov	r7, r0
 80122f8:	b165      	cbz	r5, 8012314 <_dtoa_r+0x774>
 80122fa:	9b06      	ldr	r3, [sp, #24]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	dd09      	ble.n	8012314 <_dtoa_r+0x774>
 8012300:	42ab      	cmp	r3, r5
 8012302:	9a05      	ldr	r2, [sp, #20]
 8012304:	bfa8      	it	ge
 8012306:	462b      	movge	r3, r5
 8012308:	1ad2      	subs	r2, r2, r3
 801230a:	9205      	str	r2, [sp, #20]
 801230c:	9a06      	ldr	r2, [sp, #24]
 801230e:	1aed      	subs	r5, r5, r3
 8012310:	1ad3      	subs	r3, r2, r3
 8012312:	9306      	str	r3, [sp, #24]
 8012314:	9b08      	ldr	r3, [sp, #32]
 8012316:	b1f3      	cbz	r3, 8012356 <_dtoa_r+0x7b6>
 8012318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801231a:	2b00      	cmp	r3, #0
 801231c:	f000 80a3 	beq.w	8012466 <_dtoa_r+0x8c6>
 8012320:	2e00      	cmp	r6, #0
 8012322:	dd10      	ble.n	8012346 <_dtoa_r+0x7a6>
 8012324:	4639      	mov	r1, r7
 8012326:	4632      	mov	r2, r6
 8012328:	4620      	mov	r0, r4
 801232a:	f000 ffe1 	bl	80132f0 <__pow5mult>
 801232e:	4652      	mov	r2, sl
 8012330:	4601      	mov	r1, r0
 8012332:	4607      	mov	r7, r0
 8012334:	4620      	mov	r0, r4
 8012336:	f000 ff31 	bl	801319c <__multiply>
 801233a:	4651      	mov	r1, sl
 801233c:	4680      	mov	r8, r0
 801233e:	4620      	mov	r0, r4
 8012340:	f000 fe16 	bl	8012f70 <_Bfree>
 8012344:	46c2      	mov	sl, r8
 8012346:	9b08      	ldr	r3, [sp, #32]
 8012348:	1b9a      	subs	r2, r3, r6
 801234a:	d004      	beq.n	8012356 <_dtoa_r+0x7b6>
 801234c:	4651      	mov	r1, sl
 801234e:	4620      	mov	r0, r4
 8012350:	f000 ffce 	bl	80132f0 <__pow5mult>
 8012354:	4682      	mov	sl, r0
 8012356:	2101      	movs	r1, #1
 8012358:	4620      	mov	r0, r4
 801235a:	f000 ff09 	bl	8013170 <__i2b>
 801235e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012360:	2b00      	cmp	r3, #0
 8012362:	4606      	mov	r6, r0
 8012364:	f340 8081 	ble.w	801246a <_dtoa_r+0x8ca>
 8012368:	461a      	mov	r2, r3
 801236a:	4601      	mov	r1, r0
 801236c:	4620      	mov	r0, r4
 801236e:	f000 ffbf 	bl	80132f0 <__pow5mult>
 8012372:	9b07      	ldr	r3, [sp, #28]
 8012374:	2b01      	cmp	r3, #1
 8012376:	4606      	mov	r6, r0
 8012378:	dd7a      	ble.n	8012470 <_dtoa_r+0x8d0>
 801237a:	f04f 0800 	mov.w	r8, #0
 801237e:	6933      	ldr	r3, [r6, #16]
 8012380:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012384:	6918      	ldr	r0, [r3, #16]
 8012386:	f000 fea5 	bl	80130d4 <__hi0bits>
 801238a:	f1c0 0020 	rsb	r0, r0, #32
 801238e:	9b06      	ldr	r3, [sp, #24]
 8012390:	4418      	add	r0, r3
 8012392:	f010 001f 	ands.w	r0, r0, #31
 8012396:	f000 8094 	beq.w	80124c2 <_dtoa_r+0x922>
 801239a:	f1c0 0320 	rsb	r3, r0, #32
 801239e:	2b04      	cmp	r3, #4
 80123a0:	f340 8085 	ble.w	80124ae <_dtoa_r+0x90e>
 80123a4:	9b05      	ldr	r3, [sp, #20]
 80123a6:	f1c0 001c 	rsb	r0, r0, #28
 80123aa:	4403      	add	r3, r0
 80123ac:	9305      	str	r3, [sp, #20]
 80123ae:	9b06      	ldr	r3, [sp, #24]
 80123b0:	4403      	add	r3, r0
 80123b2:	4405      	add	r5, r0
 80123b4:	9306      	str	r3, [sp, #24]
 80123b6:	9b05      	ldr	r3, [sp, #20]
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	dd05      	ble.n	80123c8 <_dtoa_r+0x828>
 80123bc:	4651      	mov	r1, sl
 80123be:	461a      	mov	r2, r3
 80123c0:	4620      	mov	r0, r4
 80123c2:	f000 ffef 	bl	80133a4 <__lshift>
 80123c6:	4682      	mov	sl, r0
 80123c8:	9b06      	ldr	r3, [sp, #24]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	dd05      	ble.n	80123da <_dtoa_r+0x83a>
 80123ce:	4631      	mov	r1, r6
 80123d0:	461a      	mov	r2, r3
 80123d2:	4620      	mov	r0, r4
 80123d4:	f000 ffe6 	bl	80133a4 <__lshift>
 80123d8:	4606      	mov	r6, r0
 80123da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d072      	beq.n	80124c6 <_dtoa_r+0x926>
 80123e0:	4631      	mov	r1, r6
 80123e2:	4650      	mov	r0, sl
 80123e4:	f001 f84a 	bl	801347c <__mcmp>
 80123e8:	2800      	cmp	r0, #0
 80123ea:	da6c      	bge.n	80124c6 <_dtoa_r+0x926>
 80123ec:	2300      	movs	r3, #0
 80123ee:	4651      	mov	r1, sl
 80123f0:	220a      	movs	r2, #10
 80123f2:	4620      	mov	r0, r4
 80123f4:	f000 fdde 	bl	8012fb4 <__multadd>
 80123f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80123fe:	4682      	mov	sl, r0
 8012400:	2b00      	cmp	r3, #0
 8012402:	f000 81b0 	beq.w	8012766 <_dtoa_r+0xbc6>
 8012406:	2300      	movs	r3, #0
 8012408:	4639      	mov	r1, r7
 801240a:	220a      	movs	r2, #10
 801240c:	4620      	mov	r0, r4
 801240e:	f000 fdd1 	bl	8012fb4 <__multadd>
 8012412:	9b01      	ldr	r3, [sp, #4]
 8012414:	2b00      	cmp	r3, #0
 8012416:	4607      	mov	r7, r0
 8012418:	f300 8096 	bgt.w	8012548 <_dtoa_r+0x9a8>
 801241c:	9b07      	ldr	r3, [sp, #28]
 801241e:	2b02      	cmp	r3, #2
 8012420:	dc59      	bgt.n	80124d6 <_dtoa_r+0x936>
 8012422:	e091      	b.n	8012548 <_dtoa_r+0x9a8>
 8012424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012426:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801242a:	e758      	b.n	80122de <_dtoa_r+0x73e>
 801242c:	9b04      	ldr	r3, [sp, #16]
 801242e:	1e5e      	subs	r6, r3, #1
 8012430:	9b08      	ldr	r3, [sp, #32]
 8012432:	42b3      	cmp	r3, r6
 8012434:	bfbf      	itttt	lt
 8012436:	9b08      	ldrlt	r3, [sp, #32]
 8012438:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 801243a:	9608      	strlt	r6, [sp, #32]
 801243c:	1af3      	sublt	r3, r6, r3
 801243e:	bfb4      	ite	lt
 8012440:	18d2      	addlt	r2, r2, r3
 8012442:	1b9e      	subge	r6, r3, r6
 8012444:	9b04      	ldr	r3, [sp, #16]
 8012446:	bfbc      	itt	lt
 8012448:	920b      	strlt	r2, [sp, #44]	; 0x2c
 801244a:	2600      	movlt	r6, #0
 801244c:	2b00      	cmp	r3, #0
 801244e:	bfb7      	itett	lt
 8012450:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012454:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012458:	1a9d      	sublt	r5, r3, r2
 801245a:	2300      	movlt	r3, #0
 801245c:	e741      	b.n	80122e2 <_dtoa_r+0x742>
 801245e:	9e08      	ldr	r6, [sp, #32]
 8012460:	9d05      	ldr	r5, [sp, #20]
 8012462:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012464:	e748      	b.n	80122f8 <_dtoa_r+0x758>
 8012466:	9a08      	ldr	r2, [sp, #32]
 8012468:	e770      	b.n	801234c <_dtoa_r+0x7ac>
 801246a:	9b07      	ldr	r3, [sp, #28]
 801246c:	2b01      	cmp	r3, #1
 801246e:	dc19      	bgt.n	80124a4 <_dtoa_r+0x904>
 8012470:	9b02      	ldr	r3, [sp, #8]
 8012472:	b9bb      	cbnz	r3, 80124a4 <_dtoa_r+0x904>
 8012474:	9b03      	ldr	r3, [sp, #12]
 8012476:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801247a:	b99b      	cbnz	r3, 80124a4 <_dtoa_r+0x904>
 801247c:	9b03      	ldr	r3, [sp, #12]
 801247e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012482:	0d1b      	lsrs	r3, r3, #20
 8012484:	051b      	lsls	r3, r3, #20
 8012486:	b183      	cbz	r3, 80124aa <_dtoa_r+0x90a>
 8012488:	9b05      	ldr	r3, [sp, #20]
 801248a:	3301      	adds	r3, #1
 801248c:	9305      	str	r3, [sp, #20]
 801248e:	9b06      	ldr	r3, [sp, #24]
 8012490:	3301      	adds	r3, #1
 8012492:	9306      	str	r3, [sp, #24]
 8012494:	f04f 0801 	mov.w	r8, #1
 8012498:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801249a:	2b00      	cmp	r3, #0
 801249c:	f47f af6f 	bne.w	801237e <_dtoa_r+0x7de>
 80124a0:	2001      	movs	r0, #1
 80124a2:	e774      	b.n	801238e <_dtoa_r+0x7ee>
 80124a4:	f04f 0800 	mov.w	r8, #0
 80124a8:	e7f6      	b.n	8012498 <_dtoa_r+0x8f8>
 80124aa:	4698      	mov	r8, r3
 80124ac:	e7f4      	b.n	8012498 <_dtoa_r+0x8f8>
 80124ae:	d082      	beq.n	80123b6 <_dtoa_r+0x816>
 80124b0:	9a05      	ldr	r2, [sp, #20]
 80124b2:	331c      	adds	r3, #28
 80124b4:	441a      	add	r2, r3
 80124b6:	9205      	str	r2, [sp, #20]
 80124b8:	9a06      	ldr	r2, [sp, #24]
 80124ba:	441a      	add	r2, r3
 80124bc:	441d      	add	r5, r3
 80124be:	9206      	str	r2, [sp, #24]
 80124c0:	e779      	b.n	80123b6 <_dtoa_r+0x816>
 80124c2:	4603      	mov	r3, r0
 80124c4:	e7f4      	b.n	80124b0 <_dtoa_r+0x910>
 80124c6:	9b04      	ldr	r3, [sp, #16]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	dc37      	bgt.n	801253c <_dtoa_r+0x99c>
 80124cc:	9b07      	ldr	r3, [sp, #28]
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	dd34      	ble.n	801253c <_dtoa_r+0x99c>
 80124d2:	9b04      	ldr	r3, [sp, #16]
 80124d4:	9301      	str	r3, [sp, #4]
 80124d6:	9b01      	ldr	r3, [sp, #4]
 80124d8:	b963      	cbnz	r3, 80124f4 <_dtoa_r+0x954>
 80124da:	4631      	mov	r1, r6
 80124dc:	2205      	movs	r2, #5
 80124de:	4620      	mov	r0, r4
 80124e0:	f000 fd68 	bl	8012fb4 <__multadd>
 80124e4:	4601      	mov	r1, r0
 80124e6:	4606      	mov	r6, r0
 80124e8:	4650      	mov	r0, sl
 80124ea:	f000 ffc7 	bl	801347c <__mcmp>
 80124ee:	2800      	cmp	r0, #0
 80124f0:	f73f adbb 	bgt.w	801206a <_dtoa_r+0x4ca>
 80124f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124f6:	9d00      	ldr	r5, [sp, #0]
 80124f8:	ea6f 0b03 	mvn.w	fp, r3
 80124fc:	f04f 0800 	mov.w	r8, #0
 8012500:	4631      	mov	r1, r6
 8012502:	4620      	mov	r0, r4
 8012504:	f000 fd34 	bl	8012f70 <_Bfree>
 8012508:	2f00      	cmp	r7, #0
 801250a:	f43f aeab 	beq.w	8012264 <_dtoa_r+0x6c4>
 801250e:	f1b8 0f00 	cmp.w	r8, #0
 8012512:	d005      	beq.n	8012520 <_dtoa_r+0x980>
 8012514:	45b8      	cmp	r8, r7
 8012516:	d003      	beq.n	8012520 <_dtoa_r+0x980>
 8012518:	4641      	mov	r1, r8
 801251a:	4620      	mov	r0, r4
 801251c:	f000 fd28 	bl	8012f70 <_Bfree>
 8012520:	4639      	mov	r1, r7
 8012522:	4620      	mov	r0, r4
 8012524:	f000 fd24 	bl	8012f70 <_Bfree>
 8012528:	e69c      	b.n	8012264 <_dtoa_r+0x6c4>
 801252a:	2600      	movs	r6, #0
 801252c:	4637      	mov	r7, r6
 801252e:	e7e1      	b.n	80124f4 <_dtoa_r+0x954>
 8012530:	46bb      	mov	fp, r7
 8012532:	4637      	mov	r7, r6
 8012534:	e599      	b.n	801206a <_dtoa_r+0x4ca>
 8012536:	bf00      	nop
 8012538:	40240000 	.word	0x40240000
 801253c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801253e:	2b00      	cmp	r3, #0
 8012540:	f000 80c8 	beq.w	80126d4 <_dtoa_r+0xb34>
 8012544:	9b04      	ldr	r3, [sp, #16]
 8012546:	9301      	str	r3, [sp, #4]
 8012548:	2d00      	cmp	r5, #0
 801254a:	dd05      	ble.n	8012558 <_dtoa_r+0x9b8>
 801254c:	4639      	mov	r1, r7
 801254e:	462a      	mov	r2, r5
 8012550:	4620      	mov	r0, r4
 8012552:	f000 ff27 	bl	80133a4 <__lshift>
 8012556:	4607      	mov	r7, r0
 8012558:	f1b8 0f00 	cmp.w	r8, #0
 801255c:	d05b      	beq.n	8012616 <_dtoa_r+0xa76>
 801255e:	6879      	ldr	r1, [r7, #4]
 8012560:	4620      	mov	r0, r4
 8012562:	f000 fcc5 	bl	8012ef0 <_Balloc>
 8012566:	4605      	mov	r5, r0
 8012568:	b928      	cbnz	r0, 8012576 <_dtoa_r+0x9d6>
 801256a:	4b83      	ldr	r3, [pc, #524]	; (8012778 <_dtoa_r+0xbd8>)
 801256c:	4602      	mov	r2, r0
 801256e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012572:	f7ff bb2e 	b.w	8011bd2 <_dtoa_r+0x32>
 8012576:	693a      	ldr	r2, [r7, #16]
 8012578:	3202      	adds	r2, #2
 801257a:	0092      	lsls	r2, r2, #2
 801257c:	f107 010c 	add.w	r1, r7, #12
 8012580:	300c      	adds	r0, #12
 8012582:	f7ff fa48 	bl	8011a16 <memcpy>
 8012586:	2201      	movs	r2, #1
 8012588:	4629      	mov	r1, r5
 801258a:	4620      	mov	r0, r4
 801258c:	f000 ff0a 	bl	80133a4 <__lshift>
 8012590:	9b00      	ldr	r3, [sp, #0]
 8012592:	3301      	adds	r3, #1
 8012594:	9304      	str	r3, [sp, #16]
 8012596:	e9dd 2300 	ldrd	r2, r3, [sp]
 801259a:	4413      	add	r3, r2
 801259c:	9308      	str	r3, [sp, #32]
 801259e:	9b02      	ldr	r3, [sp, #8]
 80125a0:	f003 0301 	and.w	r3, r3, #1
 80125a4:	46b8      	mov	r8, r7
 80125a6:	9306      	str	r3, [sp, #24]
 80125a8:	4607      	mov	r7, r0
 80125aa:	9b04      	ldr	r3, [sp, #16]
 80125ac:	4631      	mov	r1, r6
 80125ae:	3b01      	subs	r3, #1
 80125b0:	4650      	mov	r0, sl
 80125b2:	9301      	str	r3, [sp, #4]
 80125b4:	f7ff fa6c 	bl	8011a90 <quorem>
 80125b8:	4641      	mov	r1, r8
 80125ba:	9002      	str	r0, [sp, #8]
 80125bc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80125c0:	4650      	mov	r0, sl
 80125c2:	f000 ff5b 	bl	801347c <__mcmp>
 80125c6:	463a      	mov	r2, r7
 80125c8:	9005      	str	r0, [sp, #20]
 80125ca:	4631      	mov	r1, r6
 80125cc:	4620      	mov	r0, r4
 80125ce:	f000 ff71 	bl	80134b4 <__mdiff>
 80125d2:	68c2      	ldr	r2, [r0, #12]
 80125d4:	4605      	mov	r5, r0
 80125d6:	bb02      	cbnz	r2, 801261a <_dtoa_r+0xa7a>
 80125d8:	4601      	mov	r1, r0
 80125da:	4650      	mov	r0, sl
 80125dc:	f000 ff4e 	bl	801347c <__mcmp>
 80125e0:	4602      	mov	r2, r0
 80125e2:	4629      	mov	r1, r5
 80125e4:	4620      	mov	r0, r4
 80125e6:	9209      	str	r2, [sp, #36]	; 0x24
 80125e8:	f000 fcc2 	bl	8012f70 <_Bfree>
 80125ec:	9b07      	ldr	r3, [sp, #28]
 80125ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80125f0:	9d04      	ldr	r5, [sp, #16]
 80125f2:	ea43 0102 	orr.w	r1, r3, r2
 80125f6:	9b06      	ldr	r3, [sp, #24]
 80125f8:	4319      	orrs	r1, r3
 80125fa:	d110      	bne.n	801261e <_dtoa_r+0xa7e>
 80125fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012600:	d029      	beq.n	8012656 <_dtoa_r+0xab6>
 8012602:	9b05      	ldr	r3, [sp, #20]
 8012604:	2b00      	cmp	r3, #0
 8012606:	dd02      	ble.n	801260e <_dtoa_r+0xa6e>
 8012608:	9b02      	ldr	r3, [sp, #8]
 801260a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801260e:	9b01      	ldr	r3, [sp, #4]
 8012610:	f883 9000 	strb.w	r9, [r3]
 8012614:	e774      	b.n	8012500 <_dtoa_r+0x960>
 8012616:	4638      	mov	r0, r7
 8012618:	e7ba      	b.n	8012590 <_dtoa_r+0x9f0>
 801261a:	2201      	movs	r2, #1
 801261c:	e7e1      	b.n	80125e2 <_dtoa_r+0xa42>
 801261e:	9b05      	ldr	r3, [sp, #20]
 8012620:	2b00      	cmp	r3, #0
 8012622:	db04      	blt.n	801262e <_dtoa_r+0xa8e>
 8012624:	9907      	ldr	r1, [sp, #28]
 8012626:	430b      	orrs	r3, r1
 8012628:	9906      	ldr	r1, [sp, #24]
 801262a:	430b      	orrs	r3, r1
 801262c:	d120      	bne.n	8012670 <_dtoa_r+0xad0>
 801262e:	2a00      	cmp	r2, #0
 8012630:	dded      	ble.n	801260e <_dtoa_r+0xa6e>
 8012632:	4651      	mov	r1, sl
 8012634:	2201      	movs	r2, #1
 8012636:	4620      	mov	r0, r4
 8012638:	f000 feb4 	bl	80133a4 <__lshift>
 801263c:	4631      	mov	r1, r6
 801263e:	4682      	mov	sl, r0
 8012640:	f000 ff1c 	bl	801347c <__mcmp>
 8012644:	2800      	cmp	r0, #0
 8012646:	dc03      	bgt.n	8012650 <_dtoa_r+0xab0>
 8012648:	d1e1      	bne.n	801260e <_dtoa_r+0xa6e>
 801264a:	f019 0f01 	tst.w	r9, #1
 801264e:	d0de      	beq.n	801260e <_dtoa_r+0xa6e>
 8012650:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012654:	d1d8      	bne.n	8012608 <_dtoa_r+0xa68>
 8012656:	9a01      	ldr	r2, [sp, #4]
 8012658:	2339      	movs	r3, #57	; 0x39
 801265a:	7013      	strb	r3, [r2, #0]
 801265c:	462b      	mov	r3, r5
 801265e:	461d      	mov	r5, r3
 8012660:	3b01      	subs	r3, #1
 8012662:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012666:	2a39      	cmp	r2, #57	; 0x39
 8012668:	d06c      	beq.n	8012744 <_dtoa_r+0xba4>
 801266a:	3201      	adds	r2, #1
 801266c:	701a      	strb	r2, [r3, #0]
 801266e:	e747      	b.n	8012500 <_dtoa_r+0x960>
 8012670:	2a00      	cmp	r2, #0
 8012672:	dd07      	ble.n	8012684 <_dtoa_r+0xae4>
 8012674:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012678:	d0ed      	beq.n	8012656 <_dtoa_r+0xab6>
 801267a:	9a01      	ldr	r2, [sp, #4]
 801267c:	f109 0301 	add.w	r3, r9, #1
 8012680:	7013      	strb	r3, [r2, #0]
 8012682:	e73d      	b.n	8012500 <_dtoa_r+0x960>
 8012684:	9b04      	ldr	r3, [sp, #16]
 8012686:	9a08      	ldr	r2, [sp, #32]
 8012688:	f803 9c01 	strb.w	r9, [r3, #-1]
 801268c:	4293      	cmp	r3, r2
 801268e:	d043      	beq.n	8012718 <_dtoa_r+0xb78>
 8012690:	4651      	mov	r1, sl
 8012692:	2300      	movs	r3, #0
 8012694:	220a      	movs	r2, #10
 8012696:	4620      	mov	r0, r4
 8012698:	f000 fc8c 	bl	8012fb4 <__multadd>
 801269c:	45b8      	cmp	r8, r7
 801269e:	4682      	mov	sl, r0
 80126a0:	f04f 0300 	mov.w	r3, #0
 80126a4:	f04f 020a 	mov.w	r2, #10
 80126a8:	4641      	mov	r1, r8
 80126aa:	4620      	mov	r0, r4
 80126ac:	d107      	bne.n	80126be <_dtoa_r+0xb1e>
 80126ae:	f000 fc81 	bl	8012fb4 <__multadd>
 80126b2:	4680      	mov	r8, r0
 80126b4:	4607      	mov	r7, r0
 80126b6:	9b04      	ldr	r3, [sp, #16]
 80126b8:	3301      	adds	r3, #1
 80126ba:	9304      	str	r3, [sp, #16]
 80126bc:	e775      	b.n	80125aa <_dtoa_r+0xa0a>
 80126be:	f000 fc79 	bl	8012fb4 <__multadd>
 80126c2:	4639      	mov	r1, r7
 80126c4:	4680      	mov	r8, r0
 80126c6:	2300      	movs	r3, #0
 80126c8:	220a      	movs	r2, #10
 80126ca:	4620      	mov	r0, r4
 80126cc:	f000 fc72 	bl	8012fb4 <__multadd>
 80126d0:	4607      	mov	r7, r0
 80126d2:	e7f0      	b.n	80126b6 <_dtoa_r+0xb16>
 80126d4:	9b04      	ldr	r3, [sp, #16]
 80126d6:	9301      	str	r3, [sp, #4]
 80126d8:	9d00      	ldr	r5, [sp, #0]
 80126da:	4631      	mov	r1, r6
 80126dc:	4650      	mov	r0, sl
 80126de:	f7ff f9d7 	bl	8011a90 <quorem>
 80126e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80126e6:	9b00      	ldr	r3, [sp, #0]
 80126e8:	f805 9b01 	strb.w	r9, [r5], #1
 80126ec:	1aea      	subs	r2, r5, r3
 80126ee:	9b01      	ldr	r3, [sp, #4]
 80126f0:	4293      	cmp	r3, r2
 80126f2:	dd07      	ble.n	8012704 <_dtoa_r+0xb64>
 80126f4:	4651      	mov	r1, sl
 80126f6:	2300      	movs	r3, #0
 80126f8:	220a      	movs	r2, #10
 80126fa:	4620      	mov	r0, r4
 80126fc:	f000 fc5a 	bl	8012fb4 <__multadd>
 8012700:	4682      	mov	sl, r0
 8012702:	e7ea      	b.n	80126da <_dtoa_r+0xb3a>
 8012704:	9b01      	ldr	r3, [sp, #4]
 8012706:	2b00      	cmp	r3, #0
 8012708:	bfc8      	it	gt
 801270a:	461d      	movgt	r5, r3
 801270c:	9b00      	ldr	r3, [sp, #0]
 801270e:	bfd8      	it	le
 8012710:	2501      	movle	r5, #1
 8012712:	441d      	add	r5, r3
 8012714:	f04f 0800 	mov.w	r8, #0
 8012718:	4651      	mov	r1, sl
 801271a:	2201      	movs	r2, #1
 801271c:	4620      	mov	r0, r4
 801271e:	f000 fe41 	bl	80133a4 <__lshift>
 8012722:	4631      	mov	r1, r6
 8012724:	4682      	mov	sl, r0
 8012726:	f000 fea9 	bl	801347c <__mcmp>
 801272a:	2800      	cmp	r0, #0
 801272c:	dc96      	bgt.n	801265c <_dtoa_r+0xabc>
 801272e:	d102      	bne.n	8012736 <_dtoa_r+0xb96>
 8012730:	f019 0f01 	tst.w	r9, #1
 8012734:	d192      	bne.n	801265c <_dtoa_r+0xabc>
 8012736:	462b      	mov	r3, r5
 8012738:	461d      	mov	r5, r3
 801273a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801273e:	2a30      	cmp	r2, #48	; 0x30
 8012740:	d0fa      	beq.n	8012738 <_dtoa_r+0xb98>
 8012742:	e6dd      	b.n	8012500 <_dtoa_r+0x960>
 8012744:	9a00      	ldr	r2, [sp, #0]
 8012746:	429a      	cmp	r2, r3
 8012748:	d189      	bne.n	801265e <_dtoa_r+0xabe>
 801274a:	f10b 0b01 	add.w	fp, fp, #1
 801274e:	2331      	movs	r3, #49	; 0x31
 8012750:	e796      	b.n	8012680 <_dtoa_r+0xae0>
 8012752:	4b0a      	ldr	r3, [pc, #40]	; (801277c <_dtoa_r+0xbdc>)
 8012754:	f7ff ba99 	b.w	8011c8a <_dtoa_r+0xea>
 8012758:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801275a:	2b00      	cmp	r3, #0
 801275c:	f47f aa6d 	bne.w	8011c3a <_dtoa_r+0x9a>
 8012760:	4b07      	ldr	r3, [pc, #28]	; (8012780 <_dtoa_r+0xbe0>)
 8012762:	f7ff ba92 	b.w	8011c8a <_dtoa_r+0xea>
 8012766:	9b01      	ldr	r3, [sp, #4]
 8012768:	2b00      	cmp	r3, #0
 801276a:	dcb5      	bgt.n	80126d8 <_dtoa_r+0xb38>
 801276c:	9b07      	ldr	r3, [sp, #28]
 801276e:	2b02      	cmp	r3, #2
 8012770:	f73f aeb1 	bgt.w	80124d6 <_dtoa_r+0x936>
 8012774:	e7b0      	b.n	80126d8 <_dtoa_r+0xb38>
 8012776:	bf00      	nop
 8012778:	08015b87 	.word	0x08015b87
 801277c:	08015a49 	.word	0x08015a49
 8012780:	08015b22 	.word	0x08015b22

08012784 <_free_r>:
 8012784:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012786:	2900      	cmp	r1, #0
 8012788:	d044      	beq.n	8012814 <_free_r+0x90>
 801278a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801278e:	9001      	str	r0, [sp, #4]
 8012790:	2b00      	cmp	r3, #0
 8012792:	f1a1 0404 	sub.w	r4, r1, #4
 8012796:	bfb8      	it	lt
 8012798:	18e4      	addlt	r4, r4, r3
 801279a:	f7fd fa87 	bl	800fcac <__malloc_lock>
 801279e:	4a1e      	ldr	r2, [pc, #120]	; (8012818 <_free_r+0x94>)
 80127a0:	9801      	ldr	r0, [sp, #4]
 80127a2:	6813      	ldr	r3, [r2, #0]
 80127a4:	b933      	cbnz	r3, 80127b4 <_free_r+0x30>
 80127a6:	6063      	str	r3, [r4, #4]
 80127a8:	6014      	str	r4, [r2, #0]
 80127aa:	b003      	add	sp, #12
 80127ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80127b0:	f7fd ba82 	b.w	800fcb8 <__malloc_unlock>
 80127b4:	42a3      	cmp	r3, r4
 80127b6:	d908      	bls.n	80127ca <_free_r+0x46>
 80127b8:	6825      	ldr	r5, [r4, #0]
 80127ba:	1961      	adds	r1, r4, r5
 80127bc:	428b      	cmp	r3, r1
 80127be:	bf01      	itttt	eq
 80127c0:	6819      	ldreq	r1, [r3, #0]
 80127c2:	685b      	ldreq	r3, [r3, #4]
 80127c4:	1949      	addeq	r1, r1, r5
 80127c6:	6021      	streq	r1, [r4, #0]
 80127c8:	e7ed      	b.n	80127a6 <_free_r+0x22>
 80127ca:	461a      	mov	r2, r3
 80127cc:	685b      	ldr	r3, [r3, #4]
 80127ce:	b10b      	cbz	r3, 80127d4 <_free_r+0x50>
 80127d0:	42a3      	cmp	r3, r4
 80127d2:	d9fa      	bls.n	80127ca <_free_r+0x46>
 80127d4:	6811      	ldr	r1, [r2, #0]
 80127d6:	1855      	adds	r5, r2, r1
 80127d8:	42a5      	cmp	r5, r4
 80127da:	d10b      	bne.n	80127f4 <_free_r+0x70>
 80127dc:	6824      	ldr	r4, [r4, #0]
 80127de:	4421      	add	r1, r4
 80127e0:	1854      	adds	r4, r2, r1
 80127e2:	42a3      	cmp	r3, r4
 80127e4:	6011      	str	r1, [r2, #0]
 80127e6:	d1e0      	bne.n	80127aa <_free_r+0x26>
 80127e8:	681c      	ldr	r4, [r3, #0]
 80127ea:	685b      	ldr	r3, [r3, #4]
 80127ec:	6053      	str	r3, [r2, #4]
 80127ee:	440c      	add	r4, r1
 80127f0:	6014      	str	r4, [r2, #0]
 80127f2:	e7da      	b.n	80127aa <_free_r+0x26>
 80127f4:	d902      	bls.n	80127fc <_free_r+0x78>
 80127f6:	230c      	movs	r3, #12
 80127f8:	6003      	str	r3, [r0, #0]
 80127fa:	e7d6      	b.n	80127aa <_free_r+0x26>
 80127fc:	6825      	ldr	r5, [r4, #0]
 80127fe:	1961      	adds	r1, r4, r5
 8012800:	428b      	cmp	r3, r1
 8012802:	bf04      	itt	eq
 8012804:	6819      	ldreq	r1, [r3, #0]
 8012806:	685b      	ldreq	r3, [r3, #4]
 8012808:	6063      	str	r3, [r4, #4]
 801280a:	bf04      	itt	eq
 801280c:	1949      	addeq	r1, r1, r5
 801280e:	6021      	streq	r1, [r4, #0]
 8012810:	6054      	str	r4, [r2, #4]
 8012812:	e7ca      	b.n	80127aa <_free_r+0x26>
 8012814:	b003      	add	sp, #12
 8012816:	bd30      	pop	{r4, r5, pc}
 8012818:	200035f0 	.word	0x200035f0

0801281c <rshift>:
 801281c:	6903      	ldr	r3, [r0, #16]
 801281e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012822:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012826:	ea4f 1261 	mov.w	r2, r1, asr #5
 801282a:	f100 0414 	add.w	r4, r0, #20
 801282e:	dd45      	ble.n	80128bc <rshift+0xa0>
 8012830:	f011 011f 	ands.w	r1, r1, #31
 8012834:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012838:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801283c:	d10c      	bne.n	8012858 <rshift+0x3c>
 801283e:	f100 0710 	add.w	r7, r0, #16
 8012842:	4629      	mov	r1, r5
 8012844:	42b1      	cmp	r1, r6
 8012846:	d334      	bcc.n	80128b2 <rshift+0x96>
 8012848:	1a9b      	subs	r3, r3, r2
 801284a:	009b      	lsls	r3, r3, #2
 801284c:	1eea      	subs	r2, r5, #3
 801284e:	4296      	cmp	r6, r2
 8012850:	bf38      	it	cc
 8012852:	2300      	movcc	r3, #0
 8012854:	4423      	add	r3, r4
 8012856:	e015      	b.n	8012884 <rshift+0x68>
 8012858:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801285c:	f1c1 0820 	rsb	r8, r1, #32
 8012860:	40cf      	lsrs	r7, r1
 8012862:	f105 0e04 	add.w	lr, r5, #4
 8012866:	46a1      	mov	r9, r4
 8012868:	4576      	cmp	r6, lr
 801286a:	46f4      	mov	ip, lr
 801286c:	d815      	bhi.n	801289a <rshift+0x7e>
 801286e:	1a9a      	subs	r2, r3, r2
 8012870:	0092      	lsls	r2, r2, #2
 8012872:	3a04      	subs	r2, #4
 8012874:	3501      	adds	r5, #1
 8012876:	42ae      	cmp	r6, r5
 8012878:	bf38      	it	cc
 801287a:	2200      	movcc	r2, #0
 801287c:	18a3      	adds	r3, r4, r2
 801287e:	50a7      	str	r7, [r4, r2]
 8012880:	b107      	cbz	r7, 8012884 <rshift+0x68>
 8012882:	3304      	adds	r3, #4
 8012884:	1b1a      	subs	r2, r3, r4
 8012886:	42a3      	cmp	r3, r4
 8012888:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801288c:	bf08      	it	eq
 801288e:	2300      	moveq	r3, #0
 8012890:	6102      	str	r2, [r0, #16]
 8012892:	bf08      	it	eq
 8012894:	6143      	streq	r3, [r0, #20]
 8012896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801289a:	f8dc c000 	ldr.w	ip, [ip]
 801289e:	fa0c fc08 	lsl.w	ip, ip, r8
 80128a2:	ea4c 0707 	orr.w	r7, ip, r7
 80128a6:	f849 7b04 	str.w	r7, [r9], #4
 80128aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80128ae:	40cf      	lsrs	r7, r1
 80128b0:	e7da      	b.n	8012868 <rshift+0x4c>
 80128b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80128b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80128ba:	e7c3      	b.n	8012844 <rshift+0x28>
 80128bc:	4623      	mov	r3, r4
 80128be:	e7e1      	b.n	8012884 <rshift+0x68>

080128c0 <__hexdig_fun>:
 80128c0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80128c4:	2b09      	cmp	r3, #9
 80128c6:	d802      	bhi.n	80128ce <__hexdig_fun+0xe>
 80128c8:	3820      	subs	r0, #32
 80128ca:	b2c0      	uxtb	r0, r0
 80128cc:	4770      	bx	lr
 80128ce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80128d2:	2b05      	cmp	r3, #5
 80128d4:	d801      	bhi.n	80128da <__hexdig_fun+0x1a>
 80128d6:	3847      	subs	r0, #71	; 0x47
 80128d8:	e7f7      	b.n	80128ca <__hexdig_fun+0xa>
 80128da:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80128de:	2b05      	cmp	r3, #5
 80128e0:	d801      	bhi.n	80128e6 <__hexdig_fun+0x26>
 80128e2:	3827      	subs	r0, #39	; 0x27
 80128e4:	e7f1      	b.n	80128ca <__hexdig_fun+0xa>
 80128e6:	2000      	movs	r0, #0
 80128e8:	4770      	bx	lr
	...

080128ec <__gethex>:
 80128ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128f0:	4617      	mov	r7, r2
 80128f2:	680a      	ldr	r2, [r1, #0]
 80128f4:	b085      	sub	sp, #20
 80128f6:	f102 0b02 	add.w	fp, r2, #2
 80128fa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80128fe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012902:	4681      	mov	r9, r0
 8012904:	468a      	mov	sl, r1
 8012906:	9302      	str	r3, [sp, #8]
 8012908:	32fe      	adds	r2, #254	; 0xfe
 801290a:	eb02 030b 	add.w	r3, r2, fp
 801290e:	46d8      	mov	r8, fp
 8012910:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8012914:	9301      	str	r3, [sp, #4]
 8012916:	2830      	cmp	r0, #48	; 0x30
 8012918:	d0f7      	beq.n	801290a <__gethex+0x1e>
 801291a:	f7ff ffd1 	bl	80128c0 <__hexdig_fun>
 801291e:	4604      	mov	r4, r0
 8012920:	2800      	cmp	r0, #0
 8012922:	d138      	bne.n	8012996 <__gethex+0xaa>
 8012924:	49a7      	ldr	r1, [pc, #668]	; (8012bc4 <__gethex+0x2d8>)
 8012926:	2201      	movs	r2, #1
 8012928:	4640      	mov	r0, r8
 801292a:	f7fe ff61 	bl	80117f0 <strncmp>
 801292e:	4606      	mov	r6, r0
 8012930:	2800      	cmp	r0, #0
 8012932:	d169      	bne.n	8012a08 <__gethex+0x11c>
 8012934:	f898 0001 	ldrb.w	r0, [r8, #1]
 8012938:	465d      	mov	r5, fp
 801293a:	f7ff ffc1 	bl	80128c0 <__hexdig_fun>
 801293e:	2800      	cmp	r0, #0
 8012940:	d064      	beq.n	8012a0c <__gethex+0x120>
 8012942:	465a      	mov	r2, fp
 8012944:	7810      	ldrb	r0, [r2, #0]
 8012946:	2830      	cmp	r0, #48	; 0x30
 8012948:	4690      	mov	r8, r2
 801294a:	f102 0201 	add.w	r2, r2, #1
 801294e:	d0f9      	beq.n	8012944 <__gethex+0x58>
 8012950:	f7ff ffb6 	bl	80128c0 <__hexdig_fun>
 8012954:	2301      	movs	r3, #1
 8012956:	fab0 f480 	clz	r4, r0
 801295a:	0964      	lsrs	r4, r4, #5
 801295c:	465e      	mov	r6, fp
 801295e:	9301      	str	r3, [sp, #4]
 8012960:	4642      	mov	r2, r8
 8012962:	4615      	mov	r5, r2
 8012964:	3201      	adds	r2, #1
 8012966:	7828      	ldrb	r0, [r5, #0]
 8012968:	f7ff ffaa 	bl	80128c0 <__hexdig_fun>
 801296c:	2800      	cmp	r0, #0
 801296e:	d1f8      	bne.n	8012962 <__gethex+0x76>
 8012970:	4994      	ldr	r1, [pc, #592]	; (8012bc4 <__gethex+0x2d8>)
 8012972:	2201      	movs	r2, #1
 8012974:	4628      	mov	r0, r5
 8012976:	f7fe ff3b 	bl	80117f0 <strncmp>
 801297a:	b978      	cbnz	r0, 801299c <__gethex+0xb0>
 801297c:	b946      	cbnz	r6, 8012990 <__gethex+0xa4>
 801297e:	1c6e      	adds	r6, r5, #1
 8012980:	4632      	mov	r2, r6
 8012982:	4615      	mov	r5, r2
 8012984:	3201      	adds	r2, #1
 8012986:	7828      	ldrb	r0, [r5, #0]
 8012988:	f7ff ff9a 	bl	80128c0 <__hexdig_fun>
 801298c:	2800      	cmp	r0, #0
 801298e:	d1f8      	bne.n	8012982 <__gethex+0x96>
 8012990:	1b73      	subs	r3, r6, r5
 8012992:	009e      	lsls	r6, r3, #2
 8012994:	e004      	b.n	80129a0 <__gethex+0xb4>
 8012996:	2400      	movs	r4, #0
 8012998:	4626      	mov	r6, r4
 801299a:	e7e1      	b.n	8012960 <__gethex+0x74>
 801299c:	2e00      	cmp	r6, #0
 801299e:	d1f7      	bne.n	8012990 <__gethex+0xa4>
 80129a0:	782b      	ldrb	r3, [r5, #0]
 80129a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80129a6:	2b50      	cmp	r3, #80	; 0x50
 80129a8:	d13d      	bne.n	8012a26 <__gethex+0x13a>
 80129aa:	786b      	ldrb	r3, [r5, #1]
 80129ac:	2b2b      	cmp	r3, #43	; 0x2b
 80129ae:	d02f      	beq.n	8012a10 <__gethex+0x124>
 80129b0:	2b2d      	cmp	r3, #45	; 0x2d
 80129b2:	d031      	beq.n	8012a18 <__gethex+0x12c>
 80129b4:	1c69      	adds	r1, r5, #1
 80129b6:	f04f 0b00 	mov.w	fp, #0
 80129ba:	7808      	ldrb	r0, [r1, #0]
 80129bc:	f7ff ff80 	bl	80128c0 <__hexdig_fun>
 80129c0:	1e42      	subs	r2, r0, #1
 80129c2:	b2d2      	uxtb	r2, r2
 80129c4:	2a18      	cmp	r2, #24
 80129c6:	d82e      	bhi.n	8012a26 <__gethex+0x13a>
 80129c8:	f1a0 0210 	sub.w	r2, r0, #16
 80129cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80129d0:	f7ff ff76 	bl	80128c0 <__hexdig_fun>
 80129d4:	f100 3cff 	add.w	ip, r0, #4294967295
 80129d8:	fa5f fc8c 	uxtb.w	ip, ip
 80129dc:	f1bc 0f18 	cmp.w	ip, #24
 80129e0:	d91d      	bls.n	8012a1e <__gethex+0x132>
 80129e2:	f1bb 0f00 	cmp.w	fp, #0
 80129e6:	d000      	beq.n	80129ea <__gethex+0xfe>
 80129e8:	4252      	negs	r2, r2
 80129ea:	4416      	add	r6, r2
 80129ec:	f8ca 1000 	str.w	r1, [sl]
 80129f0:	b1dc      	cbz	r4, 8012a2a <__gethex+0x13e>
 80129f2:	9b01      	ldr	r3, [sp, #4]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	bf14      	ite	ne
 80129f8:	f04f 0800 	movne.w	r8, #0
 80129fc:	f04f 0806 	moveq.w	r8, #6
 8012a00:	4640      	mov	r0, r8
 8012a02:	b005      	add	sp, #20
 8012a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a08:	4645      	mov	r5, r8
 8012a0a:	4626      	mov	r6, r4
 8012a0c:	2401      	movs	r4, #1
 8012a0e:	e7c7      	b.n	80129a0 <__gethex+0xb4>
 8012a10:	f04f 0b00 	mov.w	fp, #0
 8012a14:	1ca9      	adds	r1, r5, #2
 8012a16:	e7d0      	b.n	80129ba <__gethex+0xce>
 8012a18:	f04f 0b01 	mov.w	fp, #1
 8012a1c:	e7fa      	b.n	8012a14 <__gethex+0x128>
 8012a1e:	230a      	movs	r3, #10
 8012a20:	fb03 0002 	mla	r0, r3, r2, r0
 8012a24:	e7d0      	b.n	80129c8 <__gethex+0xdc>
 8012a26:	4629      	mov	r1, r5
 8012a28:	e7e0      	b.n	80129ec <__gethex+0x100>
 8012a2a:	eba5 0308 	sub.w	r3, r5, r8
 8012a2e:	3b01      	subs	r3, #1
 8012a30:	4621      	mov	r1, r4
 8012a32:	2b07      	cmp	r3, #7
 8012a34:	dc0a      	bgt.n	8012a4c <__gethex+0x160>
 8012a36:	4648      	mov	r0, r9
 8012a38:	f000 fa5a 	bl	8012ef0 <_Balloc>
 8012a3c:	4604      	mov	r4, r0
 8012a3e:	b940      	cbnz	r0, 8012a52 <__gethex+0x166>
 8012a40:	4b61      	ldr	r3, [pc, #388]	; (8012bc8 <__gethex+0x2dc>)
 8012a42:	4602      	mov	r2, r0
 8012a44:	21e4      	movs	r1, #228	; 0xe4
 8012a46:	4861      	ldr	r0, [pc, #388]	; (8012bcc <__gethex+0x2e0>)
 8012a48:	f7ff f804 	bl	8011a54 <__assert_func>
 8012a4c:	3101      	adds	r1, #1
 8012a4e:	105b      	asrs	r3, r3, #1
 8012a50:	e7ef      	b.n	8012a32 <__gethex+0x146>
 8012a52:	f100 0a14 	add.w	sl, r0, #20
 8012a56:	2300      	movs	r3, #0
 8012a58:	495a      	ldr	r1, [pc, #360]	; (8012bc4 <__gethex+0x2d8>)
 8012a5a:	f8cd a004 	str.w	sl, [sp, #4]
 8012a5e:	469b      	mov	fp, r3
 8012a60:	45a8      	cmp	r8, r5
 8012a62:	d342      	bcc.n	8012aea <__gethex+0x1fe>
 8012a64:	9801      	ldr	r0, [sp, #4]
 8012a66:	f840 bb04 	str.w	fp, [r0], #4
 8012a6a:	eba0 000a 	sub.w	r0, r0, sl
 8012a6e:	1080      	asrs	r0, r0, #2
 8012a70:	6120      	str	r0, [r4, #16]
 8012a72:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8012a76:	4658      	mov	r0, fp
 8012a78:	f000 fb2c 	bl	80130d4 <__hi0bits>
 8012a7c:	683d      	ldr	r5, [r7, #0]
 8012a7e:	eba8 0000 	sub.w	r0, r8, r0
 8012a82:	42a8      	cmp	r0, r5
 8012a84:	dd59      	ble.n	8012b3a <__gethex+0x24e>
 8012a86:	eba0 0805 	sub.w	r8, r0, r5
 8012a8a:	4641      	mov	r1, r8
 8012a8c:	4620      	mov	r0, r4
 8012a8e:	f000 febb 	bl	8013808 <__any_on>
 8012a92:	4683      	mov	fp, r0
 8012a94:	b1b8      	cbz	r0, 8012ac6 <__gethex+0x1da>
 8012a96:	f108 33ff 	add.w	r3, r8, #4294967295
 8012a9a:	1159      	asrs	r1, r3, #5
 8012a9c:	f003 021f 	and.w	r2, r3, #31
 8012aa0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012aa4:	f04f 0b01 	mov.w	fp, #1
 8012aa8:	fa0b f202 	lsl.w	r2, fp, r2
 8012aac:	420a      	tst	r2, r1
 8012aae:	d00a      	beq.n	8012ac6 <__gethex+0x1da>
 8012ab0:	455b      	cmp	r3, fp
 8012ab2:	dd06      	ble.n	8012ac2 <__gethex+0x1d6>
 8012ab4:	f1a8 0102 	sub.w	r1, r8, #2
 8012ab8:	4620      	mov	r0, r4
 8012aba:	f000 fea5 	bl	8013808 <__any_on>
 8012abe:	2800      	cmp	r0, #0
 8012ac0:	d138      	bne.n	8012b34 <__gethex+0x248>
 8012ac2:	f04f 0b02 	mov.w	fp, #2
 8012ac6:	4641      	mov	r1, r8
 8012ac8:	4620      	mov	r0, r4
 8012aca:	f7ff fea7 	bl	801281c <rshift>
 8012ace:	4446      	add	r6, r8
 8012ad0:	68bb      	ldr	r3, [r7, #8]
 8012ad2:	42b3      	cmp	r3, r6
 8012ad4:	da41      	bge.n	8012b5a <__gethex+0x26e>
 8012ad6:	4621      	mov	r1, r4
 8012ad8:	4648      	mov	r0, r9
 8012ada:	f000 fa49 	bl	8012f70 <_Bfree>
 8012ade:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	6013      	str	r3, [r2, #0]
 8012ae4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8012ae8:	e78a      	b.n	8012a00 <__gethex+0x114>
 8012aea:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8012aee:	2a2e      	cmp	r2, #46	; 0x2e
 8012af0:	d014      	beq.n	8012b1c <__gethex+0x230>
 8012af2:	2b20      	cmp	r3, #32
 8012af4:	d106      	bne.n	8012b04 <__gethex+0x218>
 8012af6:	9b01      	ldr	r3, [sp, #4]
 8012af8:	f843 bb04 	str.w	fp, [r3], #4
 8012afc:	f04f 0b00 	mov.w	fp, #0
 8012b00:	9301      	str	r3, [sp, #4]
 8012b02:	465b      	mov	r3, fp
 8012b04:	7828      	ldrb	r0, [r5, #0]
 8012b06:	9303      	str	r3, [sp, #12]
 8012b08:	f7ff feda 	bl	80128c0 <__hexdig_fun>
 8012b0c:	9b03      	ldr	r3, [sp, #12]
 8012b0e:	f000 000f 	and.w	r0, r0, #15
 8012b12:	4098      	lsls	r0, r3
 8012b14:	ea4b 0b00 	orr.w	fp, fp, r0
 8012b18:	3304      	adds	r3, #4
 8012b1a:	e7a1      	b.n	8012a60 <__gethex+0x174>
 8012b1c:	45a8      	cmp	r8, r5
 8012b1e:	d8e8      	bhi.n	8012af2 <__gethex+0x206>
 8012b20:	2201      	movs	r2, #1
 8012b22:	4628      	mov	r0, r5
 8012b24:	9303      	str	r3, [sp, #12]
 8012b26:	f7fe fe63 	bl	80117f0 <strncmp>
 8012b2a:	4926      	ldr	r1, [pc, #152]	; (8012bc4 <__gethex+0x2d8>)
 8012b2c:	9b03      	ldr	r3, [sp, #12]
 8012b2e:	2800      	cmp	r0, #0
 8012b30:	d1df      	bne.n	8012af2 <__gethex+0x206>
 8012b32:	e795      	b.n	8012a60 <__gethex+0x174>
 8012b34:	f04f 0b03 	mov.w	fp, #3
 8012b38:	e7c5      	b.n	8012ac6 <__gethex+0x1da>
 8012b3a:	da0b      	bge.n	8012b54 <__gethex+0x268>
 8012b3c:	eba5 0800 	sub.w	r8, r5, r0
 8012b40:	4621      	mov	r1, r4
 8012b42:	4642      	mov	r2, r8
 8012b44:	4648      	mov	r0, r9
 8012b46:	f000 fc2d 	bl	80133a4 <__lshift>
 8012b4a:	eba6 0608 	sub.w	r6, r6, r8
 8012b4e:	4604      	mov	r4, r0
 8012b50:	f100 0a14 	add.w	sl, r0, #20
 8012b54:	f04f 0b00 	mov.w	fp, #0
 8012b58:	e7ba      	b.n	8012ad0 <__gethex+0x1e4>
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	42b3      	cmp	r3, r6
 8012b5e:	dd73      	ble.n	8012c48 <__gethex+0x35c>
 8012b60:	1b9e      	subs	r6, r3, r6
 8012b62:	42b5      	cmp	r5, r6
 8012b64:	dc34      	bgt.n	8012bd0 <__gethex+0x2e4>
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	2b02      	cmp	r3, #2
 8012b6a:	d023      	beq.n	8012bb4 <__gethex+0x2c8>
 8012b6c:	2b03      	cmp	r3, #3
 8012b6e:	d025      	beq.n	8012bbc <__gethex+0x2d0>
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d115      	bne.n	8012ba0 <__gethex+0x2b4>
 8012b74:	42b5      	cmp	r5, r6
 8012b76:	d113      	bne.n	8012ba0 <__gethex+0x2b4>
 8012b78:	2d01      	cmp	r5, #1
 8012b7a:	d10b      	bne.n	8012b94 <__gethex+0x2a8>
 8012b7c:	9a02      	ldr	r2, [sp, #8]
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	6013      	str	r3, [r2, #0]
 8012b82:	2301      	movs	r3, #1
 8012b84:	6123      	str	r3, [r4, #16]
 8012b86:	f8ca 3000 	str.w	r3, [sl]
 8012b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012b8c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8012b90:	601c      	str	r4, [r3, #0]
 8012b92:	e735      	b.n	8012a00 <__gethex+0x114>
 8012b94:	1e69      	subs	r1, r5, #1
 8012b96:	4620      	mov	r0, r4
 8012b98:	f000 fe36 	bl	8013808 <__any_on>
 8012b9c:	2800      	cmp	r0, #0
 8012b9e:	d1ed      	bne.n	8012b7c <__gethex+0x290>
 8012ba0:	4621      	mov	r1, r4
 8012ba2:	4648      	mov	r0, r9
 8012ba4:	f000 f9e4 	bl	8012f70 <_Bfree>
 8012ba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012baa:	2300      	movs	r3, #0
 8012bac:	6013      	str	r3, [r2, #0]
 8012bae:	f04f 0850 	mov.w	r8, #80	; 0x50
 8012bb2:	e725      	b.n	8012a00 <__gethex+0x114>
 8012bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d1f2      	bne.n	8012ba0 <__gethex+0x2b4>
 8012bba:	e7df      	b.n	8012b7c <__gethex+0x290>
 8012bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d1dc      	bne.n	8012b7c <__gethex+0x290>
 8012bc2:	e7ed      	b.n	8012ba0 <__gethex+0x2b4>
 8012bc4:	080158e0 	.word	0x080158e0
 8012bc8:	08015b87 	.word	0x08015b87
 8012bcc:	08015b98 	.word	0x08015b98
 8012bd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8012bd4:	f1bb 0f00 	cmp.w	fp, #0
 8012bd8:	d133      	bne.n	8012c42 <__gethex+0x356>
 8012bda:	f1b8 0f00 	cmp.w	r8, #0
 8012bde:	d004      	beq.n	8012bea <__gethex+0x2fe>
 8012be0:	4641      	mov	r1, r8
 8012be2:	4620      	mov	r0, r4
 8012be4:	f000 fe10 	bl	8013808 <__any_on>
 8012be8:	4683      	mov	fp, r0
 8012bea:	ea4f 1268 	mov.w	r2, r8, asr #5
 8012bee:	2301      	movs	r3, #1
 8012bf0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8012bf4:	f008 081f 	and.w	r8, r8, #31
 8012bf8:	fa03 f308 	lsl.w	r3, r3, r8
 8012bfc:	4213      	tst	r3, r2
 8012bfe:	4631      	mov	r1, r6
 8012c00:	4620      	mov	r0, r4
 8012c02:	bf18      	it	ne
 8012c04:	f04b 0b02 	orrne.w	fp, fp, #2
 8012c08:	1bad      	subs	r5, r5, r6
 8012c0a:	f7ff fe07 	bl	801281c <rshift>
 8012c0e:	687e      	ldr	r6, [r7, #4]
 8012c10:	f04f 0802 	mov.w	r8, #2
 8012c14:	f1bb 0f00 	cmp.w	fp, #0
 8012c18:	d04a      	beq.n	8012cb0 <__gethex+0x3c4>
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	2b02      	cmp	r3, #2
 8012c1e:	d016      	beq.n	8012c4e <__gethex+0x362>
 8012c20:	2b03      	cmp	r3, #3
 8012c22:	d018      	beq.n	8012c56 <__gethex+0x36a>
 8012c24:	2b01      	cmp	r3, #1
 8012c26:	d109      	bne.n	8012c3c <__gethex+0x350>
 8012c28:	f01b 0f02 	tst.w	fp, #2
 8012c2c:	d006      	beq.n	8012c3c <__gethex+0x350>
 8012c2e:	f8da 3000 	ldr.w	r3, [sl]
 8012c32:	ea4b 0b03 	orr.w	fp, fp, r3
 8012c36:	f01b 0f01 	tst.w	fp, #1
 8012c3a:	d10f      	bne.n	8012c5c <__gethex+0x370>
 8012c3c:	f048 0810 	orr.w	r8, r8, #16
 8012c40:	e036      	b.n	8012cb0 <__gethex+0x3c4>
 8012c42:	f04f 0b01 	mov.w	fp, #1
 8012c46:	e7d0      	b.n	8012bea <__gethex+0x2fe>
 8012c48:	f04f 0801 	mov.w	r8, #1
 8012c4c:	e7e2      	b.n	8012c14 <__gethex+0x328>
 8012c4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012c50:	f1c3 0301 	rsb	r3, r3, #1
 8012c54:	930f      	str	r3, [sp, #60]	; 0x3c
 8012c56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d0ef      	beq.n	8012c3c <__gethex+0x350>
 8012c5c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012c60:	f104 0214 	add.w	r2, r4, #20
 8012c64:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8012c68:	9301      	str	r3, [sp, #4]
 8012c6a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8012c6e:	2300      	movs	r3, #0
 8012c70:	4694      	mov	ip, r2
 8012c72:	f852 1b04 	ldr.w	r1, [r2], #4
 8012c76:	f1b1 3fff 	cmp.w	r1, #4294967295
 8012c7a:	d01e      	beq.n	8012cba <__gethex+0x3ce>
 8012c7c:	3101      	adds	r1, #1
 8012c7e:	f8cc 1000 	str.w	r1, [ip]
 8012c82:	f1b8 0f02 	cmp.w	r8, #2
 8012c86:	f104 0214 	add.w	r2, r4, #20
 8012c8a:	d13d      	bne.n	8012d08 <__gethex+0x41c>
 8012c8c:	683b      	ldr	r3, [r7, #0]
 8012c8e:	3b01      	subs	r3, #1
 8012c90:	42ab      	cmp	r3, r5
 8012c92:	d10b      	bne.n	8012cac <__gethex+0x3c0>
 8012c94:	1169      	asrs	r1, r5, #5
 8012c96:	2301      	movs	r3, #1
 8012c98:	f005 051f 	and.w	r5, r5, #31
 8012c9c:	fa03 f505 	lsl.w	r5, r3, r5
 8012ca0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012ca4:	421d      	tst	r5, r3
 8012ca6:	bf18      	it	ne
 8012ca8:	f04f 0801 	movne.w	r8, #1
 8012cac:	f048 0820 	orr.w	r8, r8, #32
 8012cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012cb2:	601c      	str	r4, [r3, #0]
 8012cb4:	9b02      	ldr	r3, [sp, #8]
 8012cb6:	601e      	str	r6, [r3, #0]
 8012cb8:	e6a2      	b.n	8012a00 <__gethex+0x114>
 8012cba:	4290      	cmp	r0, r2
 8012cbc:	f842 3c04 	str.w	r3, [r2, #-4]
 8012cc0:	d8d6      	bhi.n	8012c70 <__gethex+0x384>
 8012cc2:	68a2      	ldr	r2, [r4, #8]
 8012cc4:	4593      	cmp	fp, r2
 8012cc6:	db17      	blt.n	8012cf8 <__gethex+0x40c>
 8012cc8:	6861      	ldr	r1, [r4, #4]
 8012cca:	4648      	mov	r0, r9
 8012ccc:	3101      	adds	r1, #1
 8012cce:	f000 f90f 	bl	8012ef0 <_Balloc>
 8012cd2:	4682      	mov	sl, r0
 8012cd4:	b918      	cbnz	r0, 8012cde <__gethex+0x3f2>
 8012cd6:	4b1b      	ldr	r3, [pc, #108]	; (8012d44 <__gethex+0x458>)
 8012cd8:	4602      	mov	r2, r0
 8012cda:	2184      	movs	r1, #132	; 0x84
 8012cdc:	e6b3      	b.n	8012a46 <__gethex+0x15a>
 8012cde:	6922      	ldr	r2, [r4, #16]
 8012ce0:	3202      	adds	r2, #2
 8012ce2:	f104 010c 	add.w	r1, r4, #12
 8012ce6:	0092      	lsls	r2, r2, #2
 8012ce8:	300c      	adds	r0, #12
 8012cea:	f7fe fe94 	bl	8011a16 <memcpy>
 8012cee:	4621      	mov	r1, r4
 8012cf0:	4648      	mov	r0, r9
 8012cf2:	f000 f93d 	bl	8012f70 <_Bfree>
 8012cf6:	4654      	mov	r4, sl
 8012cf8:	6922      	ldr	r2, [r4, #16]
 8012cfa:	1c51      	adds	r1, r2, #1
 8012cfc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012d00:	6121      	str	r1, [r4, #16]
 8012d02:	2101      	movs	r1, #1
 8012d04:	6151      	str	r1, [r2, #20]
 8012d06:	e7bc      	b.n	8012c82 <__gethex+0x396>
 8012d08:	6921      	ldr	r1, [r4, #16]
 8012d0a:	4559      	cmp	r1, fp
 8012d0c:	dd0b      	ble.n	8012d26 <__gethex+0x43a>
 8012d0e:	2101      	movs	r1, #1
 8012d10:	4620      	mov	r0, r4
 8012d12:	f7ff fd83 	bl	801281c <rshift>
 8012d16:	68bb      	ldr	r3, [r7, #8]
 8012d18:	3601      	adds	r6, #1
 8012d1a:	42b3      	cmp	r3, r6
 8012d1c:	f6ff aedb 	blt.w	8012ad6 <__gethex+0x1ea>
 8012d20:	f04f 0801 	mov.w	r8, #1
 8012d24:	e7c2      	b.n	8012cac <__gethex+0x3c0>
 8012d26:	f015 051f 	ands.w	r5, r5, #31
 8012d2a:	d0f9      	beq.n	8012d20 <__gethex+0x434>
 8012d2c:	9b01      	ldr	r3, [sp, #4]
 8012d2e:	441a      	add	r2, r3
 8012d30:	f1c5 0520 	rsb	r5, r5, #32
 8012d34:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8012d38:	f000 f9cc 	bl	80130d4 <__hi0bits>
 8012d3c:	42a8      	cmp	r0, r5
 8012d3e:	dbe6      	blt.n	8012d0e <__gethex+0x422>
 8012d40:	e7ee      	b.n	8012d20 <__gethex+0x434>
 8012d42:	bf00      	nop
 8012d44:	08015b87 	.word	0x08015b87

08012d48 <L_shift>:
 8012d48:	f1c2 0208 	rsb	r2, r2, #8
 8012d4c:	0092      	lsls	r2, r2, #2
 8012d4e:	b570      	push	{r4, r5, r6, lr}
 8012d50:	f1c2 0620 	rsb	r6, r2, #32
 8012d54:	6843      	ldr	r3, [r0, #4]
 8012d56:	6804      	ldr	r4, [r0, #0]
 8012d58:	fa03 f506 	lsl.w	r5, r3, r6
 8012d5c:	432c      	orrs	r4, r5
 8012d5e:	40d3      	lsrs	r3, r2
 8012d60:	6004      	str	r4, [r0, #0]
 8012d62:	f840 3f04 	str.w	r3, [r0, #4]!
 8012d66:	4288      	cmp	r0, r1
 8012d68:	d3f4      	bcc.n	8012d54 <L_shift+0xc>
 8012d6a:	bd70      	pop	{r4, r5, r6, pc}

08012d6c <__match>:
 8012d6c:	b530      	push	{r4, r5, lr}
 8012d6e:	6803      	ldr	r3, [r0, #0]
 8012d70:	3301      	adds	r3, #1
 8012d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d76:	b914      	cbnz	r4, 8012d7e <__match+0x12>
 8012d78:	6003      	str	r3, [r0, #0]
 8012d7a:	2001      	movs	r0, #1
 8012d7c:	bd30      	pop	{r4, r5, pc}
 8012d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d82:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012d86:	2d19      	cmp	r5, #25
 8012d88:	bf98      	it	ls
 8012d8a:	3220      	addls	r2, #32
 8012d8c:	42a2      	cmp	r2, r4
 8012d8e:	d0f0      	beq.n	8012d72 <__match+0x6>
 8012d90:	2000      	movs	r0, #0
 8012d92:	e7f3      	b.n	8012d7c <__match+0x10>

08012d94 <__hexnan>:
 8012d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d98:	680b      	ldr	r3, [r1, #0]
 8012d9a:	6801      	ldr	r1, [r0, #0]
 8012d9c:	115e      	asrs	r6, r3, #5
 8012d9e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012da2:	f013 031f 	ands.w	r3, r3, #31
 8012da6:	b087      	sub	sp, #28
 8012da8:	bf18      	it	ne
 8012daa:	3604      	addne	r6, #4
 8012dac:	2500      	movs	r5, #0
 8012dae:	1f37      	subs	r7, r6, #4
 8012db0:	4682      	mov	sl, r0
 8012db2:	4690      	mov	r8, r2
 8012db4:	9301      	str	r3, [sp, #4]
 8012db6:	f846 5c04 	str.w	r5, [r6, #-4]
 8012dba:	46b9      	mov	r9, r7
 8012dbc:	463c      	mov	r4, r7
 8012dbe:	9502      	str	r5, [sp, #8]
 8012dc0:	46ab      	mov	fp, r5
 8012dc2:	784a      	ldrb	r2, [r1, #1]
 8012dc4:	1c4b      	adds	r3, r1, #1
 8012dc6:	9303      	str	r3, [sp, #12]
 8012dc8:	b342      	cbz	r2, 8012e1c <__hexnan+0x88>
 8012dca:	4610      	mov	r0, r2
 8012dcc:	9105      	str	r1, [sp, #20]
 8012dce:	9204      	str	r2, [sp, #16]
 8012dd0:	f7ff fd76 	bl	80128c0 <__hexdig_fun>
 8012dd4:	2800      	cmp	r0, #0
 8012dd6:	d14f      	bne.n	8012e78 <__hexnan+0xe4>
 8012dd8:	9a04      	ldr	r2, [sp, #16]
 8012dda:	9905      	ldr	r1, [sp, #20]
 8012ddc:	2a20      	cmp	r2, #32
 8012dde:	d818      	bhi.n	8012e12 <__hexnan+0x7e>
 8012de0:	9b02      	ldr	r3, [sp, #8]
 8012de2:	459b      	cmp	fp, r3
 8012de4:	dd13      	ble.n	8012e0e <__hexnan+0x7a>
 8012de6:	454c      	cmp	r4, r9
 8012de8:	d206      	bcs.n	8012df8 <__hexnan+0x64>
 8012dea:	2d07      	cmp	r5, #7
 8012dec:	dc04      	bgt.n	8012df8 <__hexnan+0x64>
 8012dee:	462a      	mov	r2, r5
 8012df0:	4649      	mov	r1, r9
 8012df2:	4620      	mov	r0, r4
 8012df4:	f7ff ffa8 	bl	8012d48 <L_shift>
 8012df8:	4544      	cmp	r4, r8
 8012dfa:	d950      	bls.n	8012e9e <__hexnan+0x10a>
 8012dfc:	2300      	movs	r3, #0
 8012dfe:	f1a4 0904 	sub.w	r9, r4, #4
 8012e02:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e06:	f8cd b008 	str.w	fp, [sp, #8]
 8012e0a:	464c      	mov	r4, r9
 8012e0c:	461d      	mov	r5, r3
 8012e0e:	9903      	ldr	r1, [sp, #12]
 8012e10:	e7d7      	b.n	8012dc2 <__hexnan+0x2e>
 8012e12:	2a29      	cmp	r2, #41	; 0x29
 8012e14:	d155      	bne.n	8012ec2 <__hexnan+0x12e>
 8012e16:	3102      	adds	r1, #2
 8012e18:	f8ca 1000 	str.w	r1, [sl]
 8012e1c:	f1bb 0f00 	cmp.w	fp, #0
 8012e20:	d04f      	beq.n	8012ec2 <__hexnan+0x12e>
 8012e22:	454c      	cmp	r4, r9
 8012e24:	d206      	bcs.n	8012e34 <__hexnan+0xa0>
 8012e26:	2d07      	cmp	r5, #7
 8012e28:	dc04      	bgt.n	8012e34 <__hexnan+0xa0>
 8012e2a:	462a      	mov	r2, r5
 8012e2c:	4649      	mov	r1, r9
 8012e2e:	4620      	mov	r0, r4
 8012e30:	f7ff ff8a 	bl	8012d48 <L_shift>
 8012e34:	4544      	cmp	r4, r8
 8012e36:	d934      	bls.n	8012ea2 <__hexnan+0x10e>
 8012e38:	f1a8 0204 	sub.w	r2, r8, #4
 8012e3c:	4623      	mov	r3, r4
 8012e3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8012e42:	f842 1f04 	str.w	r1, [r2, #4]!
 8012e46:	429f      	cmp	r7, r3
 8012e48:	d2f9      	bcs.n	8012e3e <__hexnan+0xaa>
 8012e4a:	1b3b      	subs	r3, r7, r4
 8012e4c:	f023 0303 	bic.w	r3, r3, #3
 8012e50:	3304      	adds	r3, #4
 8012e52:	3e03      	subs	r6, #3
 8012e54:	3401      	adds	r4, #1
 8012e56:	42a6      	cmp	r6, r4
 8012e58:	bf38      	it	cc
 8012e5a:	2304      	movcc	r3, #4
 8012e5c:	4443      	add	r3, r8
 8012e5e:	2200      	movs	r2, #0
 8012e60:	f843 2b04 	str.w	r2, [r3], #4
 8012e64:	429f      	cmp	r7, r3
 8012e66:	d2fb      	bcs.n	8012e60 <__hexnan+0xcc>
 8012e68:	683b      	ldr	r3, [r7, #0]
 8012e6a:	b91b      	cbnz	r3, 8012e74 <__hexnan+0xe0>
 8012e6c:	4547      	cmp	r7, r8
 8012e6e:	d126      	bne.n	8012ebe <__hexnan+0x12a>
 8012e70:	2301      	movs	r3, #1
 8012e72:	603b      	str	r3, [r7, #0]
 8012e74:	2005      	movs	r0, #5
 8012e76:	e025      	b.n	8012ec4 <__hexnan+0x130>
 8012e78:	3501      	adds	r5, #1
 8012e7a:	2d08      	cmp	r5, #8
 8012e7c:	f10b 0b01 	add.w	fp, fp, #1
 8012e80:	dd06      	ble.n	8012e90 <__hexnan+0xfc>
 8012e82:	4544      	cmp	r4, r8
 8012e84:	d9c3      	bls.n	8012e0e <__hexnan+0x7a>
 8012e86:	2300      	movs	r3, #0
 8012e88:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e8c:	2501      	movs	r5, #1
 8012e8e:	3c04      	subs	r4, #4
 8012e90:	6822      	ldr	r2, [r4, #0]
 8012e92:	f000 000f 	and.w	r0, r0, #15
 8012e96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012e9a:	6020      	str	r0, [r4, #0]
 8012e9c:	e7b7      	b.n	8012e0e <__hexnan+0x7a>
 8012e9e:	2508      	movs	r5, #8
 8012ea0:	e7b5      	b.n	8012e0e <__hexnan+0x7a>
 8012ea2:	9b01      	ldr	r3, [sp, #4]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d0df      	beq.n	8012e68 <__hexnan+0xd4>
 8012ea8:	f1c3 0320 	rsb	r3, r3, #32
 8012eac:	f04f 32ff 	mov.w	r2, #4294967295
 8012eb0:	40da      	lsrs	r2, r3
 8012eb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012eb6:	4013      	ands	r3, r2
 8012eb8:	f846 3c04 	str.w	r3, [r6, #-4]
 8012ebc:	e7d4      	b.n	8012e68 <__hexnan+0xd4>
 8012ebe:	3f04      	subs	r7, #4
 8012ec0:	e7d2      	b.n	8012e68 <__hexnan+0xd4>
 8012ec2:	2004      	movs	r0, #4
 8012ec4:	b007      	add	sp, #28
 8012ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012eca <__ascii_mbtowc>:
 8012eca:	b082      	sub	sp, #8
 8012ecc:	b901      	cbnz	r1, 8012ed0 <__ascii_mbtowc+0x6>
 8012ece:	a901      	add	r1, sp, #4
 8012ed0:	b142      	cbz	r2, 8012ee4 <__ascii_mbtowc+0x1a>
 8012ed2:	b14b      	cbz	r3, 8012ee8 <__ascii_mbtowc+0x1e>
 8012ed4:	7813      	ldrb	r3, [r2, #0]
 8012ed6:	600b      	str	r3, [r1, #0]
 8012ed8:	7812      	ldrb	r2, [r2, #0]
 8012eda:	1e10      	subs	r0, r2, #0
 8012edc:	bf18      	it	ne
 8012ede:	2001      	movne	r0, #1
 8012ee0:	b002      	add	sp, #8
 8012ee2:	4770      	bx	lr
 8012ee4:	4610      	mov	r0, r2
 8012ee6:	e7fb      	b.n	8012ee0 <__ascii_mbtowc+0x16>
 8012ee8:	f06f 0001 	mvn.w	r0, #1
 8012eec:	e7f8      	b.n	8012ee0 <__ascii_mbtowc+0x16>
	...

08012ef0 <_Balloc>:
 8012ef0:	b570      	push	{r4, r5, r6, lr}
 8012ef2:	69c6      	ldr	r6, [r0, #28]
 8012ef4:	4604      	mov	r4, r0
 8012ef6:	460d      	mov	r5, r1
 8012ef8:	b976      	cbnz	r6, 8012f18 <_Balloc+0x28>
 8012efa:	2010      	movs	r0, #16
 8012efc:	f7fc fe26 	bl	800fb4c <malloc>
 8012f00:	4602      	mov	r2, r0
 8012f02:	61e0      	str	r0, [r4, #28]
 8012f04:	b920      	cbnz	r0, 8012f10 <_Balloc+0x20>
 8012f06:	4b18      	ldr	r3, [pc, #96]	; (8012f68 <_Balloc+0x78>)
 8012f08:	4818      	ldr	r0, [pc, #96]	; (8012f6c <_Balloc+0x7c>)
 8012f0a:	216b      	movs	r1, #107	; 0x6b
 8012f0c:	f7fe fda2 	bl	8011a54 <__assert_func>
 8012f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f14:	6006      	str	r6, [r0, #0]
 8012f16:	60c6      	str	r6, [r0, #12]
 8012f18:	69e6      	ldr	r6, [r4, #28]
 8012f1a:	68f3      	ldr	r3, [r6, #12]
 8012f1c:	b183      	cbz	r3, 8012f40 <_Balloc+0x50>
 8012f1e:	69e3      	ldr	r3, [r4, #28]
 8012f20:	68db      	ldr	r3, [r3, #12]
 8012f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f26:	b9b8      	cbnz	r0, 8012f58 <_Balloc+0x68>
 8012f28:	2101      	movs	r1, #1
 8012f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8012f2e:	1d72      	adds	r2, r6, #5
 8012f30:	0092      	lsls	r2, r2, #2
 8012f32:	4620      	mov	r0, r4
 8012f34:	f001 f897 	bl	8014066 <_calloc_r>
 8012f38:	b160      	cbz	r0, 8012f54 <_Balloc+0x64>
 8012f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f3e:	e00e      	b.n	8012f5e <_Balloc+0x6e>
 8012f40:	2221      	movs	r2, #33	; 0x21
 8012f42:	2104      	movs	r1, #4
 8012f44:	4620      	mov	r0, r4
 8012f46:	f001 f88e 	bl	8014066 <_calloc_r>
 8012f4a:	69e3      	ldr	r3, [r4, #28]
 8012f4c:	60f0      	str	r0, [r6, #12]
 8012f4e:	68db      	ldr	r3, [r3, #12]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d1e4      	bne.n	8012f1e <_Balloc+0x2e>
 8012f54:	2000      	movs	r0, #0
 8012f56:	bd70      	pop	{r4, r5, r6, pc}
 8012f58:	6802      	ldr	r2, [r0, #0]
 8012f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f5e:	2300      	movs	r3, #0
 8012f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012f64:	e7f7      	b.n	8012f56 <_Balloc+0x66>
 8012f66:	bf00      	nop
 8012f68:	08015a6d 	.word	0x08015a6d
 8012f6c:	08015bf8 	.word	0x08015bf8

08012f70 <_Bfree>:
 8012f70:	b570      	push	{r4, r5, r6, lr}
 8012f72:	69c6      	ldr	r6, [r0, #28]
 8012f74:	4605      	mov	r5, r0
 8012f76:	460c      	mov	r4, r1
 8012f78:	b976      	cbnz	r6, 8012f98 <_Bfree+0x28>
 8012f7a:	2010      	movs	r0, #16
 8012f7c:	f7fc fde6 	bl	800fb4c <malloc>
 8012f80:	4602      	mov	r2, r0
 8012f82:	61e8      	str	r0, [r5, #28]
 8012f84:	b920      	cbnz	r0, 8012f90 <_Bfree+0x20>
 8012f86:	4b09      	ldr	r3, [pc, #36]	; (8012fac <_Bfree+0x3c>)
 8012f88:	4809      	ldr	r0, [pc, #36]	; (8012fb0 <_Bfree+0x40>)
 8012f8a:	218f      	movs	r1, #143	; 0x8f
 8012f8c:	f7fe fd62 	bl	8011a54 <__assert_func>
 8012f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f94:	6006      	str	r6, [r0, #0]
 8012f96:	60c6      	str	r6, [r0, #12]
 8012f98:	b13c      	cbz	r4, 8012faa <_Bfree+0x3a>
 8012f9a:	69eb      	ldr	r3, [r5, #28]
 8012f9c:	6862      	ldr	r2, [r4, #4]
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012fa4:	6021      	str	r1, [r4, #0]
 8012fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012faa:	bd70      	pop	{r4, r5, r6, pc}
 8012fac:	08015a6d 	.word	0x08015a6d
 8012fb0:	08015bf8 	.word	0x08015bf8

08012fb4 <__multadd>:
 8012fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fb8:	690d      	ldr	r5, [r1, #16]
 8012fba:	4607      	mov	r7, r0
 8012fbc:	460c      	mov	r4, r1
 8012fbe:	461e      	mov	r6, r3
 8012fc0:	f101 0c14 	add.w	ip, r1, #20
 8012fc4:	2000      	movs	r0, #0
 8012fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8012fca:	b299      	uxth	r1, r3
 8012fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8012fd0:	0c1e      	lsrs	r6, r3, #16
 8012fd2:	0c0b      	lsrs	r3, r1, #16
 8012fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8012fd8:	b289      	uxth	r1, r1
 8012fda:	3001      	adds	r0, #1
 8012fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012fe0:	4285      	cmp	r5, r0
 8012fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8012fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012fea:	dcec      	bgt.n	8012fc6 <__multadd+0x12>
 8012fec:	b30e      	cbz	r6, 8013032 <__multadd+0x7e>
 8012fee:	68a3      	ldr	r3, [r4, #8]
 8012ff0:	42ab      	cmp	r3, r5
 8012ff2:	dc19      	bgt.n	8013028 <__multadd+0x74>
 8012ff4:	6861      	ldr	r1, [r4, #4]
 8012ff6:	4638      	mov	r0, r7
 8012ff8:	3101      	adds	r1, #1
 8012ffa:	f7ff ff79 	bl	8012ef0 <_Balloc>
 8012ffe:	4680      	mov	r8, r0
 8013000:	b928      	cbnz	r0, 801300e <__multadd+0x5a>
 8013002:	4602      	mov	r2, r0
 8013004:	4b0c      	ldr	r3, [pc, #48]	; (8013038 <__multadd+0x84>)
 8013006:	480d      	ldr	r0, [pc, #52]	; (801303c <__multadd+0x88>)
 8013008:	21ba      	movs	r1, #186	; 0xba
 801300a:	f7fe fd23 	bl	8011a54 <__assert_func>
 801300e:	6922      	ldr	r2, [r4, #16]
 8013010:	3202      	adds	r2, #2
 8013012:	f104 010c 	add.w	r1, r4, #12
 8013016:	0092      	lsls	r2, r2, #2
 8013018:	300c      	adds	r0, #12
 801301a:	f7fe fcfc 	bl	8011a16 <memcpy>
 801301e:	4621      	mov	r1, r4
 8013020:	4638      	mov	r0, r7
 8013022:	f7ff ffa5 	bl	8012f70 <_Bfree>
 8013026:	4644      	mov	r4, r8
 8013028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801302c:	3501      	adds	r5, #1
 801302e:	615e      	str	r6, [r3, #20]
 8013030:	6125      	str	r5, [r4, #16]
 8013032:	4620      	mov	r0, r4
 8013034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013038:	08015b87 	.word	0x08015b87
 801303c:	08015bf8 	.word	0x08015bf8

08013040 <__s2b>:
 8013040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013044:	460c      	mov	r4, r1
 8013046:	4615      	mov	r5, r2
 8013048:	461f      	mov	r7, r3
 801304a:	2209      	movs	r2, #9
 801304c:	3308      	adds	r3, #8
 801304e:	4606      	mov	r6, r0
 8013050:	fb93 f3f2 	sdiv	r3, r3, r2
 8013054:	2100      	movs	r1, #0
 8013056:	2201      	movs	r2, #1
 8013058:	429a      	cmp	r2, r3
 801305a:	db09      	blt.n	8013070 <__s2b+0x30>
 801305c:	4630      	mov	r0, r6
 801305e:	f7ff ff47 	bl	8012ef0 <_Balloc>
 8013062:	b940      	cbnz	r0, 8013076 <__s2b+0x36>
 8013064:	4602      	mov	r2, r0
 8013066:	4b19      	ldr	r3, [pc, #100]	; (80130cc <__s2b+0x8c>)
 8013068:	4819      	ldr	r0, [pc, #100]	; (80130d0 <__s2b+0x90>)
 801306a:	21d3      	movs	r1, #211	; 0xd3
 801306c:	f7fe fcf2 	bl	8011a54 <__assert_func>
 8013070:	0052      	lsls	r2, r2, #1
 8013072:	3101      	adds	r1, #1
 8013074:	e7f0      	b.n	8013058 <__s2b+0x18>
 8013076:	9b08      	ldr	r3, [sp, #32]
 8013078:	6143      	str	r3, [r0, #20]
 801307a:	2d09      	cmp	r5, #9
 801307c:	f04f 0301 	mov.w	r3, #1
 8013080:	6103      	str	r3, [r0, #16]
 8013082:	dd16      	ble.n	80130b2 <__s2b+0x72>
 8013084:	f104 0909 	add.w	r9, r4, #9
 8013088:	46c8      	mov	r8, r9
 801308a:	442c      	add	r4, r5
 801308c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013090:	4601      	mov	r1, r0
 8013092:	3b30      	subs	r3, #48	; 0x30
 8013094:	220a      	movs	r2, #10
 8013096:	4630      	mov	r0, r6
 8013098:	f7ff ff8c 	bl	8012fb4 <__multadd>
 801309c:	45a0      	cmp	r8, r4
 801309e:	d1f5      	bne.n	801308c <__s2b+0x4c>
 80130a0:	f1a5 0408 	sub.w	r4, r5, #8
 80130a4:	444c      	add	r4, r9
 80130a6:	1b2d      	subs	r5, r5, r4
 80130a8:	1963      	adds	r3, r4, r5
 80130aa:	42bb      	cmp	r3, r7
 80130ac:	db04      	blt.n	80130b8 <__s2b+0x78>
 80130ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130b2:	340a      	adds	r4, #10
 80130b4:	2509      	movs	r5, #9
 80130b6:	e7f6      	b.n	80130a6 <__s2b+0x66>
 80130b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130bc:	4601      	mov	r1, r0
 80130be:	3b30      	subs	r3, #48	; 0x30
 80130c0:	220a      	movs	r2, #10
 80130c2:	4630      	mov	r0, r6
 80130c4:	f7ff ff76 	bl	8012fb4 <__multadd>
 80130c8:	e7ee      	b.n	80130a8 <__s2b+0x68>
 80130ca:	bf00      	nop
 80130cc:	08015b87 	.word	0x08015b87
 80130d0:	08015bf8 	.word	0x08015bf8

080130d4 <__hi0bits>:
 80130d4:	0c03      	lsrs	r3, r0, #16
 80130d6:	041b      	lsls	r3, r3, #16
 80130d8:	b9d3      	cbnz	r3, 8013110 <__hi0bits+0x3c>
 80130da:	0400      	lsls	r0, r0, #16
 80130dc:	2310      	movs	r3, #16
 80130de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80130e2:	bf04      	itt	eq
 80130e4:	0200      	lsleq	r0, r0, #8
 80130e6:	3308      	addeq	r3, #8
 80130e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80130ec:	bf04      	itt	eq
 80130ee:	0100      	lsleq	r0, r0, #4
 80130f0:	3304      	addeq	r3, #4
 80130f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80130f6:	bf04      	itt	eq
 80130f8:	0080      	lsleq	r0, r0, #2
 80130fa:	3302      	addeq	r3, #2
 80130fc:	2800      	cmp	r0, #0
 80130fe:	db05      	blt.n	801310c <__hi0bits+0x38>
 8013100:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013104:	f103 0301 	add.w	r3, r3, #1
 8013108:	bf08      	it	eq
 801310a:	2320      	moveq	r3, #32
 801310c:	4618      	mov	r0, r3
 801310e:	4770      	bx	lr
 8013110:	2300      	movs	r3, #0
 8013112:	e7e4      	b.n	80130de <__hi0bits+0xa>

08013114 <__lo0bits>:
 8013114:	6803      	ldr	r3, [r0, #0]
 8013116:	f013 0207 	ands.w	r2, r3, #7
 801311a:	d00c      	beq.n	8013136 <__lo0bits+0x22>
 801311c:	07d9      	lsls	r1, r3, #31
 801311e:	d422      	bmi.n	8013166 <__lo0bits+0x52>
 8013120:	079a      	lsls	r2, r3, #30
 8013122:	bf49      	itett	mi
 8013124:	085b      	lsrmi	r3, r3, #1
 8013126:	089b      	lsrpl	r3, r3, #2
 8013128:	6003      	strmi	r3, [r0, #0]
 801312a:	2201      	movmi	r2, #1
 801312c:	bf5c      	itt	pl
 801312e:	6003      	strpl	r3, [r0, #0]
 8013130:	2202      	movpl	r2, #2
 8013132:	4610      	mov	r0, r2
 8013134:	4770      	bx	lr
 8013136:	b299      	uxth	r1, r3
 8013138:	b909      	cbnz	r1, 801313e <__lo0bits+0x2a>
 801313a:	0c1b      	lsrs	r3, r3, #16
 801313c:	2210      	movs	r2, #16
 801313e:	b2d9      	uxtb	r1, r3
 8013140:	b909      	cbnz	r1, 8013146 <__lo0bits+0x32>
 8013142:	3208      	adds	r2, #8
 8013144:	0a1b      	lsrs	r3, r3, #8
 8013146:	0719      	lsls	r1, r3, #28
 8013148:	bf04      	itt	eq
 801314a:	091b      	lsreq	r3, r3, #4
 801314c:	3204      	addeq	r2, #4
 801314e:	0799      	lsls	r1, r3, #30
 8013150:	bf04      	itt	eq
 8013152:	089b      	lsreq	r3, r3, #2
 8013154:	3202      	addeq	r2, #2
 8013156:	07d9      	lsls	r1, r3, #31
 8013158:	d403      	bmi.n	8013162 <__lo0bits+0x4e>
 801315a:	085b      	lsrs	r3, r3, #1
 801315c:	f102 0201 	add.w	r2, r2, #1
 8013160:	d003      	beq.n	801316a <__lo0bits+0x56>
 8013162:	6003      	str	r3, [r0, #0]
 8013164:	e7e5      	b.n	8013132 <__lo0bits+0x1e>
 8013166:	2200      	movs	r2, #0
 8013168:	e7e3      	b.n	8013132 <__lo0bits+0x1e>
 801316a:	2220      	movs	r2, #32
 801316c:	e7e1      	b.n	8013132 <__lo0bits+0x1e>
	...

08013170 <__i2b>:
 8013170:	b510      	push	{r4, lr}
 8013172:	460c      	mov	r4, r1
 8013174:	2101      	movs	r1, #1
 8013176:	f7ff febb 	bl	8012ef0 <_Balloc>
 801317a:	4602      	mov	r2, r0
 801317c:	b928      	cbnz	r0, 801318a <__i2b+0x1a>
 801317e:	4b05      	ldr	r3, [pc, #20]	; (8013194 <__i2b+0x24>)
 8013180:	4805      	ldr	r0, [pc, #20]	; (8013198 <__i2b+0x28>)
 8013182:	f240 1145 	movw	r1, #325	; 0x145
 8013186:	f7fe fc65 	bl	8011a54 <__assert_func>
 801318a:	2301      	movs	r3, #1
 801318c:	6144      	str	r4, [r0, #20]
 801318e:	6103      	str	r3, [r0, #16]
 8013190:	bd10      	pop	{r4, pc}
 8013192:	bf00      	nop
 8013194:	08015b87 	.word	0x08015b87
 8013198:	08015bf8 	.word	0x08015bf8

0801319c <__multiply>:
 801319c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131a0:	4691      	mov	r9, r2
 80131a2:	690a      	ldr	r2, [r1, #16]
 80131a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80131a8:	429a      	cmp	r2, r3
 80131aa:	bfb8      	it	lt
 80131ac:	460b      	movlt	r3, r1
 80131ae:	460c      	mov	r4, r1
 80131b0:	bfbc      	itt	lt
 80131b2:	464c      	movlt	r4, r9
 80131b4:	4699      	movlt	r9, r3
 80131b6:	6927      	ldr	r7, [r4, #16]
 80131b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80131bc:	68a3      	ldr	r3, [r4, #8]
 80131be:	6861      	ldr	r1, [r4, #4]
 80131c0:	eb07 060a 	add.w	r6, r7, sl
 80131c4:	42b3      	cmp	r3, r6
 80131c6:	b085      	sub	sp, #20
 80131c8:	bfb8      	it	lt
 80131ca:	3101      	addlt	r1, #1
 80131cc:	f7ff fe90 	bl	8012ef0 <_Balloc>
 80131d0:	b930      	cbnz	r0, 80131e0 <__multiply+0x44>
 80131d2:	4602      	mov	r2, r0
 80131d4:	4b44      	ldr	r3, [pc, #272]	; (80132e8 <__multiply+0x14c>)
 80131d6:	4845      	ldr	r0, [pc, #276]	; (80132ec <__multiply+0x150>)
 80131d8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80131dc:	f7fe fc3a 	bl	8011a54 <__assert_func>
 80131e0:	f100 0514 	add.w	r5, r0, #20
 80131e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80131e8:	462b      	mov	r3, r5
 80131ea:	2200      	movs	r2, #0
 80131ec:	4543      	cmp	r3, r8
 80131ee:	d321      	bcc.n	8013234 <__multiply+0x98>
 80131f0:	f104 0314 	add.w	r3, r4, #20
 80131f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80131f8:	f109 0314 	add.w	r3, r9, #20
 80131fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013200:	9202      	str	r2, [sp, #8]
 8013202:	1b3a      	subs	r2, r7, r4
 8013204:	3a15      	subs	r2, #21
 8013206:	f022 0203 	bic.w	r2, r2, #3
 801320a:	3204      	adds	r2, #4
 801320c:	f104 0115 	add.w	r1, r4, #21
 8013210:	428f      	cmp	r7, r1
 8013212:	bf38      	it	cc
 8013214:	2204      	movcc	r2, #4
 8013216:	9201      	str	r2, [sp, #4]
 8013218:	9a02      	ldr	r2, [sp, #8]
 801321a:	9303      	str	r3, [sp, #12]
 801321c:	429a      	cmp	r2, r3
 801321e:	d80c      	bhi.n	801323a <__multiply+0x9e>
 8013220:	2e00      	cmp	r6, #0
 8013222:	dd03      	ble.n	801322c <__multiply+0x90>
 8013224:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013228:	2b00      	cmp	r3, #0
 801322a:	d05b      	beq.n	80132e4 <__multiply+0x148>
 801322c:	6106      	str	r6, [r0, #16]
 801322e:	b005      	add	sp, #20
 8013230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013234:	f843 2b04 	str.w	r2, [r3], #4
 8013238:	e7d8      	b.n	80131ec <__multiply+0x50>
 801323a:	f8b3 a000 	ldrh.w	sl, [r3]
 801323e:	f1ba 0f00 	cmp.w	sl, #0
 8013242:	d024      	beq.n	801328e <__multiply+0xf2>
 8013244:	f104 0e14 	add.w	lr, r4, #20
 8013248:	46a9      	mov	r9, r5
 801324a:	f04f 0c00 	mov.w	ip, #0
 801324e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013252:	f8d9 1000 	ldr.w	r1, [r9]
 8013256:	fa1f fb82 	uxth.w	fp, r2
 801325a:	b289      	uxth	r1, r1
 801325c:	fb0a 110b 	mla	r1, sl, fp, r1
 8013260:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013264:	f8d9 2000 	ldr.w	r2, [r9]
 8013268:	4461      	add	r1, ip
 801326a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801326e:	fb0a c20b 	mla	r2, sl, fp, ip
 8013272:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013276:	b289      	uxth	r1, r1
 8013278:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801327c:	4577      	cmp	r7, lr
 801327e:	f849 1b04 	str.w	r1, [r9], #4
 8013282:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013286:	d8e2      	bhi.n	801324e <__multiply+0xb2>
 8013288:	9a01      	ldr	r2, [sp, #4]
 801328a:	f845 c002 	str.w	ip, [r5, r2]
 801328e:	9a03      	ldr	r2, [sp, #12]
 8013290:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013294:	3304      	adds	r3, #4
 8013296:	f1b9 0f00 	cmp.w	r9, #0
 801329a:	d021      	beq.n	80132e0 <__multiply+0x144>
 801329c:	6829      	ldr	r1, [r5, #0]
 801329e:	f104 0c14 	add.w	ip, r4, #20
 80132a2:	46ae      	mov	lr, r5
 80132a4:	f04f 0a00 	mov.w	sl, #0
 80132a8:	f8bc b000 	ldrh.w	fp, [ip]
 80132ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80132b0:	fb09 220b 	mla	r2, r9, fp, r2
 80132b4:	4452      	add	r2, sl
 80132b6:	b289      	uxth	r1, r1
 80132b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80132bc:	f84e 1b04 	str.w	r1, [lr], #4
 80132c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80132c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80132c8:	f8be 1000 	ldrh.w	r1, [lr]
 80132cc:	fb09 110a 	mla	r1, r9, sl, r1
 80132d0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80132d4:	4567      	cmp	r7, ip
 80132d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80132da:	d8e5      	bhi.n	80132a8 <__multiply+0x10c>
 80132dc:	9a01      	ldr	r2, [sp, #4]
 80132de:	50a9      	str	r1, [r5, r2]
 80132e0:	3504      	adds	r5, #4
 80132e2:	e799      	b.n	8013218 <__multiply+0x7c>
 80132e4:	3e01      	subs	r6, #1
 80132e6:	e79b      	b.n	8013220 <__multiply+0x84>
 80132e8:	08015b87 	.word	0x08015b87
 80132ec:	08015bf8 	.word	0x08015bf8

080132f0 <__pow5mult>:
 80132f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132f4:	4615      	mov	r5, r2
 80132f6:	f012 0203 	ands.w	r2, r2, #3
 80132fa:	4606      	mov	r6, r0
 80132fc:	460f      	mov	r7, r1
 80132fe:	d007      	beq.n	8013310 <__pow5mult+0x20>
 8013300:	4c25      	ldr	r4, [pc, #148]	; (8013398 <__pow5mult+0xa8>)
 8013302:	3a01      	subs	r2, #1
 8013304:	2300      	movs	r3, #0
 8013306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801330a:	f7ff fe53 	bl	8012fb4 <__multadd>
 801330e:	4607      	mov	r7, r0
 8013310:	10ad      	asrs	r5, r5, #2
 8013312:	d03d      	beq.n	8013390 <__pow5mult+0xa0>
 8013314:	69f4      	ldr	r4, [r6, #28]
 8013316:	b97c      	cbnz	r4, 8013338 <__pow5mult+0x48>
 8013318:	2010      	movs	r0, #16
 801331a:	f7fc fc17 	bl	800fb4c <malloc>
 801331e:	4602      	mov	r2, r0
 8013320:	61f0      	str	r0, [r6, #28]
 8013322:	b928      	cbnz	r0, 8013330 <__pow5mult+0x40>
 8013324:	4b1d      	ldr	r3, [pc, #116]	; (801339c <__pow5mult+0xac>)
 8013326:	481e      	ldr	r0, [pc, #120]	; (80133a0 <__pow5mult+0xb0>)
 8013328:	f240 11b3 	movw	r1, #435	; 0x1b3
 801332c:	f7fe fb92 	bl	8011a54 <__assert_func>
 8013330:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013334:	6004      	str	r4, [r0, #0]
 8013336:	60c4      	str	r4, [r0, #12]
 8013338:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801333c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013340:	b94c      	cbnz	r4, 8013356 <__pow5mult+0x66>
 8013342:	f240 2171 	movw	r1, #625	; 0x271
 8013346:	4630      	mov	r0, r6
 8013348:	f7ff ff12 	bl	8013170 <__i2b>
 801334c:	2300      	movs	r3, #0
 801334e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013352:	4604      	mov	r4, r0
 8013354:	6003      	str	r3, [r0, #0]
 8013356:	f04f 0900 	mov.w	r9, #0
 801335a:	07eb      	lsls	r3, r5, #31
 801335c:	d50a      	bpl.n	8013374 <__pow5mult+0x84>
 801335e:	4639      	mov	r1, r7
 8013360:	4622      	mov	r2, r4
 8013362:	4630      	mov	r0, r6
 8013364:	f7ff ff1a 	bl	801319c <__multiply>
 8013368:	4639      	mov	r1, r7
 801336a:	4680      	mov	r8, r0
 801336c:	4630      	mov	r0, r6
 801336e:	f7ff fdff 	bl	8012f70 <_Bfree>
 8013372:	4647      	mov	r7, r8
 8013374:	106d      	asrs	r5, r5, #1
 8013376:	d00b      	beq.n	8013390 <__pow5mult+0xa0>
 8013378:	6820      	ldr	r0, [r4, #0]
 801337a:	b938      	cbnz	r0, 801338c <__pow5mult+0x9c>
 801337c:	4622      	mov	r2, r4
 801337e:	4621      	mov	r1, r4
 8013380:	4630      	mov	r0, r6
 8013382:	f7ff ff0b 	bl	801319c <__multiply>
 8013386:	6020      	str	r0, [r4, #0]
 8013388:	f8c0 9000 	str.w	r9, [r0]
 801338c:	4604      	mov	r4, r0
 801338e:	e7e4      	b.n	801335a <__pow5mult+0x6a>
 8013390:	4638      	mov	r0, r7
 8013392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013396:	bf00      	nop
 8013398:	08015d48 	.word	0x08015d48
 801339c:	08015a6d 	.word	0x08015a6d
 80133a0:	08015bf8 	.word	0x08015bf8

080133a4 <__lshift>:
 80133a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133a8:	460c      	mov	r4, r1
 80133aa:	6849      	ldr	r1, [r1, #4]
 80133ac:	6923      	ldr	r3, [r4, #16]
 80133ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133b2:	68a3      	ldr	r3, [r4, #8]
 80133b4:	4607      	mov	r7, r0
 80133b6:	4691      	mov	r9, r2
 80133b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133bc:	f108 0601 	add.w	r6, r8, #1
 80133c0:	42b3      	cmp	r3, r6
 80133c2:	db0b      	blt.n	80133dc <__lshift+0x38>
 80133c4:	4638      	mov	r0, r7
 80133c6:	f7ff fd93 	bl	8012ef0 <_Balloc>
 80133ca:	4605      	mov	r5, r0
 80133cc:	b948      	cbnz	r0, 80133e2 <__lshift+0x3e>
 80133ce:	4602      	mov	r2, r0
 80133d0:	4b28      	ldr	r3, [pc, #160]	; (8013474 <__lshift+0xd0>)
 80133d2:	4829      	ldr	r0, [pc, #164]	; (8013478 <__lshift+0xd4>)
 80133d4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80133d8:	f7fe fb3c 	bl	8011a54 <__assert_func>
 80133dc:	3101      	adds	r1, #1
 80133de:	005b      	lsls	r3, r3, #1
 80133e0:	e7ee      	b.n	80133c0 <__lshift+0x1c>
 80133e2:	2300      	movs	r3, #0
 80133e4:	f100 0114 	add.w	r1, r0, #20
 80133e8:	f100 0210 	add.w	r2, r0, #16
 80133ec:	4618      	mov	r0, r3
 80133ee:	4553      	cmp	r3, sl
 80133f0:	db33      	blt.n	801345a <__lshift+0xb6>
 80133f2:	6920      	ldr	r0, [r4, #16]
 80133f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133f8:	f104 0314 	add.w	r3, r4, #20
 80133fc:	f019 091f 	ands.w	r9, r9, #31
 8013400:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013404:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013408:	d02b      	beq.n	8013462 <__lshift+0xbe>
 801340a:	f1c9 0e20 	rsb	lr, r9, #32
 801340e:	468a      	mov	sl, r1
 8013410:	2200      	movs	r2, #0
 8013412:	6818      	ldr	r0, [r3, #0]
 8013414:	fa00 f009 	lsl.w	r0, r0, r9
 8013418:	4310      	orrs	r0, r2
 801341a:	f84a 0b04 	str.w	r0, [sl], #4
 801341e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013422:	459c      	cmp	ip, r3
 8013424:	fa22 f20e 	lsr.w	r2, r2, lr
 8013428:	d8f3      	bhi.n	8013412 <__lshift+0x6e>
 801342a:	ebac 0304 	sub.w	r3, ip, r4
 801342e:	3b15      	subs	r3, #21
 8013430:	f023 0303 	bic.w	r3, r3, #3
 8013434:	3304      	adds	r3, #4
 8013436:	f104 0015 	add.w	r0, r4, #21
 801343a:	4584      	cmp	ip, r0
 801343c:	bf38      	it	cc
 801343e:	2304      	movcc	r3, #4
 8013440:	50ca      	str	r2, [r1, r3]
 8013442:	b10a      	cbz	r2, 8013448 <__lshift+0xa4>
 8013444:	f108 0602 	add.w	r6, r8, #2
 8013448:	3e01      	subs	r6, #1
 801344a:	4638      	mov	r0, r7
 801344c:	612e      	str	r6, [r5, #16]
 801344e:	4621      	mov	r1, r4
 8013450:	f7ff fd8e 	bl	8012f70 <_Bfree>
 8013454:	4628      	mov	r0, r5
 8013456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801345a:	f842 0f04 	str.w	r0, [r2, #4]!
 801345e:	3301      	adds	r3, #1
 8013460:	e7c5      	b.n	80133ee <__lshift+0x4a>
 8013462:	3904      	subs	r1, #4
 8013464:	f853 2b04 	ldr.w	r2, [r3], #4
 8013468:	f841 2f04 	str.w	r2, [r1, #4]!
 801346c:	459c      	cmp	ip, r3
 801346e:	d8f9      	bhi.n	8013464 <__lshift+0xc0>
 8013470:	e7ea      	b.n	8013448 <__lshift+0xa4>
 8013472:	bf00      	nop
 8013474:	08015b87 	.word	0x08015b87
 8013478:	08015bf8 	.word	0x08015bf8

0801347c <__mcmp>:
 801347c:	b530      	push	{r4, r5, lr}
 801347e:	6902      	ldr	r2, [r0, #16]
 8013480:	690c      	ldr	r4, [r1, #16]
 8013482:	1b12      	subs	r2, r2, r4
 8013484:	d10e      	bne.n	80134a4 <__mcmp+0x28>
 8013486:	f100 0314 	add.w	r3, r0, #20
 801348a:	3114      	adds	r1, #20
 801348c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013490:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013494:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013498:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801349c:	42a5      	cmp	r5, r4
 801349e:	d003      	beq.n	80134a8 <__mcmp+0x2c>
 80134a0:	d305      	bcc.n	80134ae <__mcmp+0x32>
 80134a2:	2201      	movs	r2, #1
 80134a4:	4610      	mov	r0, r2
 80134a6:	bd30      	pop	{r4, r5, pc}
 80134a8:	4283      	cmp	r3, r0
 80134aa:	d3f3      	bcc.n	8013494 <__mcmp+0x18>
 80134ac:	e7fa      	b.n	80134a4 <__mcmp+0x28>
 80134ae:	f04f 32ff 	mov.w	r2, #4294967295
 80134b2:	e7f7      	b.n	80134a4 <__mcmp+0x28>

080134b4 <__mdiff>:
 80134b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b8:	460c      	mov	r4, r1
 80134ba:	4606      	mov	r6, r0
 80134bc:	4611      	mov	r1, r2
 80134be:	4620      	mov	r0, r4
 80134c0:	4690      	mov	r8, r2
 80134c2:	f7ff ffdb 	bl	801347c <__mcmp>
 80134c6:	1e05      	subs	r5, r0, #0
 80134c8:	d110      	bne.n	80134ec <__mdiff+0x38>
 80134ca:	4629      	mov	r1, r5
 80134cc:	4630      	mov	r0, r6
 80134ce:	f7ff fd0f 	bl	8012ef0 <_Balloc>
 80134d2:	b930      	cbnz	r0, 80134e2 <__mdiff+0x2e>
 80134d4:	4b3a      	ldr	r3, [pc, #232]	; (80135c0 <__mdiff+0x10c>)
 80134d6:	4602      	mov	r2, r0
 80134d8:	f240 2137 	movw	r1, #567	; 0x237
 80134dc:	4839      	ldr	r0, [pc, #228]	; (80135c4 <__mdiff+0x110>)
 80134de:	f7fe fab9 	bl	8011a54 <__assert_func>
 80134e2:	2301      	movs	r3, #1
 80134e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134ec:	bfa4      	itt	ge
 80134ee:	4643      	movge	r3, r8
 80134f0:	46a0      	movge	r8, r4
 80134f2:	4630      	mov	r0, r6
 80134f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80134f8:	bfa6      	itte	ge
 80134fa:	461c      	movge	r4, r3
 80134fc:	2500      	movge	r5, #0
 80134fe:	2501      	movlt	r5, #1
 8013500:	f7ff fcf6 	bl	8012ef0 <_Balloc>
 8013504:	b920      	cbnz	r0, 8013510 <__mdiff+0x5c>
 8013506:	4b2e      	ldr	r3, [pc, #184]	; (80135c0 <__mdiff+0x10c>)
 8013508:	4602      	mov	r2, r0
 801350a:	f240 2145 	movw	r1, #581	; 0x245
 801350e:	e7e5      	b.n	80134dc <__mdiff+0x28>
 8013510:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013514:	6926      	ldr	r6, [r4, #16]
 8013516:	60c5      	str	r5, [r0, #12]
 8013518:	f104 0914 	add.w	r9, r4, #20
 801351c:	f108 0514 	add.w	r5, r8, #20
 8013520:	f100 0e14 	add.w	lr, r0, #20
 8013524:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013528:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801352c:	f108 0210 	add.w	r2, r8, #16
 8013530:	46f2      	mov	sl, lr
 8013532:	2100      	movs	r1, #0
 8013534:	f859 3b04 	ldr.w	r3, [r9], #4
 8013538:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801353c:	fa11 f88b 	uxtah	r8, r1, fp
 8013540:	b299      	uxth	r1, r3
 8013542:	0c1b      	lsrs	r3, r3, #16
 8013544:	eba8 0801 	sub.w	r8, r8, r1
 8013548:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801354c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013550:	fa1f f888 	uxth.w	r8, r8
 8013554:	1419      	asrs	r1, r3, #16
 8013556:	454e      	cmp	r6, r9
 8013558:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801355c:	f84a 3b04 	str.w	r3, [sl], #4
 8013560:	d8e8      	bhi.n	8013534 <__mdiff+0x80>
 8013562:	1b33      	subs	r3, r6, r4
 8013564:	3b15      	subs	r3, #21
 8013566:	f023 0303 	bic.w	r3, r3, #3
 801356a:	3304      	adds	r3, #4
 801356c:	3415      	adds	r4, #21
 801356e:	42a6      	cmp	r6, r4
 8013570:	bf38      	it	cc
 8013572:	2304      	movcc	r3, #4
 8013574:	441d      	add	r5, r3
 8013576:	4473      	add	r3, lr
 8013578:	469e      	mov	lr, r3
 801357a:	462e      	mov	r6, r5
 801357c:	4566      	cmp	r6, ip
 801357e:	d30e      	bcc.n	801359e <__mdiff+0xea>
 8013580:	f10c 0203 	add.w	r2, ip, #3
 8013584:	1b52      	subs	r2, r2, r5
 8013586:	f022 0203 	bic.w	r2, r2, #3
 801358a:	3d03      	subs	r5, #3
 801358c:	45ac      	cmp	ip, r5
 801358e:	bf38      	it	cc
 8013590:	2200      	movcc	r2, #0
 8013592:	4413      	add	r3, r2
 8013594:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013598:	b17a      	cbz	r2, 80135ba <__mdiff+0x106>
 801359a:	6107      	str	r7, [r0, #16]
 801359c:	e7a4      	b.n	80134e8 <__mdiff+0x34>
 801359e:	f856 8b04 	ldr.w	r8, [r6], #4
 80135a2:	fa11 f288 	uxtah	r2, r1, r8
 80135a6:	1414      	asrs	r4, r2, #16
 80135a8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80135ac:	b292      	uxth	r2, r2
 80135ae:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80135b2:	f84e 2b04 	str.w	r2, [lr], #4
 80135b6:	1421      	asrs	r1, r4, #16
 80135b8:	e7e0      	b.n	801357c <__mdiff+0xc8>
 80135ba:	3f01      	subs	r7, #1
 80135bc:	e7ea      	b.n	8013594 <__mdiff+0xe0>
 80135be:	bf00      	nop
 80135c0:	08015b87 	.word	0x08015b87
 80135c4:	08015bf8 	.word	0x08015bf8

080135c8 <__ulp>:
 80135c8:	b082      	sub	sp, #8
 80135ca:	ed8d 0b00 	vstr	d0, [sp]
 80135ce:	9a01      	ldr	r2, [sp, #4]
 80135d0:	4b0f      	ldr	r3, [pc, #60]	; (8013610 <__ulp+0x48>)
 80135d2:	4013      	ands	r3, r2
 80135d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80135d8:	2b00      	cmp	r3, #0
 80135da:	dc08      	bgt.n	80135ee <__ulp+0x26>
 80135dc:	425b      	negs	r3, r3
 80135de:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80135e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80135e6:	da04      	bge.n	80135f2 <__ulp+0x2a>
 80135e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80135ec:	4113      	asrs	r3, r2
 80135ee:	2200      	movs	r2, #0
 80135f0:	e008      	b.n	8013604 <__ulp+0x3c>
 80135f2:	f1a2 0314 	sub.w	r3, r2, #20
 80135f6:	2b1e      	cmp	r3, #30
 80135f8:	bfda      	itte	le
 80135fa:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80135fe:	40da      	lsrle	r2, r3
 8013600:	2201      	movgt	r2, #1
 8013602:	2300      	movs	r3, #0
 8013604:	4619      	mov	r1, r3
 8013606:	4610      	mov	r0, r2
 8013608:	ec41 0b10 	vmov	d0, r0, r1
 801360c:	b002      	add	sp, #8
 801360e:	4770      	bx	lr
 8013610:	7ff00000 	.word	0x7ff00000

08013614 <__b2d>:
 8013614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013618:	6906      	ldr	r6, [r0, #16]
 801361a:	f100 0814 	add.w	r8, r0, #20
 801361e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013622:	1f37      	subs	r7, r6, #4
 8013624:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013628:	4610      	mov	r0, r2
 801362a:	f7ff fd53 	bl	80130d4 <__hi0bits>
 801362e:	f1c0 0320 	rsb	r3, r0, #32
 8013632:	280a      	cmp	r0, #10
 8013634:	600b      	str	r3, [r1, #0]
 8013636:	491b      	ldr	r1, [pc, #108]	; (80136a4 <__b2d+0x90>)
 8013638:	dc15      	bgt.n	8013666 <__b2d+0x52>
 801363a:	f1c0 0c0b 	rsb	ip, r0, #11
 801363e:	fa22 f30c 	lsr.w	r3, r2, ip
 8013642:	45b8      	cmp	r8, r7
 8013644:	ea43 0501 	orr.w	r5, r3, r1
 8013648:	bf34      	ite	cc
 801364a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801364e:	2300      	movcs	r3, #0
 8013650:	3015      	adds	r0, #21
 8013652:	fa02 f000 	lsl.w	r0, r2, r0
 8013656:	fa23 f30c 	lsr.w	r3, r3, ip
 801365a:	4303      	orrs	r3, r0
 801365c:	461c      	mov	r4, r3
 801365e:	ec45 4b10 	vmov	d0, r4, r5
 8013662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013666:	45b8      	cmp	r8, r7
 8013668:	bf3a      	itte	cc
 801366a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801366e:	f1a6 0708 	subcc.w	r7, r6, #8
 8013672:	2300      	movcs	r3, #0
 8013674:	380b      	subs	r0, #11
 8013676:	d012      	beq.n	801369e <__b2d+0x8a>
 8013678:	f1c0 0120 	rsb	r1, r0, #32
 801367c:	fa23 f401 	lsr.w	r4, r3, r1
 8013680:	4082      	lsls	r2, r0
 8013682:	4322      	orrs	r2, r4
 8013684:	4547      	cmp	r7, r8
 8013686:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801368a:	bf8c      	ite	hi
 801368c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013690:	2200      	movls	r2, #0
 8013692:	4083      	lsls	r3, r0
 8013694:	40ca      	lsrs	r2, r1
 8013696:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801369a:	4313      	orrs	r3, r2
 801369c:	e7de      	b.n	801365c <__b2d+0x48>
 801369e:	ea42 0501 	orr.w	r5, r2, r1
 80136a2:	e7db      	b.n	801365c <__b2d+0x48>
 80136a4:	3ff00000 	.word	0x3ff00000

080136a8 <__d2b>:
 80136a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136ac:	460f      	mov	r7, r1
 80136ae:	2101      	movs	r1, #1
 80136b0:	ec59 8b10 	vmov	r8, r9, d0
 80136b4:	4616      	mov	r6, r2
 80136b6:	f7ff fc1b 	bl	8012ef0 <_Balloc>
 80136ba:	4604      	mov	r4, r0
 80136bc:	b930      	cbnz	r0, 80136cc <__d2b+0x24>
 80136be:	4602      	mov	r2, r0
 80136c0:	4b24      	ldr	r3, [pc, #144]	; (8013754 <__d2b+0xac>)
 80136c2:	4825      	ldr	r0, [pc, #148]	; (8013758 <__d2b+0xb0>)
 80136c4:	f240 310f 	movw	r1, #783	; 0x30f
 80136c8:	f7fe f9c4 	bl	8011a54 <__assert_func>
 80136cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80136d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80136d4:	bb2d      	cbnz	r5, 8013722 <__d2b+0x7a>
 80136d6:	9301      	str	r3, [sp, #4]
 80136d8:	f1b8 0300 	subs.w	r3, r8, #0
 80136dc:	d026      	beq.n	801372c <__d2b+0x84>
 80136de:	4668      	mov	r0, sp
 80136e0:	9300      	str	r3, [sp, #0]
 80136e2:	f7ff fd17 	bl	8013114 <__lo0bits>
 80136e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80136ea:	b1e8      	cbz	r0, 8013728 <__d2b+0x80>
 80136ec:	f1c0 0320 	rsb	r3, r0, #32
 80136f0:	fa02 f303 	lsl.w	r3, r2, r3
 80136f4:	430b      	orrs	r3, r1
 80136f6:	40c2      	lsrs	r2, r0
 80136f8:	6163      	str	r3, [r4, #20]
 80136fa:	9201      	str	r2, [sp, #4]
 80136fc:	9b01      	ldr	r3, [sp, #4]
 80136fe:	61a3      	str	r3, [r4, #24]
 8013700:	2b00      	cmp	r3, #0
 8013702:	bf14      	ite	ne
 8013704:	2202      	movne	r2, #2
 8013706:	2201      	moveq	r2, #1
 8013708:	6122      	str	r2, [r4, #16]
 801370a:	b1bd      	cbz	r5, 801373c <__d2b+0x94>
 801370c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013710:	4405      	add	r5, r0
 8013712:	603d      	str	r5, [r7, #0]
 8013714:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013718:	6030      	str	r0, [r6, #0]
 801371a:	4620      	mov	r0, r4
 801371c:	b003      	add	sp, #12
 801371e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013726:	e7d6      	b.n	80136d6 <__d2b+0x2e>
 8013728:	6161      	str	r1, [r4, #20]
 801372a:	e7e7      	b.n	80136fc <__d2b+0x54>
 801372c:	a801      	add	r0, sp, #4
 801372e:	f7ff fcf1 	bl	8013114 <__lo0bits>
 8013732:	9b01      	ldr	r3, [sp, #4]
 8013734:	6163      	str	r3, [r4, #20]
 8013736:	3020      	adds	r0, #32
 8013738:	2201      	movs	r2, #1
 801373a:	e7e5      	b.n	8013708 <__d2b+0x60>
 801373c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013740:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013744:	6038      	str	r0, [r7, #0]
 8013746:	6918      	ldr	r0, [r3, #16]
 8013748:	f7ff fcc4 	bl	80130d4 <__hi0bits>
 801374c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013750:	e7e2      	b.n	8013718 <__d2b+0x70>
 8013752:	bf00      	nop
 8013754:	08015b87 	.word	0x08015b87
 8013758:	08015bf8 	.word	0x08015bf8

0801375c <__ratio>:
 801375c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013760:	4688      	mov	r8, r1
 8013762:	4669      	mov	r1, sp
 8013764:	4681      	mov	r9, r0
 8013766:	f7ff ff55 	bl	8013614 <__b2d>
 801376a:	a901      	add	r1, sp, #4
 801376c:	4640      	mov	r0, r8
 801376e:	ec55 4b10 	vmov	r4, r5, d0
 8013772:	f7ff ff4f 	bl	8013614 <__b2d>
 8013776:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801377a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801377e:	eba3 0c02 	sub.w	ip, r3, r2
 8013782:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013786:	1a9b      	subs	r3, r3, r2
 8013788:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801378c:	ec51 0b10 	vmov	r0, r1, d0
 8013790:	2b00      	cmp	r3, #0
 8013792:	bfd6      	itet	le
 8013794:	460a      	movle	r2, r1
 8013796:	462a      	movgt	r2, r5
 8013798:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801379c:	468b      	mov	fp, r1
 801379e:	462f      	mov	r7, r5
 80137a0:	bfd4      	ite	le
 80137a2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80137a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80137aa:	4620      	mov	r0, r4
 80137ac:	ee10 2a10 	vmov	r2, s0
 80137b0:	465b      	mov	r3, fp
 80137b2:	4639      	mov	r1, r7
 80137b4:	f7ed f84a 	bl	800084c <__aeabi_ddiv>
 80137b8:	ec41 0b10 	vmov	d0, r0, r1
 80137bc:	b003      	add	sp, #12
 80137be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080137c2 <__copybits>:
 80137c2:	3901      	subs	r1, #1
 80137c4:	b570      	push	{r4, r5, r6, lr}
 80137c6:	1149      	asrs	r1, r1, #5
 80137c8:	6914      	ldr	r4, [r2, #16]
 80137ca:	3101      	adds	r1, #1
 80137cc:	f102 0314 	add.w	r3, r2, #20
 80137d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80137d4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80137d8:	1f05      	subs	r5, r0, #4
 80137da:	42a3      	cmp	r3, r4
 80137dc:	d30c      	bcc.n	80137f8 <__copybits+0x36>
 80137de:	1aa3      	subs	r3, r4, r2
 80137e0:	3b11      	subs	r3, #17
 80137e2:	f023 0303 	bic.w	r3, r3, #3
 80137e6:	3211      	adds	r2, #17
 80137e8:	42a2      	cmp	r2, r4
 80137ea:	bf88      	it	hi
 80137ec:	2300      	movhi	r3, #0
 80137ee:	4418      	add	r0, r3
 80137f0:	2300      	movs	r3, #0
 80137f2:	4288      	cmp	r0, r1
 80137f4:	d305      	bcc.n	8013802 <__copybits+0x40>
 80137f6:	bd70      	pop	{r4, r5, r6, pc}
 80137f8:	f853 6b04 	ldr.w	r6, [r3], #4
 80137fc:	f845 6f04 	str.w	r6, [r5, #4]!
 8013800:	e7eb      	b.n	80137da <__copybits+0x18>
 8013802:	f840 3b04 	str.w	r3, [r0], #4
 8013806:	e7f4      	b.n	80137f2 <__copybits+0x30>

08013808 <__any_on>:
 8013808:	f100 0214 	add.w	r2, r0, #20
 801380c:	6900      	ldr	r0, [r0, #16]
 801380e:	114b      	asrs	r3, r1, #5
 8013810:	4298      	cmp	r0, r3
 8013812:	b510      	push	{r4, lr}
 8013814:	db11      	blt.n	801383a <__any_on+0x32>
 8013816:	dd0a      	ble.n	801382e <__any_on+0x26>
 8013818:	f011 011f 	ands.w	r1, r1, #31
 801381c:	d007      	beq.n	801382e <__any_on+0x26>
 801381e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013822:	fa24 f001 	lsr.w	r0, r4, r1
 8013826:	fa00 f101 	lsl.w	r1, r0, r1
 801382a:	428c      	cmp	r4, r1
 801382c:	d10b      	bne.n	8013846 <__any_on+0x3e>
 801382e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013832:	4293      	cmp	r3, r2
 8013834:	d803      	bhi.n	801383e <__any_on+0x36>
 8013836:	2000      	movs	r0, #0
 8013838:	bd10      	pop	{r4, pc}
 801383a:	4603      	mov	r3, r0
 801383c:	e7f7      	b.n	801382e <__any_on+0x26>
 801383e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013842:	2900      	cmp	r1, #0
 8013844:	d0f5      	beq.n	8013832 <__any_on+0x2a>
 8013846:	2001      	movs	r0, #1
 8013848:	e7f6      	b.n	8013838 <__any_on+0x30>

0801384a <__ascii_wctomb>:
 801384a:	b149      	cbz	r1, 8013860 <__ascii_wctomb+0x16>
 801384c:	2aff      	cmp	r2, #255	; 0xff
 801384e:	bf85      	ittet	hi
 8013850:	238a      	movhi	r3, #138	; 0x8a
 8013852:	6003      	strhi	r3, [r0, #0]
 8013854:	700a      	strbls	r2, [r1, #0]
 8013856:	f04f 30ff 	movhi.w	r0, #4294967295
 801385a:	bf98      	it	ls
 801385c:	2001      	movls	r0, #1
 801385e:	4770      	bx	lr
 8013860:	4608      	mov	r0, r1
 8013862:	4770      	bx	lr

08013864 <__ssputs_r>:
 8013864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013868:	688e      	ldr	r6, [r1, #8]
 801386a:	461f      	mov	r7, r3
 801386c:	42be      	cmp	r6, r7
 801386e:	680b      	ldr	r3, [r1, #0]
 8013870:	4682      	mov	sl, r0
 8013872:	460c      	mov	r4, r1
 8013874:	4690      	mov	r8, r2
 8013876:	d82c      	bhi.n	80138d2 <__ssputs_r+0x6e>
 8013878:	898a      	ldrh	r2, [r1, #12]
 801387a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801387e:	d026      	beq.n	80138ce <__ssputs_r+0x6a>
 8013880:	6965      	ldr	r5, [r4, #20]
 8013882:	6909      	ldr	r1, [r1, #16]
 8013884:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013888:	eba3 0901 	sub.w	r9, r3, r1
 801388c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013890:	1c7b      	adds	r3, r7, #1
 8013892:	444b      	add	r3, r9
 8013894:	106d      	asrs	r5, r5, #1
 8013896:	429d      	cmp	r5, r3
 8013898:	bf38      	it	cc
 801389a:	461d      	movcc	r5, r3
 801389c:	0553      	lsls	r3, r2, #21
 801389e:	d527      	bpl.n	80138f0 <__ssputs_r+0x8c>
 80138a0:	4629      	mov	r1, r5
 80138a2:	f7fc f983 	bl	800fbac <_malloc_r>
 80138a6:	4606      	mov	r6, r0
 80138a8:	b360      	cbz	r0, 8013904 <__ssputs_r+0xa0>
 80138aa:	6921      	ldr	r1, [r4, #16]
 80138ac:	464a      	mov	r2, r9
 80138ae:	f7fe f8b2 	bl	8011a16 <memcpy>
 80138b2:	89a3      	ldrh	r3, [r4, #12]
 80138b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80138b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80138bc:	81a3      	strh	r3, [r4, #12]
 80138be:	6126      	str	r6, [r4, #16]
 80138c0:	6165      	str	r5, [r4, #20]
 80138c2:	444e      	add	r6, r9
 80138c4:	eba5 0509 	sub.w	r5, r5, r9
 80138c8:	6026      	str	r6, [r4, #0]
 80138ca:	60a5      	str	r5, [r4, #8]
 80138cc:	463e      	mov	r6, r7
 80138ce:	42be      	cmp	r6, r7
 80138d0:	d900      	bls.n	80138d4 <__ssputs_r+0x70>
 80138d2:	463e      	mov	r6, r7
 80138d4:	6820      	ldr	r0, [r4, #0]
 80138d6:	4632      	mov	r2, r6
 80138d8:	4641      	mov	r1, r8
 80138da:	f000 fb81 	bl	8013fe0 <memmove>
 80138de:	68a3      	ldr	r3, [r4, #8]
 80138e0:	1b9b      	subs	r3, r3, r6
 80138e2:	60a3      	str	r3, [r4, #8]
 80138e4:	6823      	ldr	r3, [r4, #0]
 80138e6:	4433      	add	r3, r6
 80138e8:	6023      	str	r3, [r4, #0]
 80138ea:	2000      	movs	r0, #0
 80138ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138f0:	462a      	mov	r2, r5
 80138f2:	f000 fbce 	bl	8014092 <_realloc_r>
 80138f6:	4606      	mov	r6, r0
 80138f8:	2800      	cmp	r0, #0
 80138fa:	d1e0      	bne.n	80138be <__ssputs_r+0x5a>
 80138fc:	6921      	ldr	r1, [r4, #16]
 80138fe:	4650      	mov	r0, sl
 8013900:	f7fe ff40 	bl	8012784 <_free_r>
 8013904:	230c      	movs	r3, #12
 8013906:	f8ca 3000 	str.w	r3, [sl]
 801390a:	89a3      	ldrh	r3, [r4, #12]
 801390c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013910:	81a3      	strh	r3, [r4, #12]
 8013912:	f04f 30ff 	mov.w	r0, #4294967295
 8013916:	e7e9      	b.n	80138ec <__ssputs_r+0x88>

08013918 <_svfiprintf_r>:
 8013918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801391c:	4698      	mov	r8, r3
 801391e:	898b      	ldrh	r3, [r1, #12]
 8013920:	061b      	lsls	r3, r3, #24
 8013922:	b09d      	sub	sp, #116	; 0x74
 8013924:	4607      	mov	r7, r0
 8013926:	460d      	mov	r5, r1
 8013928:	4614      	mov	r4, r2
 801392a:	d50e      	bpl.n	801394a <_svfiprintf_r+0x32>
 801392c:	690b      	ldr	r3, [r1, #16]
 801392e:	b963      	cbnz	r3, 801394a <_svfiprintf_r+0x32>
 8013930:	2140      	movs	r1, #64	; 0x40
 8013932:	f7fc f93b 	bl	800fbac <_malloc_r>
 8013936:	6028      	str	r0, [r5, #0]
 8013938:	6128      	str	r0, [r5, #16]
 801393a:	b920      	cbnz	r0, 8013946 <_svfiprintf_r+0x2e>
 801393c:	230c      	movs	r3, #12
 801393e:	603b      	str	r3, [r7, #0]
 8013940:	f04f 30ff 	mov.w	r0, #4294967295
 8013944:	e0d0      	b.n	8013ae8 <_svfiprintf_r+0x1d0>
 8013946:	2340      	movs	r3, #64	; 0x40
 8013948:	616b      	str	r3, [r5, #20]
 801394a:	2300      	movs	r3, #0
 801394c:	9309      	str	r3, [sp, #36]	; 0x24
 801394e:	2320      	movs	r3, #32
 8013950:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013954:	f8cd 800c 	str.w	r8, [sp, #12]
 8013958:	2330      	movs	r3, #48	; 0x30
 801395a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013b00 <_svfiprintf_r+0x1e8>
 801395e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013962:	f04f 0901 	mov.w	r9, #1
 8013966:	4623      	mov	r3, r4
 8013968:	469a      	mov	sl, r3
 801396a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801396e:	b10a      	cbz	r2, 8013974 <_svfiprintf_r+0x5c>
 8013970:	2a25      	cmp	r2, #37	; 0x25
 8013972:	d1f9      	bne.n	8013968 <_svfiprintf_r+0x50>
 8013974:	ebba 0b04 	subs.w	fp, sl, r4
 8013978:	d00b      	beq.n	8013992 <_svfiprintf_r+0x7a>
 801397a:	465b      	mov	r3, fp
 801397c:	4622      	mov	r2, r4
 801397e:	4629      	mov	r1, r5
 8013980:	4638      	mov	r0, r7
 8013982:	f7ff ff6f 	bl	8013864 <__ssputs_r>
 8013986:	3001      	adds	r0, #1
 8013988:	f000 80a9 	beq.w	8013ade <_svfiprintf_r+0x1c6>
 801398c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801398e:	445a      	add	r2, fp
 8013990:	9209      	str	r2, [sp, #36]	; 0x24
 8013992:	f89a 3000 	ldrb.w	r3, [sl]
 8013996:	2b00      	cmp	r3, #0
 8013998:	f000 80a1 	beq.w	8013ade <_svfiprintf_r+0x1c6>
 801399c:	2300      	movs	r3, #0
 801399e:	f04f 32ff 	mov.w	r2, #4294967295
 80139a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80139a6:	f10a 0a01 	add.w	sl, sl, #1
 80139aa:	9304      	str	r3, [sp, #16]
 80139ac:	9307      	str	r3, [sp, #28]
 80139ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80139b2:	931a      	str	r3, [sp, #104]	; 0x68
 80139b4:	4654      	mov	r4, sl
 80139b6:	2205      	movs	r2, #5
 80139b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139bc:	4850      	ldr	r0, [pc, #320]	; (8013b00 <_svfiprintf_r+0x1e8>)
 80139be:	f7ec fc07 	bl	80001d0 <memchr>
 80139c2:	9a04      	ldr	r2, [sp, #16]
 80139c4:	b9d8      	cbnz	r0, 80139fe <_svfiprintf_r+0xe6>
 80139c6:	06d0      	lsls	r0, r2, #27
 80139c8:	bf44      	itt	mi
 80139ca:	2320      	movmi	r3, #32
 80139cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80139d0:	0711      	lsls	r1, r2, #28
 80139d2:	bf44      	itt	mi
 80139d4:	232b      	movmi	r3, #43	; 0x2b
 80139d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80139da:	f89a 3000 	ldrb.w	r3, [sl]
 80139de:	2b2a      	cmp	r3, #42	; 0x2a
 80139e0:	d015      	beq.n	8013a0e <_svfiprintf_r+0xf6>
 80139e2:	9a07      	ldr	r2, [sp, #28]
 80139e4:	4654      	mov	r4, sl
 80139e6:	2000      	movs	r0, #0
 80139e8:	f04f 0c0a 	mov.w	ip, #10
 80139ec:	4621      	mov	r1, r4
 80139ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80139f2:	3b30      	subs	r3, #48	; 0x30
 80139f4:	2b09      	cmp	r3, #9
 80139f6:	d94d      	bls.n	8013a94 <_svfiprintf_r+0x17c>
 80139f8:	b1b0      	cbz	r0, 8013a28 <_svfiprintf_r+0x110>
 80139fa:	9207      	str	r2, [sp, #28]
 80139fc:	e014      	b.n	8013a28 <_svfiprintf_r+0x110>
 80139fe:	eba0 0308 	sub.w	r3, r0, r8
 8013a02:	fa09 f303 	lsl.w	r3, r9, r3
 8013a06:	4313      	orrs	r3, r2
 8013a08:	9304      	str	r3, [sp, #16]
 8013a0a:	46a2      	mov	sl, r4
 8013a0c:	e7d2      	b.n	80139b4 <_svfiprintf_r+0x9c>
 8013a0e:	9b03      	ldr	r3, [sp, #12]
 8013a10:	1d19      	adds	r1, r3, #4
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	9103      	str	r1, [sp, #12]
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	bfbb      	ittet	lt
 8013a1a:	425b      	neglt	r3, r3
 8013a1c:	f042 0202 	orrlt.w	r2, r2, #2
 8013a20:	9307      	strge	r3, [sp, #28]
 8013a22:	9307      	strlt	r3, [sp, #28]
 8013a24:	bfb8      	it	lt
 8013a26:	9204      	strlt	r2, [sp, #16]
 8013a28:	7823      	ldrb	r3, [r4, #0]
 8013a2a:	2b2e      	cmp	r3, #46	; 0x2e
 8013a2c:	d10c      	bne.n	8013a48 <_svfiprintf_r+0x130>
 8013a2e:	7863      	ldrb	r3, [r4, #1]
 8013a30:	2b2a      	cmp	r3, #42	; 0x2a
 8013a32:	d134      	bne.n	8013a9e <_svfiprintf_r+0x186>
 8013a34:	9b03      	ldr	r3, [sp, #12]
 8013a36:	1d1a      	adds	r2, r3, #4
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	9203      	str	r2, [sp, #12]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	bfb8      	it	lt
 8013a40:	f04f 33ff 	movlt.w	r3, #4294967295
 8013a44:	3402      	adds	r4, #2
 8013a46:	9305      	str	r3, [sp, #20]
 8013a48:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013b10 <_svfiprintf_r+0x1f8>
 8013a4c:	7821      	ldrb	r1, [r4, #0]
 8013a4e:	2203      	movs	r2, #3
 8013a50:	4650      	mov	r0, sl
 8013a52:	f7ec fbbd 	bl	80001d0 <memchr>
 8013a56:	b138      	cbz	r0, 8013a68 <_svfiprintf_r+0x150>
 8013a58:	9b04      	ldr	r3, [sp, #16]
 8013a5a:	eba0 000a 	sub.w	r0, r0, sl
 8013a5e:	2240      	movs	r2, #64	; 0x40
 8013a60:	4082      	lsls	r2, r0
 8013a62:	4313      	orrs	r3, r2
 8013a64:	3401      	adds	r4, #1
 8013a66:	9304      	str	r3, [sp, #16]
 8013a68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a6c:	4825      	ldr	r0, [pc, #148]	; (8013b04 <_svfiprintf_r+0x1ec>)
 8013a6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013a72:	2206      	movs	r2, #6
 8013a74:	f7ec fbac 	bl	80001d0 <memchr>
 8013a78:	2800      	cmp	r0, #0
 8013a7a:	d038      	beq.n	8013aee <_svfiprintf_r+0x1d6>
 8013a7c:	4b22      	ldr	r3, [pc, #136]	; (8013b08 <_svfiprintf_r+0x1f0>)
 8013a7e:	bb1b      	cbnz	r3, 8013ac8 <_svfiprintf_r+0x1b0>
 8013a80:	9b03      	ldr	r3, [sp, #12]
 8013a82:	3307      	adds	r3, #7
 8013a84:	f023 0307 	bic.w	r3, r3, #7
 8013a88:	3308      	adds	r3, #8
 8013a8a:	9303      	str	r3, [sp, #12]
 8013a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a8e:	4433      	add	r3, r6
 8013a90:	9309      	str	r3, [sp, #36]	; 0x24
 8013a92:	e768      	b.n	8013966 <_svfiprintf_r+0x4e>
 8013a94:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a98:	460c      	mov	r4, r1
 8013a9a:	2001      	movs	r0, #1
 8013a9c:	e7a6      	b.n	80139ec <_svfiprintf_r+0xd4>
 8013a9e:	2300      	movs	r3, #0
 8013aa0:	3401      	adds	r4, #1
 8013aa2:	9305      	str	r3, [sp, #20]
 8013aa4:	4619      	mov	r1, r3
 8013aa6:	f04f 0c0a 	mov.w	ip, #10
 8013aaa:	4620      	mov	r0, r4
 8013aac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ab0:	3a30      	subs	r2, #48	; 0x30
 8013ab2:	2a09      	cmp	r2, #9
 8013ab4:	d903      	bls.n	8013abe <_svfiprintf_r+0x1a6>
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d0c6      	beq.n	8013a48 <_svfiprintf_r+0x130>
 8013aba:	9105      	str	r1, [sp, #20]
 8013abc:	e7c4      	b.n	8013a48 <_svfiprintf_r+0x130>
 8013abe:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ac2:	4604      	mov	r4, r0
 8013ac4:	2301      	movs	r3, #1
 8013ac6:	e7f0      	b.n	8013aaa <_svfiprintf_r+0x192>
 8013ac8:	ab03      	add	r3, sp, #12
 8013aca:	9300      	str	r3, [sp, #0]
 8013acc:	462a      	mov	r2, r5
 8013ace:	4b0f      	ldr	r3, [pc, #60]	; (8013b0c <_svfiprintf_r+0x1f4>)
 8013ad0:	a904      	add	r1, sp, #16
 8013ad2:	4638      	mov	r0, r7
 8013ad4:	f7fd f896 	bl	8010c04 <_printf_float>
 8013ad8:	1c42      	adds	r2, r0, #1
 8013ada:	4606      	mov	r6, r0
 8013adc:	d1d6      	bne.n	8013a8c <_svfiprintf_r+0x174>
 8013ade:	89ab      	ldrh	r3, [r5, #12]
 8013ae0:	065b      	lsls	r3, r3, #25
 8013ae2:	f53f af2d 	bmi.w	8013940 <_svfiprintf_r+0x28>
 8013ae6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013ae8:	b01d      	add	sp, #116	; 0x74
 8013aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013aee:	ab03      	add	r3, sp, #12
 8013af0:	9300      	str	r3, [sp, #0]
 8013af2:	462a      	mov	r2, r5
 8013af4:	4b05      	ldr	r3, [pc, #20]	; (8013b0c <_svfiprintf_r+0x1f4>)
 8013af6:	a904      	add	r1, sp, #16
 8013af8:	4638      	mov	r0, r7
 8013afa:	f7fd fb27 	bl	801114c <_printf_i>
 8013afe:	e7eb      	b.n	8013ad8 <_svfiprintf_r+0x1c0>
 8013b00:	08015d54 	.word	0x08015d54
 8013b04:	08015d5e 	.word	0x08015d5e
 8013b08:	08010c05 	.word	0x08010c05
 8013b0c:	08013865 	.word	0x08013865
 8013b10:	08015d5a 	.word	0x08015d5a

08013b14 <__sfputc_r>:
 8013b14:	6893      	ldr	r3, [r2, #8]
 8013b16:	3b01      	subs	r3, #1
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	b410      	push	{r4}
 8013b1c:	6093      	str	r3, [r2, #8]
 8013b1e:	da08      	bge.n	8013b32 <__sfputc_r+0x1e>
 8013b20:	6994      	ldr	r4, [r2, #24]
 8013b22:	42a3      	cmp	r3, r4
 8013b24:	db01      	blt.n	8013b2a <__sfputc_r+0x16>
 8013b26:	290a      	cmp	r1, #10
 8013b28:	d103      	bne.n	8013b32 <__sfputc_r+0x1e>
 8013b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b2e:	f7fd bdc2 	b.w	80116b6 <__swbuf_r>
 8013b32:	6813      	ldr	r3, [r2, #0]
 8013b34:	1c58      	adds	r0, r3, #1
 8013b36:	6010      	str	r0, [r2, #0]
 8013b38:	7019      	strb	r1, [r3, #0]
 8013b3a:	4608      	mov	r0, r1
 8013b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b40:	4770      	bx	lr

08013b42 <__sfputs_r>:
 8013b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b44:	4606      	mov	r6, r0
 8013b46:	460f      	mov	r7, r1
 8013b48:	4614      	mov	r4, r2
 8013b4a:	18d5      	adds	r5, r2, r3
 8013b4c:	42ac      	cmp	r4, r5
 8013b4e:	d101      	bne.n	8013b54 <__sfputs_r+0x12>
 8013b50:	2000      	movs	r0, #0
 8013b52:	e007      	b.n	8013b64 <__sfputs_r+0x22>
 8013b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b58:	463a      	mov	r2, r7
 8013b5a:	4630      	mov	r0, r6
 8013b5c:	f7ff ffda 	bl	8013b14 <__sfputc_r>
 8013b60:	1c43      	adds	r3, r0, #1
 8013b62:	d1f3      	bne.n	8013b4c <__sfputs_r+0xa>
 8013b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013b68 <_vfiprintf_r>:
 8013b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b6c:	460d      	mov	r5, r1
 8013b6e:	b09d      	sub	sp, #116	; 0x74
 8013b70:	4614      	mov	r4, r2
 8013b72:	4698      	mov	r8, r3
 8013b74:	4606      	mov	r6, r0
 8013b76:	b118      	cbz	r0, 8013b80 <_vfiprintf_r+0x18>
 8013b78:	6a03      	ldr	r3, [r0, #32]
 8013b7a:	b90b      	cbnz	r3, 8013b80 <_vfiprintf_r+0x18>
 8013b7c:	f7fd fc94 	bl	80114a8 <__sinit>
 8013b80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013b82:	07d9      	lsls	r1, r3, #31
 8013b84:	d405      	bmi.n	8013b92 <_vfiprintf_r+0x2a>
 8013b86:	89ab      	ldrh	r3, [r5, #12]
 8013b88:	059a      	lsls	r2, r3, #22
 8013b8a:	d402      	bmi.n	8013b92 <_vfiprintf_r+0x2a>
 8013b8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b8e:	f7fd ff38 	bl	8011a02 <__retarget_lock_acquire_recursive>
 8013b92:	89ab      	ldrh	r3, [r5, #12]
 8013b94:	071b      	lsls	r3, r3, #28
 8013b96:	d501      	bpl.n	8013b9c <_vfiprintf_r+0x34>
 8013b98:	692b      	ldr	r3, [r5, #16]
 8013b9a:	b99b      	cbnz	r3, 8013bc4 <_vfiprintf_r+0x5c>
 8013b9c:	4629      	mov	r1, r5
 8013b9e:	4630      	mov	r0, r6
 8013ba0:	f7fd fdc6 	bl	8011730 <__swsetup_r>
 8013ba4:	b170      	cbz	r0, 8013bc4 <_vfiprintf_r+0x5c>
 8013ba6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ba8:	07dc      	lsls	r4, r3, #31
 8013baa:	d504      	bpl.n	8013bb6 <_vfiprintf_r+0x4e>
 8013bac:	f04f 30ff 	mov.w	r0, #4294967295
 8013bb0:	b01d      	add	sp, #116	; 0x74
 8013bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bb6:	89ab      	ldrh	r3, [r5, #12]
 8013bb8:	0598      	lsls	r0, r3, #22
 8013bba:	d4f7      	bmi.n	8013bac <_vfiprintf_r+0x44>
 8013bbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013bbe:	f7fd ff21 	bl	8011a04 <__retarget_lock_release_recursive>
 8013bc2:	e7f3      	b.n	8013bac <_vfiprintf_r+0x44>
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8013bc8:	2320      	movs	r3, #32
 8013bca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8013bd2:	2330      	movs	r3, #48	; 0x30
 8013bd4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8013d88 <_vfiprintf_r+0x220>
 8013bd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013bdc:	f04f 0901 	mov.w	r9, #1
 8013be0:	4623      	mov	r3, r4
 8013be2:	469a      	mov	sl, r3
 8013be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013be8:	b10a      	cbz	r2, 8013bee <_vfiprintf_r+0x86>
 8013bea:	2a25      	cmp	r2, #37	; 0x25
 8013bec:	d1f9      	bne.n	8013be2 <_vfiprintf_r+0x7a>
 8013bee:	ebba 0b04 	subs.w	fp, sl, r4
 8013bf2:	d00b      	beq.n	8013c0c <_vfiprintf_r+0xa4>
 8013bf4:	465b      	mov	r3, fp
 8013bf6:	4622      	mov	r2, r4
 8013bf8:	4629      	mov	r1, r5
 8013bfa:	4630      	mov	r0, r6
 8013bfc:	f7ff ffa1 	bl	8013b42 <__sfputs_r>
 8013c00:	3001      	adds	r0, #1
 8013c02:	f000 80a9 	beq.w	8013d58 <_vfiprintf_r+0x1f0>
 8013c06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013c08:	445a      	add	r2, fp
 8013c0a:	9209      	str	r2, [sp, #36]	; 0x24
 8013c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	f000 80a1 	beq.w	8013d58 <_vfiprintf_r+0x1f0>
 8013c16:	2300      	movs	r3, #0
 8013c18:	f04f 32ff 	mov.w	r2, #4294967295
 8013c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013c20:	f10a 0a01 	add.w	sl, sl, #1
 8013c24:	9304      	str	r3, [sp, #16]
 8013c26:	9307      	str	r3, [sp, #28]
 8013c28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013c2c:	931a      	str	r3, [sp, #104]	; 0x68
 8013c2e:	4654      	mov	r4, sl
 8013c30:	2205      	movs	r2, #5
 8013c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c36:	4854      	ldr	r0, [pc, #336]	; (8013d88 <_vfiprintf_r+0x220>)
 8013c38:	f7ec faca 	bl	80001d0 <memchr>
 8013c3c:	9a04      	ldr	r2, [sp, #16]
 8013c3e:	b9d8      	cbnz	r0, 8013c78 <_vfiprintf_r+0x110>
 8013c40:	06d1      	lsls	r1, r2, #27
 8013c42:	bf44      	itt	mi
 8013c44:	2320      	movmi	r3, #32
 8013c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013c4a:	0713      	lsls	r3, r2, #28
 8013c4c:	bf44      	itt	mi
 8013c4e:	232b      	movmi	r3, #43	; 0x2b
 8013c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013c54:	f89a 3000 	ldrb.w	r3, [sl]
 8013c58:	2b2a      	cmp	r3, #42	; 0x2a
 8013c5a:	d015      	beq.n	8013c88 <_vfiprintf_r+0x120>
 8013c5c:	9a07      	ldr	r2, [sp, #28]
 8013c5e:	4654      	mov	r4, sl
 8013c60:	2000      	movs	r0, #0
 8013c62:	f04f 0c0a 	mov.w	ip, #10
 8013c66:	4621      	mov	r1, r4
 8013c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c6c:	3b30      	subs	r3, #48	; 0x30
 8013c6e:	2b09      	cmp	r3, #9
 8013c70:	d94d      	bls.n	8013d0e <_vfiprintf_r+0x1a6>
 8013c72:	b1b0      	cbz	r0, 8013ca2 <_vfiprintf_r+0x13a>
 8013c74:	9207      	str	r2, [sp, #28]
 8013c76:	e014      	b.n	8013ca2 <_vfiprintf_r+0x13a>
 8013c78:	eba0 0308 	sub.w	r3, r0, r8
 8013c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8013c80:	4313      	orrs	r3, r2
 8013c82:	9304      	str	r3, [sp, #16]
 8013c84:	46a2      	mov	sl, r4
 8013c86:	e7d2      	b.n	8013c2e <_vfiprintf_r+0xc6>
 8013c88:	9b03      	ldr	r3, [sp, #12]
 8013c8a:	1d19      	adds	r1, r3, #4
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	9103      	str	r1, [sp, #12]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	bfbb      	ittet	lt
 8013c94:	425b      	neglt	r3, r3
 8013c96:	f042 0202 	orrlt.w	r2, r2, #2
 8013c9a:	9307      	strge	r3, [sp, #28]
 8013c9c:	9307      	strlt	r3, [sp, #28]
 8013c9e:	bfb8      	it	lt
 8013ca0:	9204      	strlt	r2, [sp, #16]
 8013ca2:	7823      	ldrb	r3, [r4, #0]
 8013ca4:	2b2e      	cmp	r3, #46	; 0x2e
 8013ca6:	d10c      	bne.n	8013cc2 <_vfiprintf_r+0x15a>
 8013ca8:	7863      	ldrb	r3, [r4, #1]
 8013caa:	2b2a      	cmp	r3, #42	; 0x2a
 8013cac:	d134      	bne.n	8013d18 <_vfiprintf_r+0x1b0>
 8013cae:	9b03      	ldr	r3, [sp, #12]
 8013cb0:	1d1a      	adds	r2, r3, #4
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	9203      	str	r2, [sp, #12]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	bfb8      	it	lt
 8013cba:	f04f 33ff 	movlt.w	r3, #4294967295
 8013cbe:	3402      	adds	r4, #2
 8013cc0:	9305      	str	r3, [sp, #20]
 8013cc2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8013d98 <_vfiprintf_r+0x230>
 8013cc6:	7821      	ldrb	r1, [r4, #0]
 8013cc8:	2203      	movs	r2, #3
 8013cca:	4650      	mov	r0, sl
 8013ccc:	f7ec fa80 	bl	80001d0 <memchr>
 8013cd0:	b138      	cbz	r0, 8013ce2 <_vfiprintf_r+0x17a>
 8013cd2:	9b04      	ldr	r3, [sp, #16]
 8013cd4:	eba0 000a 	sub.w	r0, r0, sl
 8013cd8:	2240      	movs	r2, #64	; 0x40
 8013cda:	4082      	lsls	r2, r0
 8013cdc:	4313      	orrs	r3, r2
 8013cde:	3401      	adds	r4, #1
 8013ce0:	9304      	str	r3, [sp, #16]
 8013ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013ce6:	4829      	ldr	r0, [pc, #164]	; (8013d8c <_vfiprintf_r+0x224>)
 8013ce8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013cec:	2206      	movs	r2, #6
 8013cee:	f7ec fa6f 	bl	80001d0 <memchr>
 8013cf2:	2800      	cmp	r0, #0
 8013cf4:	d03f      	beq.n	8013d76 <_vfiprintf_r+0x20e>
 8013cf6:	4b26      	ldr	r3, [pc, #152]	; (8013d90 <_vfiprintf_r+0x228>)
 8013cf8:	bb1b      	cbnz	r3, 8013d42 <_vfiprintf_r+0x1da>
 8013cfa:	9b03      	ldr	r3, [sp, #12]
 8013cfc:	3307      	adds	r3, #7
 8013cfe:	f023 0307 	bic.w	r3, r3, #7
 8013d02:	3308      	adds	r3, #8
 8013d04:	9303      	str	r3, [sp, #12]
 8013d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d08:	443b      	add	r3, r7
 8013d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8013d0c:	e768      	b.n	8013be0 <_vfiprintf_r+0x78>
 8013d0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013d12:	460c      	mov	r4, r1
 8013d14:	2001      	movs	r0, #1
 8013d16:	e7a6      	b.n	8013c66 <_vfiprintf_r+0xfe>
 8013d18:	2300      	movs	r3, #0
 8013d1a:	3401      	adds	r4, #1
 8013d1c:	9305      	str	r3, [sp, #20]
 8013d1e:	4619      	mov	r1, r3
 8013d20:	f04f 0c0a 	mov.w	ip, #10
 8013d24:	4620      	mov	r0, r4
 8013d26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d2a:	3a30      	subs	r2, #48	; 0x30
 8013d2c:	2a09      	cmp	r2, #9
 8013d2e:	d903      	bls.n	8013d38 <_vfiprintf_r+0x1d0>
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d0c6      	beq.n	8013cc2 <_vfiprintf_r+0x15a>
 8013d34:	9105      	str	r1, [sp, #20]
 8013d36:	e7c4      	b.n	8013cc2 <_vfiprintf_r+0x15a>
 8013d38:	fb0c 2101 	mla	r1, ip, r1, r2
 8013d3c:	4604      	mov	r4, r0
 8013d3e:	2301      	movs	r3, #1
 8013d40:	e7f0      	b.n	8013d24 <_vfiprintf_r+0x1bc>
 8013d42:	ab03      	add	r3, sp, #12
 8013d44:	9300      	str	r3, [sp, #0]
 8013d46:	462a      	mov	r2, r5
 8013d48:	4b12      	ldr	r3, [pc, #72]	; (8013d94 <_vfiprintf_r+0x22c>)
 8013d4a:	a904      	add	r1, sp, #16
 8013d4c:	4630      	mov	r0, r6
 8013d4e:	f7fc ff59 	bl	8010c04 <_printf_float>
 8013d52:	4607      	mov	r7, r0
 8013d54:	1c78      	adds	r0, r7, #1
 8013d56:	d1d6      	bne.n	8013d06 <_vfiprintf_r+0x19e>
 8013d58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013d5a:	07d9      	lsls	r1, r3, #31
 8013d5c:	d405      	bmi.n	8013d6a <_vfiprintf_r+0x202>
 8013d5e:	89ab      	ldrh	r3, [r5, #12]
 8013d60:	059a      	lsls	r2, r3, #22
 8013d62:	d402      	bmi.n	8013d6a <_vfiprintf_r+0x202>
 8013d64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013d66:	f7fd fe4d 	bl	8011a04 <__retarget_lock_release_recursive>
 8013d6a:	89ab      	ldrh	r3, [r5, #12]
 8013d6c:	065b      	lsls	r3, r3, #25
 8013d6e:	f53f af1d 	bmi.w	8013bac <_vfiprintf_r+0x44>
 8013d72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d74:	e71c      	b.n	8013bb0 <_vfiprintf_r+0x48>
 8013d76:	ab03      	add	r3, sp, #12
 8013d78:	9300      	str	r3, [sp, #0]
 8013d7a:	462a      	mov	r2, r5
 8013d7c:	4b05      	ldr	r3, [pc, #20]	; (8013d94 <_vfiprintf_r+0x22c>)
 8013d7e:	a904      	add	r1, sp, #16
 8013d80:	4630      	mov	r0, r6
 8013d82:	f7fd f9e3 	bl	801114c <_printf_i>
 8013d86:	e7e4      	b.n	8013d52 <_vfiprintf_r+0x1ea>
 8013d88:	08015d54 	.word	0x08015d54
 8013d8c:	08015d5e 	.word	0x08015d5e
 8013d90:	08010c05 	.word	0x08010c05
 8013d94:	08013b43 	.word	0x08013b43
 8013d98:	08015d5a 	.word	0x08015d5a

08013d9c <__sflush_r>:
 8013d9c:	898a      	ldrh	r2, [r1, #12]
 8013d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013da2:	4605      	mov	r5, r0
 8013da4:	0710      	lsls	r0, r2, #28
 8013da6:	460c      	mov	r4, r1
 8013da8:	d458      	bmi.n	8013e5c <__sflush_r+0xc0>
 8013daa:	684b      	ldr	r3, [r1, #4]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	dc05      	bgt.n	8013dbc <__sflush_r+0x20>
 8013db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	dc02      	bgt.n	8013dbc <__sflush_r+0x20>
 8013db6:	2000      	movs	r0, #0
 8013db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013dbe:	2e00      	cmp	r6, #0
 8013dc0:	d0f9      	beq.n	8013db6 <__sflush_r+0x1a>
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013dc8:	682f      	ldr	r7, [r5, #0]
 8013dca:	6a21      	ldr	r1, [r4, #32]
 8013dcc:	602b      	str	r3, [r5, #0]
 8013dce:	d032      	beq.n	8013e36 <__sflush_r+0x9a>
 8013dd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013dd2:	89a3      	ldrh	r3, [r4, #12]
 8013dd4:	075a      	lsls	r2, r3, #29
 8013dd6:	d505      	bpl.n	8013de4 <__sflush_r+0x48>
 8013dd8:	6863      	ldr	r3, [r4, #4]
 8013dda:	1ac0      	subs	r0, r0, r3
 8013ddc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013dde:	b10b      	cbz	r3, 8013de4 <__sflush_r+0x48>
 8013de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013de2:	1ac0      	subs	r0, r0, r3
 8013de4:	2300      	movs	r3, #0
 8013de6:	4602      	mov	r2, r0
 8013de8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013dea:	6a21      	ldr	r1, [r4, #32]
 8013dec:	4628      	mov	r0, r5
 8013dee:	47b0      	blx	r6
 8013df0:	1c43      	adds	r3, r0, #1
 8013df2:	89a3      	ldrh	r3, [r4, #12]
 8013df4:	d106      	bne.n	8013e04 <__sflush_r+0x68>
 8013df6:	6829      	ldr	r1, [r5, #0]
 8013df8:	291d      	cmp	r1, #29
 8013dfa:	d82b      	bhi.n	8013e54 <__sflush_r+0xb8>
 8013dfc:	4a29      	ldr	r2, [pc, #164]	; (8013ea4 <__sflush_r+0x108>)
 8013dfe:	410a      	asrs	r2, r1
 8013e00:	07d6      	lsls	r6, r2, #31
 8013e02:	d427      	bmi.n	8013e54 <__sflush_r+0xb8>
 8013e04:	2200      	movs	r2, #0
 8013e06:	6062      	str	r2, [r4, #4]
 8013e08:	04d9      	lsls	r1, r3, #19
 8013e0a:	6922      	ldr	r2, [r4, #16]
 8013e0c:	6022      	str	r2, [r4, #0]
 8013e0e:	d504      	bpl.n	8013e1a <__sflush_r+0x7e>
 8013e10:	1c42      	adds	r2, r0, #1
 8013e12:	d101      	bne.n	8013e18 <__sflush_r+0x7c>
 8013e14:	682b      	ldr	r3, [r5, #0]
 8013e16:	b903      	cbnz	r3, 8013e1a <__sflush_r+0x7e>
 8013e18:	6560      	str	r0, [r4, #84]	; 0x54
 8013e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e1c:	602f      	str	r7, [r5, #0]
 8013e1e:	2900      	cmp	r1, #0
 8013e20:	d0c9      	beq.n	8013db6 <__sflush_r+0x1a>
 8013e22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e26:	4299      	cmp	r1, r3
 8013e28:	d002      	beq.n	8013e30 <__sflush_r+0x94>
 8013e2a:	4628      	mov	r0, r5
 8013e2c:	f7fe fcaa 	bl	8012784 <_free_r>
 8013e30:	2000      	movs	r0, #0
 8013e32:	6360      	str	r0, [r4, #52]	; 0x34
 8013e34:	e7c0      	b.n	8013db8 <__sflush_r+0x1c>
 8013e36:	2301      	movs	r3, #1
 8013e38:	4628      	mov	r0, r5
 8013e3a:	47b0      	blx	r6
 8013e3c:	1c41      	adds	r1, r0, #1
 8013e3e:	d1c8      	bne.n	8013dd2 <__sflush_r+0x36>
 8013e40:	682b      	ldr	r3, [r5, #0]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d0c5      	beq.n	8013dd2 <__sflush_r+0x36>
 8013e46:	2b1d      	cmp	r3, #29
 8013e48:	d001      	beq.n	8013e4e <__sflush_r+0xb2>
 8013e4a:	2b16      	cmp	r3, #22
 8013e4c:	d101      	bne.n	8013e52 <__sflush_r+0xb6>
 8013e4e:	602f      	str	r7, [r5, #0]
 8013e50:	e7b1      	b.n	8013db6 <__sflush_r+0x1a>
 8013e52:	89a3      	ldrh	r3, [r4, #12]
 8013e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e58:	81a3      	strh	r3, [r4, #12]
 8013e5a:	e7ad      	b.n	8013db8 <__sflush_r+0x1c>
 8013e5c:	690f      	ldr	r7, [r1, #16]
 8013e5e:	2f00      	cmp	r7, #0
 8013e60:	d0a9      	beq.n	8013db6 <__sflush_r+0x1a>
 8013e62:	0793      	lsls	r3, r2, #30
 8013e64:	680e      	ldr	r6, [r1, #0]
 8013e66:	bf08      	it	eq
 8013e68:	694b      	ldreq	r3, [r1, #20]
 8013e6a:	600f      	str	r7, [r1, #0]
 8013e6c:	bf18      	it	ne
 8013e6e:	2300      	movne	r3, #0
 8013e70:	eba6 0807 	sub.w	r8, r6, r7
 8013e74:	608b      	str	r3, [r1, #8]
 8013e76:	f1b8 0f00 	cmp.w	r8, #0
 8013e7a:	dd9c      	ble.n	8013db6 <__sflush_r+0x1a>
 8013e7c:	6a21      	ldr	r1, [r4, #32]
 8013e7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013e80:	4643      	mov	r3, r8
 8013e82:	463a      	mov	r2, r7
 8013e84:	4628      	mov	r0, r5
 8013e86:	47b0      	blx	r6
 8013e88:	2800      	cmp	r0, #0
 8013e8a:	dc06      	bgt.n	8013e9a <__sflush_r+0xfe>
 8013e8c:	89a3      	ldrh	r3, [r4, #12]
 8013e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e92:	81a3      	strh	r3, [r4, #12]
 8013e94:	f04f 30ff 	mov.w	r0, #4294967295
 8013e98:	e78e      	b.n	8013db8 <__sflush_r+0x1c>
 8013e9a:	4407      	add	r7, r0
 8013e9c:	eba8 0800 	sub.w	r8, r8, r0
 8013ea0:	e7e9      	b.n	8013e76 <__sflush_r+0xda>
 8013ea2:	bf00      	nop
 8013ea4:	dfbffffe 	.word	0xdfbffffe

08013ea8 <_fflush_r>:
 8013ea8:	b538      	push	{r3, r4, r5, lr}
 8013eaa:	690b      	ldr	r3, [r1, #16]
 8013eac:	4605      	mov	r5, r0
 8013eae:	460c      	mov	r4, r1
 8013eb0:	b913      	cbnz	r3, 8013eb8 <_fflush_r+0x10>
 8013eb2:	2500      	movs	r5, #0
 8013eb4:	4628      	mov	r0, r5
 8013eb6:	bd38      	pop	{r3, r4, r5, pc}
 8013eb8:	b118      	cbz	r0, 8013ec2 <_fflush_r+0x1a>
 8013eba:	6a03      	ldr	r3, [r0, #32]
 8013ebc:	b90b      	cbnz	r3, 8013ec2 <_fflush_r+0x1a>
 8013ebe:	f7fd faf3 	bl	80114a8 <__sinit>
 8013ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d0f3      	beq.n	8013eb2 <_fflush_r+0xa>
 8013eca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013ecc:	07d0      	lsls	r0, r2, #31
 8013ece:	d404      	bmi.n	8013eda <_fflush_r+0x32>
 8013ed0:	0599      	lsls	r1, r3, #22
 8013ed2:	d402      	bmi.n	8013eda <_fflush_r+0x32>
 8013ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013ed6:	f7fd fd94 	bl	8011a02 <__retarget_lock_acquire_recursive>
 8013eda:	4628      	mov	r0, r5
 8013edc:	4621      	mov	r1, r4
 8013ede:	f7ff ff5d 	bl	8013d9c <__sflush_r>
 8013ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013ee4:	07da      	lsls	r2, r3, #31
 8013ee6:	4605      	mov	r5, r0
 8013ee8:	d4e4      	bmi.n	8013eb4 <_fflush_r+0xc>
 8013eea:	89a3      	ldrh	r3, [r4, #12]
 8013eec:	059b      	lsls	r3, r3, #22
 8013eee:	d4e1      	bmi.n	8013eb4 <_fflush_r+0xc>
 8013ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013ef2:	f7fd fd87 	bl	8011a04 <__retarget_lock_release_recursive>
 8013ef6:	e7dd      	b.n	8013eb4 <_fflush_r+0xc>

08013ef8 <fiprintf>:
 8013ef8:	b40e      	push	{r1, r2, r3}
 8013efa:	b503      	push	{r0, r1, lr}
 8013efc:	4601      	mov	r1, r0
 8013efe:	ab03      	add	r3, sp, #12
 8013f00:	4805      	ldr	r0, [pc, #20]	; (8013f18 <fiprintf+0x20>)
 8013f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f06:	6800      	ldr	r0, [r0, #0]
 8013f08:	9301      	str	r3, [sp, #4]
 8013f0a:	f7ff fe2d 	bl	8013b68 <_vfiprintf_r>
 8013f0e:	b002      	add	sp, #8
 8013f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f14:	b003      	add	sp, #12
 8013f16:	4770      	bx	lr
 8013f18:	200001f0 	.word	0x200001f0

08013f1c <__swhatbuf_r>:
 8013f1c:	b570      	push	{r4, r5, r6, lr}
 8013f1e:	460c      	mov	r4, r1
 8013f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f24:	2900      	cmp	r1, #0
 8013f26:	b096      	sub	sp, #88	; 0x58
 8013f28:	4615      	mov	r5, r2
 8013f2a:	461e      	mov	r6, r3
 8013f2c:	da0d      	bge.n	8013f4a <__swhatbuf_r+0x2e>
 8013f2e:	89a3      	ldrh	r3, [r4, #12]
 8013f30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8013f34:	f04f 0100 	mov.w	r1, #0
 8013f38:	bf0c      	ite	eq
 8013f3a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8013f3e:	2340      	movne	r3, #64	; 0x40
 8013f40:	2000      	movs	r0, #0
 8013f42:	6031      	str	r1, [r6, #0]
 8013f44:	602b      	str	r3, [r5, #0]
 8013f46:	b016      	add	sp, #88	; 0x58
 8013f48:	bd70      	pop	{r4, r5, r6, pc}
 8013f4a:	466a      	mov	r2, sp
 8013f4c:	f000 f862 	bl	8014014 <_fstat_r>
 8013f50:	2800      	cmp	r0, #0
 8013f52:	dbec      	blt.n	8013f2e <__swhatbuf_r+0x12>
 8013f54:	9901      	ldr	r1, [sp, #4]
 8013f56:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8013f5a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8013f5e:	4259      	negs	r1, r3
 8013f60:	4159      	adcs	r1, r3
 8013f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013f66:	e7eb      	b.n	8013f40 <__swhatbuf_r+0x24>

08013f68 <__smakebuf_r>:
 8013f68:	898b      	ldrh	r3, [r1, #12]
 8013f6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013f6c:	079d      	lsls	r5, r3, #30
 8013f6e:	4606      	mov	r6, r0
 8013f70:	460c      	mov	r4, r1
 8013f72:	d507      	bpl.n	8013f84 <__smakebuf_r+0x1c>
 8013f74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013f78:	6023      	str	r3, [r4, #0]
 8013f7a:	6123      	str	r3, [r4, #16]
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	6163      	str	r3, [r4, #20]
 8013f80:	b002      	add	sp, #8
 8013f82:	bd70      	pop	{r4, r5, r6, pc}
 8013f84:	ab01      	add	r3, sp, #4
 8013f86:	466a      	mov	r2, sp
 8013f88:	f7ff ffc8 	bl	8013f1c <__swhatbuf_r>
 8013f8c:	9900      	ldr	r1, [sp, #0]
 8013f8e:	4605      	mov	r5, r0
 8013f90:	4630      	mov	r0, r6
 8013f92:	f7fb fe0b 	bl	800fbac <_malloc_r>
 8013f96:	b948      	cbnz	r0, 8013fac <__smakebuf_r+0x44>
 8013f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f9c:	059a      	lsls	r2, r3, #22
 8013f9e:	d4ef      	bmi.n	8013f80 <__smakebuf_r+0x18>
 8013fa0:	f023 0303 	bic.w	r3, r3, #3
 8013fa4:	f043 0302 	orr.w	r3, r3, #2
 8013fa8:	81a3      	strh	r3, [r4, #12]
 8013faa:	e7e3      	b.n	8013f74 <__smakebuf_r+0xc>
 8013fac:	89a3      	ldrh	r3, [r4, #12]
 8013fae:	6020      	str	r0, [r4, #0]
 8013fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013fb4:	81a3      	strh	r3, [r4, #12]
 8013fb6:	9b00      	ldr	r3, [sp, #0]
 8013fb8:	6163      	str	r3, [r4, #20]
 8013fba:	9b01      	ldr	r3, [sp, #4]
 8013fbc:	6120      	str	r0, [r4, #16]
 8013fbe:	b15b      	cbz	r3, 8013fd8 <__smakebuf_r+0x70>
 8013fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013fc4:	4630      	mov	r0, r6
 8013fc6:	f000 f837 	bl	8014038 <_isatty_r>
 8013fca:	b128      	cbz	r0, 8013fd8 <__smakebuf_r+0x70>
 8013fcc:	89a3      	ldrh	r3, [r4, #12]
 8013fce:	f023 0303 	bic.w	r3, r3, #3
 8013fd2:	f043 0301 	orr.w	r3, r3, #1
 8013fd6:	81a3      	strh	r3, [r4, #12]
 8013fd8:	89a3      	ldrh	r3, [r4, #12]
 8013fda:	431d      	orrs	r5, r3
 8013fdc:	81a5      	strh	r5, [r4, #12]
 8013fde:	e7cf      	b.n	8013f80 <__smakebuf_r+0x18>

08013fe0 <memmove>:
 8013fe0:	4288      	cmp	r0, r1
 8013fe2:	b510      	push	{r4, lr}
 8013fe4:	eb01 0402 	add.w	r4, r1, r2
 8013fe8:	d902      	bls.n	8013ff0 <memmove+0x10>
 8013fea:	4284      	cmp	r4, r0
 8013fec:	4623      	mov	r3, r4
 8013fee:	d807      	bhi.n	8014000 <memmove+0x20>
 8013ff0:	1e43      	subs	r3, r0, #1
 8013ff2:	42a1      	cmp	r1, r4
 8013ff4:	d008      	beq.n	8014008 <memmove+0x28>
 8013ff6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013ffa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013ffe:	e7f8      	b.n	8013ff2 <memmove+0x12>
 8014000:	4402      	add	r2, r0
 8014002:	4601      	mov	r1, r0
 8014004:	428a      	cmp	r2, r1
 8014006:	d100      	bne.n	801400a <memmove+0x2a>
 8014008:	bd10      	pop	{r4, pc}
 801400a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801400e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014012:	e7f7      	b.n	8014004 <memmove+0x24>

08014014 <_fstat_r>:
 8014014:	b538      	push	{r3, r4, r5, lr}
 8014016:	4d07      	ldr	r5, [pc, #28]	; (8014034 <_fstat_r+0x20>)
 8014018:	2300      	movs	r3, #0
 801401a:	4604      	mov	r4, r0
 801401c:	4608      	mov	r0, r1
 801401e:	4611      	mov	r1, r2
 8014020:	602b      	str	r3, [r5, #0]
 8014022:	f7f0 fc86 	bl	8004932 <_fstat>
 8014026:	1c43      	adds	r3, r0, #1
 8014028:	d102      	bne.n	8014030 <_fstat_r+0x1c>
 801402a:	682b      	ldr	r3, [r5, #0]
 801402c:	b103      	cbz	r3, 8014030 <_fstat_r+0x1c>
 801402e:	6023      	str	r3, [r4, #0]
 8014030:	bd38      	pop	{r3, r4, r5, pc}
 8014032:	bf00      	nop
 8014034:	20003734 	.word	0x20003734

08014038 <_isatty_r>:
 8014038:	b538      	push	{r3, r4, r5, lr}
 801403a:	4d06      	ldr	r5, [pc, #24]	; (8014054 <_isatty_r+0x1c>)
 801403c:	2300      	movs	r3, #0
 801403e:	4604      	mov	r4, r0
 8014040:	4608      	mov	r0, r1
 8014042:	602b      	str	r3, [r5, #0]
 8014044:	f7f0 fc85 	bl	8004952 <_isatty>
 8014048:	1c43      	adds	r3, r0, #1
 801404a:	d102      	bne.n	8014052 <_isatty_r+0x1a>
 801404c:	682b      	ldr	r3, [r5, #0]
 801404e:	b103      	cbz	r3, 8014052 <_isatty_r+0x1a>
 8014050:	6023      	str	r3, [r4, #0]
 8014052:	bd38      	pop	{r3, r4, r5, pc}
 8014054:	20003734 	.word	0x20003734

08014058 <abort>:
 8014058:	b508      	push	{r3, lr}
 801405a:	2006      	movs	r0, #6
 801405c:	f000 f870 	bl	8014140 <raise>
 8014060:	2001      	movs	r0, #1
 8014062:	f7f0 fc17 	bl	8004894 <_exit>

08014066 <_calloc_r>:
 8014066:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014068:	fba1 2402 	umull	r2, r4, r1, r2
 801406c:	b94c      	cbnz	r4, 8014082 <_calloc_r+0x1c>
 801406e:	4611      	mov	r1, r2
 8014070:	9201      	str	r2, [sp, #4]
 8014072:	f7fb fd9b 	bl	800fbac <_malloc_r>
 8014076:	9a01      	ldr	r2, [sp, #4]
 8014078:	4605      	mov	r5, r0
 801407a:	b930      	cbnz	r0, 801408a <_calloc_r+0x24>
 801407c:	4628      	mov	r0, r5
 801407e:	b003      	add	sp, #12
 8014080:	bd30      	pop	{r4, r5, pc}
 8014082:	220c      	movs	r2, #12
 8014084:	6002      	str	r2, [r0, #0]
 8014086:	2500      	movs	r5, #0
 8014088:	e7f8      	b.n	801407c <_calloc_r+0x16>
 801408a:	4621      	mov	r1, r4
 801408c:	f7fd fba8 	bl	80117e0 <memset>
 8014090:	e7f4      	b.n	801407c <_calloc_r+0x16>

08014092 <_realloc_r>:
 8014092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014096:	4680      	mov	r8, r0
 8014098:	4614      	mov	r4, r2
 801409a:	460e      	mov	r6, r1
 801409c:	b921      	cbnz	r1, 80140a8 <_realloc_r+0x16>
 801409e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80140a2:	4611      	mov	r1, r2
 80140a4:	f7fb bd82 	b.w	800fbac <_malloc_r>
 80140a8:	b92a      	cbnz	r2, 80140b6 <_realloc_r+0x24>
 80140aa:	f7fe fb6b 	bl	8012784 <_free_r>
 80140ae:	4625      	mov	r5, r4
 80140b0:	4628      	mov	r0, r5
 80140b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140b6:	f000 f85f 	bl	8014178 <_malloc_usable_size_r>
 80140ba:	4284      	cmp	r4, r0
 80140bc:	4607      	mov	r7, r0
 80140be:	d802      	bhi.n	80140c6 <_realloc_r+0x34>
 80140c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80140c4:	d812      	bhi.n	80140ec <_realloc_r+0x5a>
 80140c6:	4621      	mov	r1, r4
 80140c8:	4640      	mov	r0, r8
 80140ca:	f7fb fd6f 	bl	800fbac <_malloc_r>
 80140ce:	4605      	mov	r5, r0
 80140d0:	2800      	cmp	r0, #0
 80140d2:	d0ed      	beq.n	80140b0 <_realloc_r+0x1e>
 80140d4:	42bc      	cmp	r4, r7
 80140d6:	4622      	mov	r2, r4
 80140d8:	4631      	mov	r1, r6
 80140da:	bf28      	it	cs
 80140dc:	463a      	movcs	r2, r7
 80140de:	f7fd fc9a 	bl	8011a16 <memcpy>
 80140e2:	4631      	mov	r1, r6
 80140e4:	4640      	mov	r0, r8
 80140e6:	f7fe fb4d 	bl	8012784 <_free_r>
 80140ea:	e7e1      	b.n	80140b0 <_realloc_r+0x1e>
 80140ec:	4635      	mov	r5, r6
 80140ee:	e7df      	b.n	80140b0 <_realloc_r+0x1e>

080140f0 <_raise_r>:
 80140f0:	291f      	cmp	r1, #31
 80140f2:	b538      	push	{r3, r4, r5, lr}
 80140f4:	4604      	mov	r4, r0
 80140f6:	460d      	mov	r5, r1
 80140f8:	d904      	bls.n	8014104 <_raise_r+0x14>
 80140fa:	2316      	movs	r3, #22
 80140fc:	6003      	str	r3, [r0, #0]
 80140fe:	f04f 30ff 	mov.w	r0, #4294967295
 8014102:	bd38      	pop	{r3, r4, r5, pc}
 8014104:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8014106:	b112      	cbz	r2, 801410e <_raise_r+0x1e>
 8014108:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801410c:	b94b      	cbnz	r3, 8014122 <_raise_r+0x32>
 801410e:	4620      	mov	r0, r4
 8014110:	f000 f830 	bl	8014174 <_getpid_r>
 8014114:	462a      	mov	r2, r5
 8014116:	4601      	mov	r1, r0
 8014118:	4620      	mov	r0, r4
 801411a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801411e:	f000 b817 	b.w	8014150 <_kill_r>
 8014122:	2b01      	cmp	r3, #1
 8014124:	d00a      	beq.n	801413c <_raise_r+0x4c>
 8014126:	1c59      	adds	r1, r3, #1
 8014128:	d103      	bne.n	8014132 <_raise_r+0x42>
 801412a:	2316      	movs	r3, #22
 801412c:	6003      	str	r3, [r0, #0]
 801412e:	2001      	movs	r0, #1
 8014130:	e7e7      	b.n	8014102 <_raise_r+0x12>
 8014132:	2400      	movs	r4, #0
 8014134:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014138:	4628      	mov	r0, r5
 801413a:	4798      	blx	r3
 801413c:	2000      	movs	r0, #0
 801413e:	e7e0      	b.n	8014102 <_raise_r+0x12>

08014140 <raise>:
 8014140:	4b02      	ldr	r3, [pc, #8]	; (801414c <raise+0xc>)
 8014142:	4601      	mov	r1, r0
 8014144:	6818      	ldr	r0, [r3, #0]
 8014146:	f7ff bfd3 	b.w	80140f0 <_raise_r>
 801414a:	bf00      	nop
 801414c:	200001f0 	.word	0x200001f0

08014150 <_kill_r>:
 8014150:	b538      	push	{r3, r4, r5, lr}
 8014152:	4d07      	ldr	r5, [pc, #28]	; (8014170 <_kill_r+0x20>)
 8014154:	2300      	movs	r3, #0
 8014156:	4604      	mov	r4, r0
 8014158:	4608      	mov	r0, r1
 801415a:	4611      	mov	r1, r2
 801415c:	602b      	str	r3, [r5, #0]
 801415e:	f7f0 fb89 	bl	8004874 <_kill>
 8014162:	1c43      	adds	r3, r0, #1
 8014164:	d102      	bne.n	801416c <_kill_r+0x1c>
 8014166:	682b      	ldr	r3, [r5, #0]
 8014168:	b103      	cbz	r3, 801416c <_kill_r+0x1c>
 801416a:	6023      	str	r3, [r4, #0]
 801416c:	bd38      	pop	{r3, r4, r5, pc}
 801416e:	bf00      	nop
 8014170:	20003734 	.word	0x20003734

08014174 <_getpid_r>:
 8014174:	f7f0 bb76 	b.w	8004864 <_getpid>

08014178 <_malloc_usable_size_r>:
 8014178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801417c:	1f18      	subs	r0, r3, #4
 801417e:	2b00      	cmp	r3, #0
 8014180:	bfbc      	itt	lt
 8014182:	580b      	ldrlt	r3, [r1, r0]
 8014184:	18c0      	addlt	r0, r0, r3
 8014186:	4770      	bx	lr

08014188 <pow>:
 8014188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801418a:	ed2d 8b02 	vpush	{d8}
 801418e:	eeb0 8a40 	vmov.f32	s16, s0
 8014192:	eef0 8a60 	vmov.f32	s17, s1
 8014196:	ec55 4b11 	vmov	r4, r5, d1
 801419a:	f000 f8f1 	bl	8014380 <__ieee754_pow>
 801419e:	4622      	mov	r2, r4
 80141a0:	462b      	mov	r3, r5
 80141a2:	4620      	mov	r0, r4
 80141a4:	4629      	mov	r1, r5
 80141a6:	ec57 6b10 	vmov	r6, r7, d0
 80141aa:	f7ec fcbf 	bl	8000b2c <__aeabi_dcmpun>
 80141ae:	2800      	cmp	r0, #0
 80141b0:	d13b      	bne.n	801422a <pow+0xa2>
 80141b2:	ec51 0b18 	vmov	r0, r1, d8
 80141b6:	2200      	movs	r2, #0
 80141b8:	2300      	movs	r3, #0
 80141ba:	f7ec fc85 	bl	8000ac8 <__aeabi_dcmpeq>
 80141be:	b1b8      	cbz	r0, 80141f0 <pow+0x68>
 80141c0:	2200      	movs	r2, #0
 80141c2:	2300      	movs	r3, #0
 80141c4:	4620      	mov	r0, r4
 80141c6:	4629      	mov	r1, r5
 80141c8:	f7ec fc7e 	bl	8000ac8 <__aeabi_dcmpeq>
 80141cc:	2800      	cmp	r0, #0
 80141ce:	d146      	bne.n	801425e <pow+0xd6>
 80141d0:	ec45 4b10 	vmov	d0, r4, r5
 80141d4:	f000 f848 	bl	8014268 <finite>
 80141d8:	b338      	cbz	r0, 801422a <pow+0xa2>
 80141da:	2200      	movs	r2, #0
 80141dc:	2300      	movs	r3, #0
 80141de:	4620      	mov	r0, r4
 80141e0:	4629      	mov	r1, r5
 80141e2:	f7ec fc7b 	bl	8000adc <__aeabi_dcmplt>
 80141e6:	b300      	cbz	r0, 801422a <pow+0xa2>
 80141e8:	f7fd fbe0 	bl	80119ac <__errno>
 80141ec:	2322      	movs	r3, #34	; 0x22
 80141ee:	e01b      	b.n	8014228 <pow+0xa0>
 80141f0:	ec47 6b10 	vmov	d0, r6, r7
 80141f4:	f000 f838 	bl	8014268 <finite>
 80141f8:	b9e0      	cbnz	r0, 8014234 <pow+0xac>
 80141fa:	eeb0 0a48 	vmov.f32	s0, s16
 80141fe:	eef0 0a68 	vmov.f32	s1, s17
 8014202:	f000 f831 	bl	8014268 <finite>
 8014206:	b1a8      	cbz	r0, 8014234 <pow+0xac>
 8014208:	ec45 4b10 	vmov	d0, r4, r5
 801420c:	f000 f82c 	bl	8014268 <finite>
 8014210:	b180      	cbz	r0, 8014234 <pow+0xac>
 8014212:	4632      	mov	r2, r6
 8014214:	463b      	mov	r3, r7
 8014216:	4630      	mov	r0, r6
 8014218:	4639      	mov	r1, r7
 801421a:	f7ec fc87 	bl	8000b2c <__aeabi_dcmpun>
 801421e:	2800      	cmp	r0, #0
 8014220:	d0e2      	beq.n	80141e8 <pow+0x60>
 8014222:	f7fd fbc3 	bl	80119ac <__errno>
 8014226:	2321      	movs	r3, #33	; 0x21
 8014228:	6003      	str	r3, [r0, #0]
 801422a:	ecbd 8b02 	vpop	{d8}
 801422e:	ec47 6b10 	vmov	d0, r6, r7
 8014232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014234:	2200      	movs	r2, #0
 8014236:	2300      	movs	r3, #0
 8014238:	4630      	mov	r0, r6
 801423a:	4639      	mov	r1, r7
 801423c:	f7ec fc44 	bl	8000ac8 <__aeabi_dcmpeq>
 8014240:	2800      	cmp	r0, #0
 8014242:	d0f2      	beq.n	801422a <pow+0xa2>
 8014244:	eeb0 0a48 	vmov.f32	s0, s16
 8014248:	eef0 0a68 	vmov.f32	s1, s17
 801424c:	f000 f80c 	bl	8014268 <finite>
 8014250:	2800      	cmp	r0, #0
 8014252:	d0ea      	beq.n	801422a <pow+0xa2>
 8014254:	ec45 4b10 	vmov	d0, r4, r5
 8014258:	f000 f806 	bl	8014268 <finite>
 801425c:	e7c3      	b.n	80141e6 <pow+0x5e>
 801425e:	4f01      	ldr	r7, [pc, #4]	; (8014264 <pow+0xdc>)
 8014260:	2600      	movs	r6, #0
 8014262:	e7e2      	b.n	801422a <pow+0xa2>
 8014264:	3ff00000 	.word	0x3ff00000

08014268 <finite>:
 8014268:	b082      	sub	sp, #8
 801426a:	ed8d 0b00 	vstr	d0, [sp]
 801426e:	9801      	ldr	r0, [sp, #4]
 8014270:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014274:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014278:	0fc0      	lsrs	r0, r0, #31
 801427a:	b002      	add	sp, #8
 801427c:	4770      	bx	lr
	...

08014280 <floor>:
 8014280:	ec51 0b10 	vmov	r0, r1, d0
 8014284:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801428c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8014290:	2e13      	cmp	r6, #19
 8014292:	ee10 5a10 	vmov	r5, s0
 8014296:	ee10 8a10 	vmov	r8, s0
 801429a:	460c      	mov	r4, r1
 801429c:	dc31      	bgt.n	8014302 <floor+0x82>
 801429e:	2e00      	cmp	r6, #0
 80142a0:	da14      	bge.n	80142cc <floor+0x4c>
 80142a2:	a333      	add	r3, pc, #204	; (adr r3, 8014370 <floor+0xf0>)
 80142a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142a8:	f7eb fff0 	bl	800028c <__adddf3>
 80142ac:	2200      	movs	r2, #0
 80142ae:	2300      	movs	r3, #0
 80142b0:	f7ec fc32 	bl	8000b18 <__aeabi_dcmpgt>
 80142b4:	b138      	cbz	r0, 80142c6 <floor+0x46>
 80142b6:	2c00      	cmp	r4, #0
 80142b8:	da53      	bge.n	8014362 <floor+0xe2>
 80142ba:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80142be:	4325      	orrs	r5, r4
 80142c0:	d052      	beq.n	8014368 <floor+0xe8>
 80142c2:	4c2d      	ldr	r4, [pc, #180]	; (8014378 <floor+0xf8>)
 80142c4:	2500      	movs	r5, #0
 80142c6:	4621      	mov	r1, r4
 80142c8:	4628      	mov	r0, r5
 80142ca:	e024      	b.n	8014316 <floor+0x96>
 80142cc:	4f2b      	ldr	r7, [pc, #172]	; (801437c <floor+0xfc>)
 80142ce:	4137      	asrs	r7, r6
 80142d0:	ea01 0307 	and.w	r3, r1, r7
 80142d4:	4303      	orrs	r3, r0
 80142d6:	d01e      	beq.n	8014316 <floor+0x96>
 80142d8:	a325      	add	r3, pc, #148	; (adr r3, 8014370 <floor+0xf0>)
 80142da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142de:	f7eb ffd5 	bl	800028c <__adddf3>
 80142e2:	2200      	movs	r2, #0
 80142e4:	2300      	movs	r3, #0
 80142e6:	f7ec fc17 	bl	8000b18 <__aeabi_dcmpgt>
 80142ea:	2800      	cmp	r0, #0
 80142ec:	d0eb      	beq.n	80142c6 <floor+0x46>
 80142ee:	2c00      	cmp	r4, #0
 80142f0:	bfbe      	ittt	lt
 80142f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80142f6:	4133      	asrlt	r3, r6
 80142f8:	18e4      	addlt	r4, r4, r3
 80142fa:	ea24 0407 	bic.w	r4, r4, r7
 80142fe:	2500      	movs	r5, #0
 8014300:	e7e1      	b.n	80142c6 <floor+0x46>
 8014302:	2e33      	cmp	r6, #51	; 0x33
 8014304:	dd0b      	ble.n	801431e <floor+0x9e>
 8014306:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801430a:	d104      	bne.n	8014316 <floor+0x96>
 801430c:	ee10 2a10 	vmov	r2, s0
 8014310:	460b      	mov	r3, r1
 8014312:	f7eb ffbb 	bl	800028c <__adddf3>
 8014316:	ec41 0b10 	vmov	d0, r0, r1
 801431a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801431e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8014322:	f04f 37ff 	mov.w	r7, #4294967295
 8014326:	40df      	lsrs	r7, r3
 8014328:	4238      	tst	r0, r7
 801432a:	d0f4      	beq.n	8014316 <floor+0x96>
 801432c:	a310      	add	r3, pc, #64	; (adr r3, 8014370 <floor+0xf0>)
 801432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014332:	f7eb ffab 	bl	800028c <__adddf3>
 8014336:	2200      	movs	r2, #0
 8014338:	2300      	movs	r3, #0
 801433a:	f7ec fbed 	bl	8000b18 <__aeabi_dcmpgt>
 801433e:	2800      	cmp	r0, #0
 8014340:	d0c1      	beq.n	80142c6 <floor+0x46>
 8014342:	2c00      	cmp	r4, #0
 8014344:	da0a      	bge.n	801435c <floor+0xdc>
 8014346:	2e14      	cmp	r6, #20
 8014348:	d101      	bne.n	801434e <floor+0xce>
 801434a:	3401      	adds	r4, #1
 801434c:	e006      	b.n	801435c <floor+0xdc>
 801434e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8014352:	2301      	movs	r3, #1
 8014354:	40b3      	lsls	r3, r6
 8014356:	441d      	add	r5, r3
 8014358:	45a8      	cmp	r8, r5
 801435a:	d8f6      	bhi.n	801434a <floor+0xca>
 801435c:	ea25 0507 	bic.w	r5, r5, r7
 8014360:	e7b1      	b.n	80142c6 <floor+0x46>
 8014362:	2500      	movs	r5, #0
 8014364:	462c      	mov	r4, r5
 8014366:	e7ae      	b.n	80142c6 <floor+0x46>
 8014368:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801436c:	e7ab      	b.n	80142c6 <floor+0x46>
 801436e:	bf00      	nop
 8014370:	8800759c 	.word	0x8800759c
 8014374:	7e37e43c 	.word	0x7e37e43c
 8014378:	bff00000 	.word	0xbff00000
 801437c:	000fffff 	.word	0x000fffff

08014380 <__ieee754_pow>:
 8014380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014384:	ed2d 8b06 	vpush	{d8-d10}
 8014388:	b089      	sub	sp, #36	; 0x24
 801438a:	ed8d 1b00 	vstr	d1, [sp]
 801438e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8014392:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8014396:	ea58 0102 	orrs.w	r1, r8, r2
 801439a:	ec57 6b10 	vmov	r6, r7, d0
 801439e:	d115      	bne.n	80143cc <__ieee754_pow+0x4c>
 80143a0:	19b3      	adds	r3, r6, r6
 80143a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80143a6:	4152      	adcs	r2, r2
 80143a8:	4299      	cmp	r1, r3
 80143aa:	4b89      	ldr	r3, [pc, #548]	; (80145d0 <__ieee754_pow+0x250>)
 80143ac:	4193      	sbcs	r3, r2
 80143ae:	f080 84d1 	bcs.w	8014d54 <__ieee754_pow+0x9d4>
 80143b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80143b6:	4630      	mov	r0, r6
 80143b8:	4639      	mov	r1, r7
 80143ba:	f7eb ff67 	bl	800028c <__adddf3>
 80143be:	ec41 0b10 	vmov	d0, r0, r1
 80143c2:	b009      	add	sp, #36	; 0x24
 80143c4:	ecbd 8b06 	vpop	{d8-d10}
 80143c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143cc:	4b81      	ldr	r3, [pc, #516]	; (80145d4 <__ieee754_pow+0x254>)
 80143ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80143d2:	429c      	cmp	r4, r3
 80143d4:	ee10 aa10 	vmov	sl, s0
 80143d8:	463d      	mov	r5, r7
 80143da:	dc06      	bgt.n	80143ea <__ieee754_pow+0x6a>
 80143dc:	d101      	bne.n	80143e2 <__ieee754_pow+0x62>
 80143de:	2e00      	cmp	r6, #0
 80143e0:	d1e7      	bne.n	80143b2 <__ieee754_pow+0x32>
 80143e2:	4598      	cmp	r8, r3
 80143e4:	dc01      	bgt.n	80143ea <__ieee754_pow+0x6a>
 80143e6:	d10f      	bne.n	8014408 <__ieee754_pow+0x88>
 80143e8:	b172      	cbz	r2, 8014408 <__ieee754_pow+0x88>
 80143ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80143ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80143f2:	ea55 050a 	orrs.w	r5, r5, sl
 80143f6:	d1dc      	bne.n	80143b2 <__ieee754_pow+0x32>
 80143f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80143fc:	18db      	adds	r3, r3, r3
 80143fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8014402:	4152      	adcs	r2, r2
 8014404:	429d      	cmp	r5, r3
 8014406:	e7d0      	b.n	80143aa <__ieee754_pow+0x2a>
 8014408:	2d00      	cmp	r5, #0
 801440a:	da3b      	bge.n	8014484 <__ieee754_pow+0x104>
 801440c:	4b72      	ldr	r3, [pc, #456]	; (80145d8 <__ieee754_pow+0x258>)
 801440e:	4598      	cmp	r8, r3
 8014410:	dc51      	bgt.n	80144b6 <__ieee754_pow+0x136>
 8014412:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8014416:	4598      	cmp	r8, r3
 8014418:	f340 84ab 	ble.w	8014d72 <__ieee754_pow+0x9f2>
 801441c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014420:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014424:	2b14      	cmp	r3, #20
 8014426:	dd0f      	ble.n	8014448 <__ieee754_pow+0xc8>
 8014428:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801442c:	fa22 f103 	lsr.w	r1, r2, r3
 8014430:	fa01 f303 	lsl.w	r3, r1, r3
 8014434:	4293      	cmp	r3, r2
 8014436:	f040 849c 	bne.w	8014d72 <__ieee754_pow+0x9f2>
 801443a:	f001 0101 	and.w	r1, r1, #1
 801443e:	f1c1 0302 	rsb	r3, r1, #2
 8014442:	9304      	str	r3, [sp, #16]
 8014444:	b182      	cbz	r2, 8014468 <__ieee754_pow+0xe8>
 8014446:	e05f      	b.n	8014508 <__ieee754_pow+0x188>
 8014448:	2a00      	cmp	r2, #0
 801444a:	d15b      	bne.n	8014504 <__ieee754_pow+0x184>
 801444c:	f1c3 0314 	rsb	r3, r3, #20
 8014450:	fa48 f103 	asr.w	r1, r8, r3
 8014454:	fa01 f303 	lsl.w	r3, r1, r3
 8014458:	4543      	cmp	r3, r8
 801445a:	f040 8487 	bne.w	8014d6c <__ieee754_pow+0x9ec>
 801445e:	f001 0101 	and.w	r1, r1, #1
 8014462:	f1c1 0302 	rsb	r3, r1, #2
 8014466:	9304      	str	r3, [sp, #16]
 8014468:	4b5c      	ldr	r3, [pc, #368]	; (80145dc <__ieee754_pow+0x25c>)
 801446a:	4598      	cmp	r8, r3
 801446c:	d132      	bne.n	80144d4 <__ieee754_pow+0x154>
 801446e:	f1b9 0f00 	cmp.w	r9, #0
 8014472:	f280 8477 	bge.w	8014d64 <__ieee754_pow+0x9e4>
 8014476:	4959      	ldr	r1, [pc, #356]	; (80145dc <__ieee754_pow+0x25c>)
 8014478:	4632      	mov	r2, r6
 801447a:	463b      	mov	r3, r7
 801447c:	2000      	movs	r0, #0
 801447e:	f7ec f9e5 	bl	800084c <__aeabi_ddiv>
 8014482:	e79c      	b.n	80143be <__ieee754_pow+0x3e>
 8014484:	2300      	movs	r3, #0
 8014486:	9304      	str	r3, [sp, #16]
 8014488:	2a00      	cmp	r2, #0
 801448a:	d13d      	bne.n	8014508 <__ieee754_pow+0x188>
 801448c:	4b51      	ldr	r3, [pc, #324]	; (80145d4 <__ieee754_pow+0x254>)
 801448e:	4598      	cmp	r8, r3
 8014490:	d1ea      	bne.n	8014468 <__ieee754_pow+0xe8>
 8014492:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014496:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801449a:	ea53 030a 	orrs.w	r3, r3, sl
 801449e:	f000 8459 	beq.w	8014d54 <__ieee754_pow+0x9d4>
 80144a2:	4b4f      	ldr	r3, [pc, #316]	; (80145e0 <__ieee754_pow+0x260>)
 80144a4:	429c      	cmp	r4, r3
 80144a6:	dd08      	ble.n	80144ba <__ieee754_pow+0x13a>
 80144a8:	f1b9 0f00 	cmp.w	r9, #0
 80144ac:	f2c0 8456 	blt.w	8014d5c <__ieee754_pow+0x9dc>
 80144b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80144b4:	e783      	b.n	80143be <__ieee754_pow+0x3e>
 80144b6:	2302      	movs	r3, #2
 80144b8:	e7e5      	b.n	8014486 <__ieee754_pow+0x106>
 80144ba:	f1b9 0f00 	cmp.w	r9, #0
 80144be:	f04f 0000 	mov.w	r0, #0
 80144c2:	f04f 0100 	mov.w	r1, #0
 80144c6:	f6bf af7a 	bge.w	80143be <__ieee754_pow+0x3e>
 80144ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 80144ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80144d2:	e774      	b.n	80143be <__ieee754_pow+0x3e>
 80144d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80144d8:	d106      	bne.n	80144e8 <__ieee754_pow+0x168>
 80144da:	4632      	mov	r2, r6
 80144dc:	463b      	mov	r3, r7
 80144de:	4630      	mov	r0, r6
 80144e0:	4639      	mov	r1, r7
 80144e2:	f7ec f889 	bl	80005f8 <__aeabi_dmul>
 80144e6:	e76a      	b.n	80143be <__ieee754_pow+0x3e>
 80144e8:	4b3e      	ldr	r3, [pc, #248]	; (80145e4 <__ieee754_pow+0x264>)
 80144ea:	4599      	cmp	r9, r3
 80144ec:	d10c      	bne.n	8014508 <__ieee754_pow+0x188>
 80144ee:	2d00      	cmp	r5, #0
 80144f0:	db0a      	blt.n	8014508 <__ieee754_pow+0x188>
 80144f2:	ec47 6b10 	vmov	d0, r6, r7
 80144f6:	b009      	add	sp, #36	; 0x24
 80144f8:	ecbd 8b06 	vpop	{d8-d10}
 80144fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014500:	f000 bd20 	b.w	8014f44 <__ieee754_sqrt>
 8014504:	2300      	movs	r3, #0
 8014506:	9304      	str	r3, [sp, #16]
 8014508:	ec47 6b10 	vmov	d0, r6, r7
 801450c:	f000 fc62 	bl	8014dd4 <fabs>
 8014510:	ec51 0b10 	vmov	r0, r1, d0
 8014514:	f1ba 0f00 	cmp.w	sl, #0
 8014518:	d129      	bne.n	801456e <__ieee754_pow+0x1ee>
 801451a:	b124      	cbz	r4, 8014526 <__ieee754_pow+0x1a6>
 801451c:	4b2f      	ldr	r3, [pc, #188]	; (80145dc <__ieee754_pow+0x25c>)
 801451e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8014522:	429a      	cmp	r2, r3
 8014524:	d123      	bne.n	801456e <__ieee754_pow+0x1ee>
 8014526:	f1b9 0f00 	cmp.w	r9, #0
 801452a:	da05      	bge.n	8014538 <__ieee754_pow+0x1b8>
 801452c:	4602      	mov	r2, r0
 801452e:	460b      	mov	r3, r1
 8014530:	2000      	movs	r0, #0
 8014532:	492a      	ldr	r1, [pc, #168]	; (80145dc <__ieee754_pow+0x25c>)
 8014534:	f7ec f98a 	bl	800084c <__aeabi_ddiv>
 8014538:	2d00      	cmp	r5, #0
 801453a:	f6bf af40 	bge.w	80143be <__ieee754_pow+0x3e>
 801453e:	9b04      	ldr	r3, [sp, #16]
 8014540:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014544:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014548:	431c      	orrs	r4, r3
 801454a:	d108      	bne.n	801455e <__ieee754_pow+0x1de>
 801454c:	4602      	mov	r2, r0
 801454e:	460b      	mov	r3, r1
 8014550:	4610      	mov	r0, r2
 8014552:	4619      	mov	r1, r3
 8014554:	f7eb fe98 	bl	8000288 <__aeabi_dsub>
 8014558:	4602      	mov	r2, r0
 801455a:	460b      	mov	r3, r1
 801455c:	e78f      	b.n	801447e <__ieee754_pow+0xfe>
 801455e:	9b04      	ldr	r3, [sp, #16]
 8014560:	2b01      	cmp	r3, #1
 8014562:	f47f af2c 	bne.w	80143be <__ieee754_pow+0x3e>
 8014566:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801456a:	4619      	mov	r1, r3
 801456c:	e727      	b.n	80143be <__ieee754_pow+0x3e>
 801456e:	0feb      	lsrs	r3, r5, #31
 8014570:	3b01      	subs	r3, #1
 8014572:	9306      	str	r3, [sp, #24]
 8014574:	9a06      	ldr	r2, [sp, #24]
 8014576:	9b04      	ldr	r3, [sp, #16]
 8014578:	4313      	orrs	r3, r2
 801457a:	d102      	bne.n	8014582 <__ieee754_pow+0x202>
 801457c:	4632      	mov	r2, r6
 801457e:	463b      	mov	r3, r7
 8014580:	e7e6      	b.n	8014550 <__ieee754_pow+0x1d0>
 8014582:	4b19      	ldr	r3, [pc, #100]	; (80145e8 <__ieee754_pow+0x268>)
 8014584:	4598      	cmp	r8, r3
 8014586:	f340 80fb 	ble.w	8014780 <__ieee754_pow+0x400>
 801458a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801458e:	4598      	cmp	r8, r3
 8014590:	4b13      	ldr	r3, [pc, #76]	; (80145e0 <__ieee754_pow+0x260>)
 8014592:	dd0c      	ble.n	80145ae <__ieee754_pow+0x22e>
 8014594:	429c      	cmp	r4, r3
 8014596:	dc0f      	bgt.n	80145b8 <__ieee754_pow+0x238>
 8014598:	f1b9 0f00 	cmp.w	r9, #0
 801459c:	da0f      	bge.n	80145be <__ieee754_pow+0x23e>
 801459e:	2000      	movs	r0, #0
 80145a0:	b009      	add	sp, #36	; 0x24
 80145a2:	ecbd 8b06 	vpop	{d8-d10}
 80145a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145aa:	f000 bcc2 	b.w	8014f32 <__math_oflow>
 80145ae:	429c      	cmp	r4, r3
 80145b0:	dbf2      	blt.n	8014598 <__ieee754_pow+0x218>
 80145b2:	4b0a      	ldr	r3, [pc, #40]	; (80145dc <__ieee754_pow+0x25c>)
 80145b4:	429c      	cmp	r4, r3
 80145b6:	dd19      	ble.n	80145ec <__ieee754_pow+0x26c>
 80145b8:	f1b9 0f00 	cmp.w	r9, #0
 80145bc:	dcef      	bgt.n	801459e <__ieee754_pow+0x21e>
 80145be:	2000      	movs	r0, #0
 80145c0:	b009      	add	sp, #36	; 0x24
 80145c2:	ecbd 8b06 	vpop	{d8-d10}
 80145c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145ca:	f000 bca9 	b.w	8014f20 <__math_uflow>
 80145ce:	bf00      	nop
 80145d0:	fff00000 	.word	0xfff00000
 80145d4:	7ff00000 	.word	0x7ff00000
 80145d8:	433fffff 	.word	0x433fffff
 80145dc:	3ff00000 	.word	0x3ff00000
 80145e0:	3fefffff 	.word	0x3fefffff
 80145e4:	3fe00000 	.word	0x3fe00000
 80145e8:	41e00000 	.word	0x41e00000
 80145ec:	4b60      	ldr	r3, [pc, #384]	; (8014770 <__ieee754_pow+0x3f0>)
 80145ee:	2200      	movs	r2, #0
 80145f0:	f7eb fe4a 	bl	8000288 <__aeabi_dsub>
 80145f4:	a354      	add	r3, pc, #336	; (adr r3, 8014748 <__ieee754_pow+0x3c8>)
 80145f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145fa:	4604      	mov	r4, r0
 80145fc:	460d      	mov	r5, r1
 80145fe:	f7eb fffb 	bl	80005f8 <__aeabi_dmul>
 8014602:	a353      	add	r3, pc, #332	; (adr r3, 8014750 <__ieee754_pow+0x3d0>)
 8014604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014608:	4606      	mov	r6, r0
 801460a:	460f      	mov	r7, r1
 801460c:	4620      	mov	r0, r4
 801460e:	4629      	mov	r1, r5
 8014610:	f7eb fff2 	bl	80005f8 <__aeabi_dmul>
 8014614:	4b57      	ldr	r3, [pc, #348]	; (8014774 <__ieee754_pow+0x3f4>)
 8014616:	4682      	mov	sl, r0
 8014618:	468b      	mov	fp, r1
 801461a:	2200      	movs	r2, #0
 801461c:	4620      	mov	r0, r4
 801461e:	4629      	mov	r1, r5
 8014620:	f7eb ffea 	bl	80005f8 <__aeabi_dmul>
 8014624:	4602      	mov	r2, r0
 8014626:	460b      	mov	r3, r1
 8014628:	a14b      	add	r1, pc, #300	; (adr r1, 8014758 <__ieee754_pow+0x3d8>)
 801462a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801462e:	f7eb fe2b 	bl	8000288 <__aeabi_dsub>
 8014632:	4622      	mov	r2, r4
 8014634:	462b      	mov	r3, r5
 8014636:	f7eb ffdf 	bl	80005f8 <__aeabi_dmul>
 801463a:	4602      	mov	r2, r0
 801463c:	460b      	mov	r3, r1
 801463e:	2000      	movs	r0, #0
 8014640:	494d      	ldr	r1, [pc, #308]	; (8014778 <__ieee754_pow+0x3f8>)
 8014642:	f7eb fe21 	bl	8000288 <__aeabi_dsub>
 8014646:	4622      	mov	r2, r4
 8014648:	4680      	mov	r8, r0
 801464a:	4689      	mov	r9, r1
 801464c:	462b      	mov	r3, r5
 801464e:	4620      	mov	r0, r4
 8014650:	4629      	mov	r1, r5
 8014652:	f7eb ffd1 	bl	80005f8 <__aeabi_dmul>
 8014656:	4602      	mov	r2, r0
 8014658:	460b      	mov	r3, r1
 801465a:	4640      	mov	r0, r8
 801465c:	4649      	mov	r1, r9
 801465e:	f7eb ffcb 	bl	80005f8 <__aeabi_dmul>
 8014662:	a33f      	add	r3, pc, #252	; (adr r3, 8014760 <__ieee754_pow+0x3e0>)
 8014664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014668:	f7eb ffc6 	bl	80005f8 <__aeabi_dmul>
 801466c:	4602      	mov	r2, r0
 801466e:	460b      	mov	r3, r1
 8014670:	4650      	mov	r0, sl
 8014672:	4659      	mov	r1, fp
 8014674:	f7eb fe08 	bl	8000288 <__aeabi_dsub>
 8014678:	4602      	mov	r2, r0
 801467a:	460b      	mov	r3, r1
 801467c:	4680      	mov	r8, r0
 801467e:	4689      	mov	r9, r1
 8014680:	4630      	mov	r0, r6
 8014682:	4639      	mov	r1, r7
 8014684:	f7eb fe02 	bl	800028c <__adddf3>
 8014688:	2000      	movs	r0, #0
 801468a:	4632      	mov	r2, r6
 801468c:	463b      	mov	r3, r7
 801468e:	4604      	mov	r4, r0
 8014690:	460d      	mov	r5, r1
 8014692:	f7eb fdf9 	bl	8000288 <__aeabi_dsub>
 8014696:	4602      	mov	r2, r0
 8014698:	460b      	mov	r3, r1
 801469a:	4640      	mov	r0, r8
 801469c:	4649      	mov	r1, r9
 801469e:	f7eb fdf3 	bl	8000288 <__aeabi_dsub>
 80146a2:	9b04      	ldr	r3, [sp, #16]
 80146a4:	9a06      	ldr	r2, [sp, #24]
 80146a6:	3b01      	subs	r3, #1
 80146a8:	4313      	orrs	r3, r2
 80146aa:	4682      	mov	sl, r0
 80146ac:	468b      	mov	fp, r1
 80146ae:	f040 81e7 	bne.w	8014a80 <__ieee754_pow+0x700>
 80146b2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8014768 <__ieee754_pow+0x3e8>
 80146b6:	eeb0 8a47 	vmov.f32	s16, s14
 80146ba:	eef0 8a67 	vmov.f32	s17, s15
 80146be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80146c2:	2600      	movs	r6, #0
 80146c4:	4632      	mov	r2, r6
 80146c6:	463b      	mov	r3, r7
 80146c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80146cc:	f7eb fddc 	bl	8000288 <__aeabi_dsub>
 80146d0:	4622      	mov	r2, r4
 80146d2:	462b      	mov	r3, r5
 80146d4:	f7eb ff90 	bl	80005f8 <__aeabi_dmul>
 80146d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80146dc:	4680      	mov	r8, r0
 80146de:	4689      	mov	r9, r1
 80146e0:	4650      	mov	r0, sl
 80146e2:	4659      	mov	r1, fp
 80146e4:	f7eb ff88 	bl	80005f8 <__aeabi_dmul>
 80146e8:	4602      	mov	r2, r0
 80146ea:	460b      	mov	r3, r1
 80146ec:	4640      	mov	r0, r8
 80146ee:	4649      	mov	r1, r9
 80146f0:	f7eb fdcc 	bl	800028c <__adddf3>
 80146f4:	4632      	mov	r2, r6
 80146f6:	463b      	mov	r3, r7
 80146f8:	4680      	mov	r8, r0
 80146fa:	4689      	mov	r9, r1
 80146fc:	4620      	mov	r0, r4
 80146fe:	4629      	mov	r1, r5
 8014700:	f7eb ff7a 	bl	80005f8 <__aeabi_dmul>
 8014704:	460b      	mov	r3, r1
 8014706:	4604      	mov	r4, r0
 8014708:	460d      	mov	r5, r1
 801470a:	4602      	mov	r2, r0
 801470c:	4649      	mov	r1, r9
 801470e:	4640      	mov	r0, r8
 8014710:	f7eb fdbc 	bl	800028c <__adddf3>
 8014714:	4b19      	ldr	r3, [pc, #100]	; (801477c <__ieee754_pow+0x3fc>)
 8014716:	4299      	cmp	r1, r3
 8014718:	ec45 4b19 	vmov	d9, r4, r5
 801471c:	4606      	mov	r6, r0
 801471e:	460f      	mov	r7, r1
 8014720:	468b      	mov	fp, r1
 8014722:	f340 82f0 	ble.w	8014d06 <__ieee754_pow+0x986>
 8014726:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801472a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801472e:	4303      	orrs	r3, r0
 8014730:	f000 81e4 	beq.w	8014afc <__ieee754_pow+0x77c>
 8014734:	ec51 0b18 	vmov	r0, r1, d8
 8014738:	2200      	movs	r2, #0
 801473a:	2300      	movs	r3, #0
 801473c:	f7ec f9ce 	bl	8000adc <__aeabi_dcmplt>
 8014740:	3800      	subs	r0, #0
 8014742:	bf18      	it	ne
 8014744:	2001      	movne	r0, #1
 8014746:	e72b      	b.n	80145a0 <__ieee754_pow+0x220>
 8014748:	60000000 	.word	0x60000000
 801474c:	3ff71547 	.word	0x3ff71547
 8014750:	f85ddf44 	.word	0xf85ddf44
 8014754:	3e54ae0b 	.word	0x3e54ae0b
 8014758:	55555555 	.word	0x55555555
 801475c:	3fd55555 	.word	0x3fd55555
 8014760:	652b82fe 	.word	0x652b82fe
 8014764:	3ff71547 	.word	0x3ff71547
 8014768:	00000000 	.word	0x00000000
 801476c:	bff00000 	.word	0xbff00000
 8014770:	3ff00000 	.word	0x3ff00000
 8014774:	3fd00000 	.word	0x3fd00000
 8014778:	3fe00000 	.word	0x3fe00000
 801477c:	408fffff 	.word	0x408fffff
 8014780:	4bd5      	ldr	r3, [pc, #852]	; (8014ad8 <__ieee754_pow+0x758>)
 8014782:	402b      	ands	r3, r5
 8014784:	2200      	movs	r2, #0
 8014786:	b92b      	cbnz	r3, 8014794 <__ieee754_pow+0x414>
 8014788:	4bd4      	ldr	r3, [pc, #848]	; (8014adc <__ieee754_pow+0x75c>)
 801478a:	f7eb ff35 	bl	80005f8 <__aeabi_dmul>
 801478e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014792:	460c      	mov	r4, r1
 8014794:	1523      	asrs	r3, r4, #20
 8014796:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801479a:	4413      	add	r3, r2
 801479c:	9305      	str	r3, [sp, #20]
 801479e:	4bd0      	ldr	r3, [pc, #832]	; (8014ae0 <__ieee754_pow+0x760>)
 80147a0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80147a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80147a8:	429c      	cmp	r4, r3
 80147aa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80147ae:	dd08      	ble.n	80147c2 <__ieee754_pow+0x442>
 80147b0:	4bcc      	ldr	r3, [pc, #816]	; (8014ae4 <__ieee754_pow+0x764>)
 80147b2:	429c      	cmp	r4, r3
 80147b4:	f340 8162 	ble.w	8014a7c <__ieee754_pow+0x6fc>
 80147b8:	9b05      	ldr	r3, [sp, #20]
 80147ba:	3301      	adds	r3, #1
 80147bc:	9305      	str	r3, [sp, #20]
 80147be:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80147c2:	2400      	movs	r4, #0
 80147c4:	00e3      	lsls	r3, r4, #3
 80147c6:	9307      	str	r3, [sp, #28]
 80147c8:	4bc7      	ldr	r3, [pc, #796]	; (8014ae8 <__ieee754_pow+0x768>)
 80147ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80147ce:	ed93 7b00 	vldr	d7, [r3]
 80147d2:	4629      	mov	r1, r5
 80147d4:	ec53 2b17 	vmov	r2, r3, d7
 80147d8:	eeb0 9a47 	vmov.f32	s18, s14
 80147dc:	eef0 9a67 	vmov.f32	s19, s15
 80147e0:	4682      	mov	sl, r0
 80147e2:	f7eb fd51 	bl	8000288 <__aeabi_dsub>
 80147e6:	4652      	mov	r2, sl
 80147e8:	4606      	mov	r6, r0
 80147ea:	460f      	mov	r7, r1
 80147ec:	462b      	mov	r3, r5
 80147ee:	ec51 0b19 	vmov	r0, r1, d9
 80147f2:	f7eb fd4b 	bl	800028c <__adddf3>
 80147f6:	4602      	mov	r2, r0
 80147f8:	460b      	mov	r3, r1
 80147fa:	2000      	movs	r0, #0
 80147fc:	49bb      	ldr	r1, [pc, #748]	; (8014aec <__ieee754_pow+0x76c>)
 80147fe:	f7ec f825 	bl	800084c <__aeabi_ddiv>
 8014802:	ec41 0b1a 	vmov	d10, r0, r1
 8014806:	4602      	mov	r2, r0
 8014808:	460b      	mov	r3, r1
 801480a:	4630      	mov	r0, r6
 801480c:	4639      	mov	r1, r7
 801480e:	f7eb fef3 	bl	80005f8 <__aeabi_dmul>
 8014812:	2300      	movs	r3, #0
 8014814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014818:	9302      	str	r3, [sp, #8]
 801481a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801481e:	46ab      	mov	fp, r5
 8014820:	106d      	asrs	r5, r5, #1
 8014822:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014826:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801482a:	ec41 0b18 	vmov	d8, r0, r1
 801482e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8014832:	2200      	movs	r2, #0
 8014834:	4640      	mov	r0, r8
 8014836:	4649      	mov	r1, r9
 8014838:	4614      	mov	r4, r2
 801483a:	461d      	mov	r5, r3
 801483c:	f7eb fedc 	bl	80005f8 <__aeabi_dmul>
 8014840:	4602      	mov	r2, r0
 8014842:	460b      	mov	r3, r1
 8014844:	4630      	mov	r0, r6
 8014846:	4639      	mov	r1, r7
 8014848:	f7eb fd1e 	bl	8000288 <__aeabi_dsub>
 801484c:	ec53 2b19 	vmov	r2, r3, d9
 8014850:	4606      	mov	r6, r0
 8014852:	460f      	mov	r7, r1
 8014854:	4620      	mov	r0, r4
 8014856:	4629      	mov	r1, r5
 8014858:	f7eb fd16 	bl	8000288 <__aeabi_dsub>
 801485c:	4602      	mov	r2, r0
 801485e:	460b      	mov	r3, r1
 8014860:	4650      	mov	r0, sl
 8014862:	4659      	mov	r1, fp
 8014864:	f7eb fd10 	bl	8000288 <__aeabi_dsub>
 8014868:	4642      	mov	r2, r8
 801486a:	464b      	mov	r3, r9
 801486c:	f7eb fec4 	bl	80005f8 <__aeabi_dmul>
 8014870:	4602      	mov	r2, r0
 8014872:	460b      	mov	r3, r1
 8014874:	4630      	mov	r0, r6
 8014876:	4639      	mov	r1, r7
 8014878:	f7eb fd06 	bl	8000288 <__aeabi_dsub>
 801487c:	ec53 2b1a 	vmov	r2, r3, d10
 8014880:	f7eb feba 	bl	80005f8 <__aeabi_dmul>
 8014884:	ec53 2b18 	vmov	r2, r3, d8
 8014888:	ec41 0b19 	vmov	d9, r0, r1
 801488c:	ec51 0b18 	vmov	r0, r1, d8
 8014890:	f7eb feb2 	bl	80005f8 <__aeabi_dmul>
 8014894:	a37c      	add	r3, pc, #496	; (adr r3, 8014a88 <__ieee754_pow+0x708>)
 8014896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801489a:	4604      	mov	r4, r0
 801489c:	460d      	mov	r5, r1
 801489e:	f7eb feab 	bl	80005f8 <__aeabi_dmul>
 80148a2:	a37b      	add	r3, pc, #492	; (adr r3, 8014a90 <__ieee754_pow+0x710>)
 80148a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148a8:	f7eb fcf0 	bl	800028c <__adddf3>
 80148ac:	4622      	mov	r2, r4
 80148ae:	462b      	mov	r3, r5
 80148b0:	f7eb fea2 	bl	80005f8 <__aeabi_dmul>
 80148b4:	a378      	add	r3, pc, #480	; (adr r3, 8014a98 <__ieee754_pow+0x718>)
 80148b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ba:	f7eb fce7 	bl	800028c <__adddf3>
 80148be:	4622      	mov	r2, r4
 80148c0:	462b      	mov	r3, r5
 80148c2:	f7eb fe99 	bl	80005f8 <__aeabi_dmul>
 80148c6:	a376      	add	r3, pc, #472	; (adr r3, 8014aa0 <__ieee754_pow+0x720>)
 80148c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148cc:	f7eb fcde 	bl	800028c <__adddf3>
 80148d0:	4622      	mov	r2, r4
 80148d2:	462b      	mov	r3, r5
 80148d4:	f7eb fe90 	bl	80005f8 <__aeabi_dmul>
 80148d8:	a373      	add	r3, pc, #460	; (adr r3, 8014aa8 <__ieee754_pow+0x728>)
 80148da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148de:	f7eb fcd5 	bl	800028c <__adddf3>
 80148e2:	4622      	mov	r2, r4
 80148e4:	462b      	mov	r3, r5
 80148e6:	f7eb fe87 	bl	80005f8 <__aeabi_dmul>
 80148ea:	a371      	add	r3, pc, #452	; (adr r3, 8014ab0 <__ieee754_pow+0x730>)
 80148ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148f0:	f7eb fccc 	bl	800028c <__adddf3>
 80148f4:	4622      	mov	r2, r4
 80148f6:	4606      	mov	r6, r0
 80148f8:	460f      	mov	r7, r1
 80148fa:	462b      	mov	r3, r5
 80148fc:	4620      	mov	r0, r4
 80148fe:	4629      	mov	r1, r5
 8014900:	f7eb fe7a 	bl	80005f8 <__aeabi_dmul>
 8014904:	4602      	mov	r2, r0
 8014906:	460b      	mov	r3, r1
 8014908:	4630      	mov	r0, r6
 801490a:	4639      	mov	r1, r7
 801490c:	f7eb fe74 	bl	80005f8 <__aeabi_dmul>
 8014910:	4642      	mov	r2, r8
 8014912:	4604      	mov	r4, r0
 8014914:	460d      	mov	r5, r1
 8014916:	464b      	mov	r3, r9
 8014918:	ec51 0b18 	vmov	r0, r1, d8
 801491c:	f7eb fcb6 	bl	800028c <__adddf3>
 8014920:	ec53 2b19 	vmov	r2, r3, d9
 8014924:	f7eb fe68 	bl	80005f8 <__aeabi_dmul>
 8014928:	4622      	mov	r2, r4
 801492a:	462b      	mov	r3, r5
 801492c:	f7eb fcae 	bl	800028c <__adddf3>
 8014930:	4642      	mov	r2, r8
 8014932:	4682      	mov	sl, r0
 8014934:	468b      	mov	fp, r1
 8014936:	464b      	mov	r3, r9
 8014938:	4640      	mov	r0, r8
 801493a:	4649      	mov	r1, r9
 801493c:	f7eb fe5c 	bl	80005f8 <__aeabi_dmul>
 8014940:	4b6b      	ldr	r3, [pc, #428]	; (8014af0 <__ieee754_pow+0x770>)
 8014942:	2200      	movs	r2, #0
 8014944:	4606      	mov	r6, r0
 8014946:	460f      	mov	r7, r1
 8014948:	f7eb fca0 	bl	800028c <__adddf3>
 801494c:	4652      	mov	r2, sl
 801494e:	465b      	mov	r3, fp
 8014950:	f7eb fc9c 	bl	800028c <__adddf3>
 8014954:	2000      	movs	r0, #0
 8014956:	4604      	mov	r4, r0
 8014958:	460d      	mov	r5, r1
 801495a:	4602      	mov	r2, r0
 801495c:	460b      	mov	r3, r1
 801495e:	4640      	mov	r0, r8
 8014960:	4649      	mov	r1, r9
 8014962:	f7eb fe49 	bl	80005f8 <__aeabi_dmul>
 8014966:	4b62      	ldr	r3, [pc, #392]	; (8014af0 <__ieee754_pow+0x770>)
 8014968:	4680      	mov	r8, r0
 801496a:	4689      	mov	r9, r1
 801496c:	2200      	movs	r2, #0
 801496e:	4620      	mov	r0, r4
 8014970:	4629      	mov	r1, r5
 8014972:	f7eb fc89 	bl	8000288 <__aeabi_dsub>
 8014976:	4632      	mov	r2, r6
 8014978:	463b      	mov	r3, r7
 801497a:	f7eb fc85 	bl	8000288 <__aeabi_dsub>
 801497e:	4602      	mov	r2, r0
 8014980:	460b      	mov	r3, r1
 8014982:	4650      	mov	r0, sl
 8014984:	4659      	mov	r1, fp
 8014986:	f7eb fc7f 	bl	8000288 <__aeabi_dsub>
 801498a:	ec53 2b18 	vmov	r2, r3, d8
 801498e:	f7eb fe33 	bl	80005f8 <__aeabi_dmul>
 8014992:	4622      	mov	r2, r4
 8014994:	4606      	mov	r6, r0
 8014996:	460f      	mov	r7, r1
 8014998:	462b      	mov	r3, r5
 801499a:	ec51 0b19 	vmov	r0, r1, d9
 801499e:	f7eb fe2b 	bl	80005f8 <__aeabi_dmul>
 80149a2:	4602      	mov	r2, r0
 80149a4:	460b      	mov	r3, r1
 80149a6:	4630      	mov	r0, r6
 80149a8:	4639      	mov	r1, r7
 80149aa:	f7eb fc6f 	bl	800028c <__adddf3>
 80149ae:	4606      	mov	r6, r0
 80149b0:	460f      	mov	r7, r1
 80149b2:	4602      	mov	r2, r0
 80149b4:	460b      	mov	r3, r1
 80149b6:	4640      	mov	r0, r8
 80149b8:	4649      	mov	r1, r9
 80149ba:	f7eb fc67 	bl	800028c <__adddf3>
 80149be:	a33e      	add	r3, pc, #248	; (adr r3, 8014ab8 <__ieee754_pow+0x738>)
 80149c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c4:	2000      	movs	r0, #0
 80149c6:	4604      	mov	r4, r0
 80149c8:	460d      	mov	r5, r1
 80149ca:	f7eb fe15 	bl	80005f8 <__aeabi_dmul>
 80149ce:	4642      	mov	r2, r8
 80149d0:	ec41 0b18 	vmov	d8, r0, r1
 80149d4:	464b      	mov	r3, r9
 80149d6:	4620      	mov	r0, r4
 80149d8:	4629      	mov	r1, r5
 80149da:	f7eb fc55 	bl	8000288 <__aeabi_dsub>
 80149de:	4602      	mov	r2, r0
 80149e0:	460b      	mov	r3, r1
 80149e2:	4630      	mov	r0, r6
 80149e4:	4639      	mov	r1, r7
 80149e6:	f7eb fc4f 	bl	8000288 <__aeabi_dsub>
 80149ea:	a335      	add	r3, pc, #212	; (adr r3, 8014ac0 <__ieee754_pow+0x740>)
 80149ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f0:	f7eb fe02 	bl	80005f8 <__aeabi_dmul>
 80149f4:	a334      	add	r3, pc, #208	; (adr r3, 8014ac8 <__ieee754_pow+0x748>)
 80149f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149fa:	4606      	mov	r6, r0
 80149fc:	460f      	mov	r7, r1
 80149fe:	4620      	mov	r0, r4
 8014a00:	4629      	mov	r1, r5
 8014a02:	f7eb fdf9 	bl	80005f8 <__aeabi_dmul>
 8014a06:	4602      	mov	r2, r0
 8014a08:	460b      	mov	r3, r1
 8014a0a:	4630      	mov	r0, r6
 8014a0c:	4639      	mov	r1, r7
 8014a0e:	f7eb fc3d 	bl	800028c <__adddf3>
 8014a12:	9a07      	ldr	r2, [sp, #28]
 8014a14:	4b37      	ldr	r3, [pc, #220]	; (8014af4 <__ieee754_pow+0x774>)
 8014a16:	4413      	add	r3, r2
 8014a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a1c:	f7eb fc36 	bl	800028c <__adddf3>
 8014a20:	4682      	mov	sl, r0
 8014a22:	9805      	ldr	r0, [sp, #20]
 8014a24:	468b      	mov	fp, r1
 8014a26:	f7eb fd7d 	bl	8000524 <__aeabi_i2d>
 8014a2a:	9a07      	ldr	r2, [sp, #28]
 8014a2c:	4b32      	ldr	r3, [pc, #200]	; (8014af8 <__ieee754_pow+0x778>)
 8014a2e:	4413      	add	r3, r2
 8014a30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014a34:	4606      	mov	r6, r0
 8014a36:	460f      	mov	r7, r1
 8014a38:	4652      	mov	r2, sl
 8014a3a:	465b      	mov	r3, fp
 8014a3c:	ec51 0b18 	vmov	r0, r1, d8
 8014a40:	f7eb fc24 	bl	800028c <__adddf3>
 8014a44:	4642      	mov	r2, r8
 8014a46:	464b      	mov	r3, r9
 8014a48:	f7eb fc20 	bl	800028c <__adddf3>
 8014a4c:	4632      	mov	r2, r6
 8014a4e:	463b      	mov	r3, r7
 8014a50:	f7eb fc1c 	bl	800028c <__adddf3>
 8014a54:	2000      	movs	r0, #0
 8014a56:	4632      	mov	r2, r6
 8014a58:	463b      	mov	r3, r7
 8014a5a:	4604      	mov	r4, r0
 8014a5c:	460d      	mov	r5, r1
 8014a5e:	f7eb fc13 	bl	8000288 <__aeabi_dsub>
 8014a62:	4642      	mov	r2, r8
 8014a64:	464b      	mov	r3, r9
 8014a66:	f7eb fc0f 	bl	8000288 <__aeabi_dsub>
 8014a6a:	ec53 2b18 	vmov	r2, r3, d8
 8014a6e:	f7eb fc0b 	bl	8000288 <__aeabi_dsub>
 8014a72:	4602      	mov	r2, r0
 8014a74:	460b      	mov	r3, r1
 8014a76:	4650      	mov	r0, sl
 8014a78:	4659      	mov	r1, fp
 8014a7a:	e610      	b.n	801469e <__ieee754_pow+0x31e>
 8014a7c:	2401      	movs	r4, #1
 8014a7e:	e6a1      	b.n	80147c4 <__ieee754_pow+0x444>
 8014a80:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8014ad0 <__ieee754_pow+0x750>
 8014a84:	e617      	b.n	80146b6 <__ieee754_pow+0x336>
 8014a86:	bf00      	nop
 8014a88:	4a454eef 	.word	0x4a454eef
 8014a8c:	3fca7e28 	.word	0x3fca7e28
 8014a90:	93c9db65 	.word	0x93c9db65
 8014a94:	3fcd864a 	.word	0x3fcd864a
 8014a98:	a91d4101 	.word	0xa91d4101
 8014a9c:	3fd17460 	.word	0x3fd17460
 8014aa0:	518f264d 	.word	0x518f264d
 8014aa4:	3fd55555 	.word	0x3fd55555
 8014aa8:	db6fabff 	.word	0xdb6fabff
 8014aac:	3fdb6db6 	.word	0x3fdb6db6
 8014ab0:	33333303 	.word	0x33333303
 8014ab4:	3fe33333 	.word	0x3fe33333
 8014ab8:	e0000000 	.word	0xe0000000
 8014abc:	3feec709 	.word	0x3feec709
 8014ac0:	dc3a03fd 	.word	0xdc3a03fd
 8014ac4:	3feec709 	.word	0x3feec709
 8014ac8:	145b01f5 	.word	0x145b01f5
 8014acc:	be3e2fe0 	.word	0xbe3e2fe0
 8014ad0:	00000000 	.word	0x00000000
 8014ad4:	3ff00000 	.word	0x3ff00000
 8014ad8:	7ff00000 	.word	0x7ff00000
 8014adc:	43400000 	.word	0x43400000
 8014ae0:	0003988e 	.word	0x0003988e
 8014ae4:	000bb679 	.word	0x000bb679
 8014ae8:	08015d68 	.word	0x08015d68
 8014aec:	3ff00000 	.word	0x3ff00000
 8014af0:	40080000 	.word	0x40080000
 8014af4:	08015d88 	.word	0x08015d88
 8014af8:	08015d78 	.word	0x08015d78
 8014afc:	a3b3      	add	r3, pc, #716	; (adr r3, 8014dcc <__ieee754_pow+0xa4c>)
 8014afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b02:	4640      	mov	r0, r8
 8014b04:	4649      	mov	r1, r9
 8014b06:	f7eb fbc1 	bl	800028c <__adddf3>
 8014b0a:	4622      	mov	r2, r4
 8014b0c:	ec41 0b1a 	vmov	d10, r0, r1
 8014b10:	462b      	mov	r3, r5
 8014b12:	4630      	mov	r0, r6
 8014b14:	4639      	mov	r1, r7
 8014b16:	f7eb fbb7 	bl	8000288 <__aeabi_dsub>
 8014b1a:	4602      	mov	r2, r0
 8014b1c:	460b      	mov	r3, r1
 8014b1e:	ec51 0b1a 	vmov	r0, r1, d10
 8014b22:	f7eb fff9 	bl	8000b18 <__aeabi_dcmpgt>
 8014b26:	2800      	cmp	r0, #0
 8014b28:	f47f ae04 	bne.w	8014734 <__ieee754_pow+0x3b4>
 8014b2c:	4aa2      	ldr	r2, [pc, #648]	; (8014db8 <__ieee754_pow+0xa38>)
 8014b2e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014b32:	4293      	cmp	r3, r2
 8014b34:	f340 8107 	ble.w	8014d46 <__ieee754_pow+0x9c6>
 8014b38:	151b      	asrs	r3, r3, #20
 8014b3a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014b3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014b42:	fa4a fa03 	asr.w	sl, sl, r3
 8014b46:	44da      	add	sl, fp
 8014b48:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8014b4c:	489b      	ldr	r0, [pc, #620]	; (8014dbc <__ieee754_pow+0xa3c>)
 8014b4e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8014b52:	4108      	asrs	r0, r1
 8014b54:	ea00 030a 	and.w	r3, r0, sl
 8014b58:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8014b5c:	f1c1 0114 	rsb	r1, r1, #20
 8014b60:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014b64:	fa4a fa01 	asr.w	sl, sl, r1
 8014b68:	f1bb 0f00 	cmp.w	fp, #0
 8014b6c:	f04f 0200 	mov.w	r2, #0
 8014b70:	4620      	mov	r0, r4
 8014b72:	4629      	mov	r1, r5
 8014b74:	bfb8      	it	lt
 8014b76:	f1ca 0a00 	rsblt	sl, sl, #0
 8014b7a:	f7eb fb85 	bl	8000288 <__aeabi_dsub>
 8014b7e:	ec41 0b19 	vmov	d9, r0, r1
 8014b82:	4642      	mov	r2, r8
 8014b84:	464b      	mov	r3, r9
 8014b86:	ec51 0b19 	vmov	r0, r1, d9
 8014b8a:	f7eb fb7f 	bl	800028c <__adddf3>
 8014b8e:	a37a      	add	r3, pc, #488	; (adr r3, 8014d78 <__ieee754_pow+0x9f8>)
 8014b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b94:	2000      	movs	r0, #0
 8014b96:	4604      	mov	r4, r0
 8014b98:	460d      	mov	r5, r1
 8014b9a:	f7eb fd2d 	bl	80005f8 <__aeabi_dmul>
 8014b9e:	ec53 2b19 	vmov	r2, r3, d9
 8014ba2:	4606      	mov	r6, r0
 8014ba4:	460f      	mov	r7, r1
 8014ba6:	4620      	mov	r0, r4
 8014ba8:	4629      	mov	r1, r5
 8014baa:	f7eb fb6d 	bl	8000288 <__aeabi_dsub>
 8014bae:	4602      	mov	r2, r0
 8014bb0:	460b      	mov	r3, r1
 8014bb2:	4640      	mov	r0, r8
 8014bb4:	4649      	mov	r1, r9
 8014bb6:	f7eb fb67 	bl	8000288 <__aeabi_dsub>
 8014bba:	a371      	add	r3, pc, #452	; (adr r3, 8014d80 <__ieee754_pow+0xa00>)
 8014bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc0:	f7eb fd1a 	bl	80005f8 <__aeabi_dmul>
 8014bc4:	a370      	add	r3, pc, #448	; (adr r3, 8014d88 <__ieee754_pow+0xa08>)
 8014bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bca:	4680      	mov	r8, r0
 8014bcc:	4689      	mov	r9, r1
 8014bce:	4620      	mov	r0, r4
 8014bd0:	4629      	mov	r1, r5
 8014bd2:	f7eb fd11 	bl	80005f8 <__aeabi_dmul>
 8014bd6:	4602      	mov	r2, r0
 8014bd8:	460b      	mov	r3, r1
 8014bda:	4640      	mov	r0, r8
 8014bdc:	4649      	mov	r1, r9
 8014bde:	f7eb fb55 	bl	800028c <__adddf3>
 8014be2:	4604      	mov	r4, r0
 8014be4:	460d      	mov	r5, r1
 8014be6:	4602      	mov	r2, r0
 8014be8:	460b      	mov	r3, r1
 8014bea:	4630      	mov	r0, r6
 8014bec:	4639      	mov	r1, r7
 8014bee:	f7eb fb4d 	bl	800028c <__adddf3>
 8014bf2:	4632      	mov	r2, r6
 8014bf4:	463b      	mov	r3, r7
 8014bf6:	4680      	mov	r8, r0
 8014bf8:	4689      	mov	r9, r1
 8014bfa:	f7eb fb45 	bl	8000288 <__aeabi_dsub>
 8014bfe:	4602      	mov	r2, r0
 8014c00:	460b      	mov	r3, r1
 8014c02:	4620      	mov	r0, r4
 8014c04:	4629      	mov	r1, r5
 8014c06:	f7eb fb3f 	bl	8000288 <__aeabi_dsub>
 8014c0a:	4642      	mov	r2, r8
 8014c0c:	4606      	mov	r6, r0
 8014c0e:	460f      	mov	r7, r1
 8014c10:	464b      	mov	r3, r9
 8014c12:	4640      	mov	r0, r8
 8014c14:	4649      	mov	r1, r9
 8014c16:	f7eb fcef 	bl	80005f8 <__aeabi_dmul>
 8014c1a:	a35d      	add	r3, pc, #372	; (adr r3, 8014d90 <__ieee754_pow+0xa10>)
 8014c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c20:	4604      	mov	r4, r0
 8014c22:	460d      	mov	r5, r1
 8014c24:	f7eb fce8 	bl	80005f8 <__aeabi_dmul>
 8014c28:	a35b      	add	r3, pc, #364	; (adr r3, 8014d98 <__ieee754_pow+0xa18>)
 8014c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c2e:	f7eb fb2b 	bl	8000288 <__aeabi_dsub>
 8014c32:	4622      	mov	r2, r4
 8014c34:	462b      	mov	r3, r5
 8014c36:	f7eb fcdf 	bl	80005f8 <__aeabi_dmul>
 8014c3a:	a359      	add	r3, pc, #356	; (adr r3, 8014da0 <__ieee754_pow+0xa20>)
 8014c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c40:	f7eb fb24 	bl	800028c <__adddf3>
 8014c44:	4622      	mov	r2, r4
 8014c46:	462b      	mov	r3, r5
 8014c48:	f7eb fcd6 	bl	80005f8 <__aeabi_dmul>
 8014c4c:	a356      	add	r3, pc, #344	; (adr r3, 8014da8 <__ieee754_pow+0xa28>)
 8014c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c52:	f7eb fb19 	bl	8000288 <__aeabi_dsub>
 8014c56:	4622      	mov	r2, r4
 8014c58:	462b      	mov	r3, r5
 8014c5a:	f7eb fccd 	bl	80005f8 <__aeabi_dmul>
 8014c5e:	a354      	add	r3, pc, #336	; (adr r3, 8014db0 <__ieee754_pow+0xa30>)
 8014c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c64:	f7eb fb12 	bl	800028c <__adddf3>
 8014c68:	4622      	mov	r2, r4
 8014c6a:	462b      	mov	r3, r5
 8014c6c:	f7eb fcc4 	bl	80005f8 <__aeabi_dmul>
 8014c70:	4602      	mov	r2, r0
 8014c72:	460b      	mov	r3, r1
 8014c74:	4640      	mov	r0, r8
 8014c76:	4649      	mov	r1, r9
 8014c78:	f7eb fb06 	bl	8000288 <__aeabi_dsub>
 8014c7c:	4604      	mov	r4, r0
 8014c7e:	460d      	mov	r5, r1
 8014c80:	4602      	mov	r2, r0
 8014c82:	460b      	mov	r3, r1
 8014c84:	4640      	mov	r0, r8
 8014c86:	4649      	mov	r1, r9
 8014c88:	f7eb fcb6 	bl	80005f8 <__aeabi_dmul>
 8014c8c:	2200      	movs	r2, #0
 8014c8e:	ec41 0b19 	vmov	d9, r0, r1
 8014c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014c96:	4620      	mov	r0, r4
 8014c98:	4629      	mov	r1, r5
 8014c9a:	f7eb faf5 	bl	8000288 <__aeabi_dsub>
 8014c9e:	4602      	mov	r2, r0
 8014ca0:	460b      	mov	r3, r1
 8014ca2:	ec51 0b19 	vmov	r0, r1, d9
 8014ca6:	f7eb fdd1 	bl	800084c <__aeabi_ddiv>
 8014caa:	4632      	mov	r2, r6
 8014cac:	4604      	mov	r4, r0
 8014cae:	460d      	mov	r5, r1
 8014cb0:	463b      	mov	r3, r7
 8014cb2:	4640      	mov	r0, r8
 8014cb4:	4649      	mov	r1, r9
 8014cb6:	f7eb fc9f 	bl	80005f8 <__aeabi_dmul>
 8014cba:	4632      	mov	r2, r6
 8014cbc:	463b      	mov	r3, r7
 8014cbe:	f7eb fae5 	bl	800028c <__adddf3>
 8014cc2:	4602      	mov	r2, r0
 8014cc4:	460b      	mov	r3, r1
 8014cc6:	4620      	mov	r0, r4
 8014cc8:	4629      	mov	r1, r5
 8014cca:	f7eb fadd 	bl	8000288 <__aeabi_dsub>
 8014cce:	4642      	mov	r2, r8
 8014cd0:	464b      	mov	r3, r9
 8014cd2:	f7eb fad9 	bl	8000288 <__aeabi_dsub>
 8014cd6:	460b      	mov	r3, r1
 8014cd8:	4602      	mov	r2, r0
 8014cda:	4939      	ldr	r1, [pc, #228]	; (8014dc0 <__ieee754_pow+0xa40>)
 8014cdc:	2000      	movs	r0, #0
 8014cde:	f7eb fad3 	bl	8000288 <__aeabi_dsub>
 8014ce2:	ec41 0b10 	vmov	d0, r0, r1
 8014ce6:	ee10 3a90 	vmov	r3, s1
 8014cea:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8014cee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014cf2:	da2b      	bge.n	8014d4c <__ieee754_pow+0x9cc>
 8014cf4:	4650      	mov	r0, sl
 8014cf6:	f000 f877 	bl	8014de8 <scalbn>
 8014cfa:	ec51 0b10 	vmov	r0, r1, d0
 8014cfe:	ec53 2b18 	vmov	r2, r3, d8
 8014d02:	f7ff bbee 	b.w	80144e2 <__ieee754_pow+0x162>
 8014d06:	4b2f      	ldr	r3, [pc, #188]	; (8014dc4 <__ieee754_pow+0xa44>)
 8014d08:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8014d0c:	429e      	cmp	r6, r3
 8014d0e:	f77f af0d 	ble.w	8014b2c <__ieee754_pow+0x7ac>
 8014d12:	4b2d      	ldr	r3, [pc, #180]	; (8014dc8 <__ieee754_pow+0xa48>)
 8014d14:	440b      	add	r3, r1
 8014d16:	4303      	orrs	r3, r0
 8014d18:	d009      	beq.n	8014d2e <__ieee754_pow+0x9ae>
 8014d1a:	ec51 0b18 	vmov	r0, r1, d8
 8014d1e:	2200      	movs	r2, #0
 8014d20:	2300      	movs	r3, #0
 8014d22:	f7eb fedb 	bl	8000adc <__aeabi_dcmplt>
 8014d26:	3800      	subs	r0, #0
 8014d28:	bf18      	it	ne
 8014d2a:	2001      	movne	r0, #1
 8014d2c:	e448      	b.n	80145c0 <__ieee754_pow+0x240>
 8014d2e:	4622      	mov	r2, r4
 8014d30:	462b      	mov	r3, r5
 8014d32:	f7eb faa9 	bl	8000288 <__aeabi_dsub>
 8014d36:	4642      	mov	r2, r8
 8014d38:	464b      	mov	r3, r9
 8014d3a:	f7eb fee3 	bl	8000b04 <__aeabi_dcmpge>
 8014d3e:	2800      	cmp	r0, #0
 8014d40:	f43f aef4 	beq.w	8014b2c <__ieee754_pow+0x7ac>
 8014d44:	e7e9      	b.n	8014d1a <__ieee754_pow+0x99a>
 8014d46:	f04f 0a00 	mov.w	sl, #0
 8014d4a:	e71a      	b.n	8014b82 <__ieee754_pow+0x802>
 8014d4c:	ec51 0b10 	vmov	r0, r1, d0
 8014d50:	4619      	mov	r1, r3
 8014d52:	e7d4      	b.n	8014cfe <__ieee754_pow+0x97e>
 8014d54:	491a      	ldr	r1, [pc, #104]	; (8014dc0 <__ieee754_pow+0xa40>)
 8014d56:	2000      	movs	r0, #0
 8014d58:	f7ff bb31 	b.w	80143be <__ieee754_pow+0x3e>
 8014d5c:	2000      	movs	r0, #0
 8014d5e:	2100      	movs	r1, #0
 8014d60:	f7ff bb2d 	b.w	80143be <__ieee754_pow+0x3e>
 8014d64:	4630      	mov	r0, r6
 8014d66:	4639      	mov	r1, r7
 8014d68:	f7ff bb29 	b.w	80143be <__ieee754_pow+0x3e>
 8014d6c:	9204      	str	r2, [sp, #16]
 8014d6e:	f7ff bb7b 	b.w	8014468 <__ieee754_pow+0xe8>
 8014d72:	2300      	movs	r3, #0
 8014d74:	f7ff bb65 	b.w	8014442 <__ieee754_pow+0xc2>
 8014d78:	00000000 	.word	0x00000000
 8014d7c:	3fe62e43 	.word	0x3fe62e43
 8014d80:	fefa39ef 	.word	0xfefa39ef
 8014d84:	3fe62e42 	.word	0x3fe62e42
 8014d88:	0ca86c39 	.word	0x0ca86c39
 8014d8c:	be205c61 	.word	0xbe205c61
 8014d90:	72bea4d0 	.word	0x72bea4d0
 8014d94:	3e663769 	.word	0x3e663769
 8014d98:	c5d26bf1 	.word	0xc5d26bf1
 8014d9c:	3ebbbd41 	.word	0x3ebbbd41
 8014da0:	af25de2c 	.word	0xaf25de2c
 8014da4:	3f11566a 	.word	0x3f11566a
 8014da8:	16bebd93 	.word	0x16bebd93
 8014dac:	3f66c16c 	.word	0x3f66c16c
 8014db0:	5555553e 	.word	0x5555553e
 8014db4:	3fc55555 	.word	0x3fc55555
 8014db8:	3fe00000 	.word	0x3fe00000
 8014dbc:	fff00000 	.word	0xfff00000
 8014dc0:	3ff00000 	.word	0x3ff00000
 8014dc4:	4090cbff 	.word	0x4090cbff
 8014dc8:	3f6f3400 	.word	0x3f6f3400
 8014dcc:	652b82fe 	.word	0x652b82fe
 8014dd0:	3c971547 	.word	0x3c971547

08014dd4 <fabs>:
 8014dd4:	ec51 0b10 	vmov	r0, r1, d0
 8014dd8:	ee10 2a10 	vmov	r2, s0
 8014ddc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014de0:	ec43 2b10 	vmov	d0, r2, r3
 8014de4:	4770      	bx	lr
	...

08014de8 <scalbn>:
 8014de8:	b570      	push	{r4, r5, r6, lr}
 8014dea:	ec55 4b10 	vmov	r4, r5, d0
 8014dee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8014df2:	4606      	mov	r6, r0
 8014df4:	462b      	mov	r3, r5
 8014df6:	b999      	cbnz	r1, 8014e20 <scalbn+0x38>
 8014df8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014dfc:	4323      	orrs	r3, r4
 8014dfe:	d03f      	beq.n	8014e80 <scalbn+0x98>
 8014e00:	4b35      	ldr	r3, [pc, #212]	; (8014ed8 <scalbn+0xf0>)
 8014e02:	4629      	mov	r1, r5
 8014e04:	ee10 0a10 	vmov	r0, s0
 8014e08:	2200      	movs	r2, #0
 8014e0a:	f7eb fbf5 	bl	80005f8 <__aeabi_dmul>
 8014e0e:	4b33      	ldr	r3, [pc, #204]	; (8014edc <scalbn+0xf4>)
 8014e10:	429e      	cmp	r6, r3
 8014e12:	4604      	mov	r4, r0
 8014e14:	460d      	mov	r5, r1
 8014e16:	da10      	bge.n	8014e3a <scalbn+0x52>
 8014e18:	a327      	add	r3, pc, #156	; (adr r3, 8014eb8 <scalbn+0xd0>)
 8014e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e1e:	e01f      	b.n	8014e60 <scalbn+0x78>
 8014e20:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014e24:	4291      	cmp	r1, r2
 8014e26:	d10c      	bne.n	8014e42 <scalbn+0x5a>
 8014e28:	ee10 2a10 	vmov	r2, s0
 8014e2c:	4620      	mov	r0, r4
 8014e2e:	4629      	mov	r1, r5
 8014e30:	f7eb fa2c 	bl	800028c <__adddf3>
 8014e34:	4604      	mov	r4, r0
 8014e36:	460d      	mov	r5, r1
 8014e38:	e022      	b.n	8014e80 <scalbn+0x98>
 8014e3a:	460b      	mov	r3, r1
 8014e3c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8014e40:	3936      	subs	r1, #54	; 0x36
 8014e42:	f24c 3250 	movw	r2, #50000	; 0xc350
 8014e46:	4296      	cmp	r6, r2
 8014e48:	dd0d      	ble.n	8014e66 <scalbn+0x7e>
 8014e4a:	2d00      	cmp	r5, #0
 8014e4c:	a11c      	add	r1, pc, #112	; (adr r1, 8014ec0 <scalbn+0xd8>)
 8014e4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e52:	da02      	bge.n	8014e5a <scalbn+0x72>
 8014e54:	a11c      	add	r1, pc, #112	; (adr r1, 8014ec8 <scalbn+0xe0>)
 8014e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e5a:	a319      	add	r3, pc, #100	; (adr r3, 8014ec0 <scalbn+0xd8>)
 8014e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e60:	f7eb fbca 	bl	80005f8 <__aeabi_dmul>
 8014e64:	e7e6      	b.n	8014e34 <scalbn+0x4c>
 8014e66:	1872      	adds	r2, r6, r1
 8014e68:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014e6c:	428a      	cmp	r2, r1
 8014e6e:	dcec      	bgt.n	8014e4a <scalbn+0x62>
 8014e70:	2a00      	cmp	r2, #0
 8014e72:	dd08      	ble.n	8014e86 <scalbn+0x9e>
 8014e74:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014e78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014e7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014e80:	ec45 4b10 	vmov	d0, r4, r5
 8014e84:	bd70      	pop	{r4, r5, r6, pc}
 8014e86:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014e8a:	da08      	bge.n	8014e9e <scalbn+0xb6>
 8014e8c:	2d00      	cmp	r5, #0
 8014e8e:	a10a      	add	r1, pc, #40	; (adr r1, 8014eb8 <scalbn+0xd0>)
 8014e90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e94:	dac0      	bge.n	8014e18 <scalbn+0x30>
 8014e96:	a10e      	add	r1, pc, #56	; (adr r1, 8014ed0 <scalbn+0xe8>)
 8014e98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014e9c:	e7bc      	b.n	8014e18 <scalbn+0x30>
 8014e9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014ea2:	3236      	adds	r2, #54	; 0x36
 8014ea4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014ea8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8014eac:	4620      	mov	r0, r4
 8014eae:	4b0c      	ldr	r3, [pc, #48]	; (8014ee0 <scalbn+0xf8>)
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	e7d5      	b.n	8014e60 <scalbn+0x78>
 8014eb4:	f3af 8000 	nop.w
 8014eb8:	c2f8f359 	.word	0xc2f8f359
 8014ebc:	01a56e1f 	.word	0x01a56e1f
 8014ec0:	8800759c 	.word	0x8800759c
 8014ec4:	7e37e43c 	.word	0x7e37e43c
 8014ec8:	8800759c 	.word	0x8800759c
 8014ecc:	fe37e43c 	.word	0xfe37e43c
 8014ed0:	c2f8f359 	.word	0xc2f8f359
 8014ed4:	81a56e1f 	.word	0x81a56e1f
 8014ed8:	43500000 	.word	0x43500000
 8014edc:	ffff3cb0 	.word	0xffff3cb0
 8014ee0:	3c900000 	.word	0x3c900000

08014ee4 <with_errno>:
 8014ee4:	b570      	push	{r4, r5, r6, lr}
 8014ee6:	4604      	mov	r4, r0
 8014ee8:	460d      	mov	r5, r1
 8014eea:	4616      	mov	r6, r2
 8014eec:	f7fc fd5e 	bl	80119ac <__errno>
 8014ef0:	4629      	mov	r1, r5
 8014ef2:	6006      	str	r6, [r0, #0]
 8014ef4:	4620      	mov	r0, r4
 8014ef6:	bd70      	pop	{r4, r5, r6, pc}

08014ef8 <xflow>:
 8014ef8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014efa:	4614      	mov	r4, r2
 8014efc:	461d      	mov	r5, r3
 8014efe:	b108      	cbz	r0, 8014f04 <xflow+0xc>
 8014f00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014f04:	e9cd 2300 	strd	r2, r3, [sp]
 8014f08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f0c:	4620      	mov	r0, r4
 8014f0e:	4629      	mov	r1, r5
 8014f10:	f7eb fb72 	bl	80005f8 <__aeabi_dmul>
 8014f14:	2222      	movs	r2, #34	; 0x22
 8014f16:	b003      	add	sp, #12
 8014f18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014f1c:	f7ff bfe2 	b.w	8014ee4 <with_errno>

08014f20 <__math_uflow>:
 8014f20:	b508      	push	{r3, lr}
 8014f22:	2200      	movs	r2, #0
 8014f24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014f28:	f7ff ffe6 	bl	8014ef8 <xflow>
 8014f2c:	ec41 0b10 	vmov	d0, r0, r1
 8014f30:	bd08      	pop	{r3, pc}

08014f32 <__math_oflow>:
 8014f32:	b508      	push	{r3, lr}
 8014f34:	2200      	movs	r2, #0
 8014f36:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8014f3a:	f7ff ffdd 	bl	8014ef8 <xflow>
 8014f3e:	ec41 0b10 	vmov	d0, r0, r1
 8014f42:	bd08      	pop	{r3, pc}

08014f44 <__ieee754_sqrt>:
 8014f44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f48:	ec55 4b10 	vmov	r4, r5, d0
 8014f4c:	4e67      	ldr	r6, [pc, #412]	; (80150ec <__ieee754_sqrt+0x1a8>)
 8014f4e:	43ae      	bics	r6, r5
 8014f50:	ee10 0a10 	vmov	r0, s0
 8014f54:	ee10 2a10 	vmov	r2, s0
 8014f58:	4629      	mov	r1, r5
 8014f5a:	462b      	mov	r3, r5
 8014f5c:	d10d      	bne.n	8014f7a <__ieee754_sqrt+0x36>
 8014f5e:	f7eb fb4b 	bl	80005f8 <__aeabi_dmul>
 8014f62:	4602      	mov	r2, r0
 8014f64:	460b      	mov	r3, r1
 8014f66:	4620      	mov	r0, r4
 8014f68:	4629      	mov	r1, r5
 8014f6a:	f7eb f98f 	bl	800028c <__adddf3>
 8014f6e:	4604      	mov	r4, r0
 8014f70:	460d      	mov	r5, r1
 8014f72:	ec45 4b10 	vmov	d0, r4, r5
 8014f76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f7a:	2d00      	cmp	r5, #0
 8014f7c:	dc0b      	bgt.n	8014f96 <__ieee754_sqrt+0x52>
 8014f7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014f82:	4326      	orrs	r6, r4
 8014f84:	d0f5      	beq.n	8014f72 <__ieee754_sqrt+0x2e>
 8014f86:	b135      	cbz	r5, 8014f96 <__ieee754_sqrt+0x52>
 8014f88:	f7eb f97e 	bl	8000288 <__aeabi_dsub>
 8014f8c:	4602      	mov	r2, r0
 8014f8e:	460b      	mov	r3, r1
 8014f90:	f7eb fc5c 	bl	800084c <__aeabi_ddiv>
 8014f94:	e7eb      	b.n	8014f6e <__ieee754_sqrt+0x2a>
 8014f96:	1509      	asrs	r1, r1, #20
 8014f98:	f000 808d 	beq.w	80150b6 <__ieee754_sqrt+0x172>
 8014f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014fa0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8014fa4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014fa8:	07c9      	lsls	r1, r1, #31
 8014faa:	bf5c      	itt	pl
 8014fac:	005b      	lslpl	r3, r3, #1
 8014fae:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8014fb2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014fb6:	bf58      	it	pl
 8014fb8:	0052      	lslpl	r2, r2, #1
 8014fba:	2500      	movs	r5, #0
 8014fbc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8014fc0:	1076      	asrs	r6, r6, #1
 8014fc2:	0052      	lsls	r2, r2, #1
 8014fc4:	f04f 0e16 	mov.w	lr, #22
 8014fc8:	46ac      	mov	ip, r5
 8014fca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014fce:	eb0c 0001 	add.w	r0, ip, r1
 8014fd2:	4298      	cmp	r0, r3
 8014fd4:	bfde      	ittt	le
 8014fd6:	1a1b      	suble	r3, r3, r0
 8014fd8:	eb00 0c01 	addle.w	ip, r0, r1
 8014fdc:	186d      	addle	r5, r5, r1
 8014fde:	005b      	lsls	r3, r3, #1
 8014fe0:	f1be 0e01 	subs.w	lr, lr, #1
 8014fe4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8014fe8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014fec:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8014ff0:	d1ed      	bne.n	8014fce <__ieee754_sqrt+0x8a>
 8014ff2:	4674      	mov	r4, lr
 8014ff4:	2720      	movs	r7, #32
 8014ff6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8014ffa:	4563      	cmp	r3, ip
 8014ffc:	eb01 000e 	add.w	r0, r1, lr
 8015000:	dc02      	bgt.n	8015008 <__ieee754_sqrt+0xc4>
 8015002:	d113      	bne.n	801502c <__ieee754_sqrt+0xe8>
 8015004:	4290      	cmp	r0, r2
 8015006:	d811      	bhi.n	801502c <__ieee754_sqrt+0xe8>
 8015008:	2800      	cmp	r0, #0
 801500a:	eb00 0e01 	add.w	lr, r0, r1
 801500e:	da57      	bge.n	80150c0 <__ieee754_sqrt+0x17c>
 8015010:	f1be 0f00 	cmp.w	lr, #0
 8015014:	db54      	blt.n	80150c0 <__ieee754_sqrt+0x17c>
 8015016:	f10c 0801 	add.w	r8, ip, #1
 801501a:	eba3 030c 	sub.w	r3, r3, ip
 801501e:	4290      	cmp	r0, r2
 8015020:	bf88      	it	hi
 8015022:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8015026:	1a12      	subs	r2, r2, r0
 8015028:	440c      	add	r4, r1
 801502a:	46c4      	mov	ip, r8
 801502c:	005b      	lsls	r3, r3, #1
 801502e:	3f01      	subs	r7, #1
 8015030:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8015034:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8015038:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801503c:	d1dd      	bne.n	8014ffa <__ieee754_sqrt+0xb6>
 801503e:	4313      	orrs	r3, r2
 8015040:	d01b      	beq.n	801507a <__ieee754_sqrt+0x136>
 8015042:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80150f0 <__ieee754_sqrt+0x1ac>
 8015046:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80150f4 <__ieee754_sqrt+0x1b0>
 801504a:	e9da 0100 	ldrd	r0, r1, [sl]
 801504e:	e9db 2300 	ldrd	r2, r3, [fp]
 8015052:	f7eb f919 	bl	8000288 <__aeabi_dsub>
 8015056:	e9da 8900 	ldrd	r8, r9, [sl]
 801505a:	4602      	mov	r2, r0
 801505c:	460b      	mov	r3, r1
 801505e:	4640      	mov	r0, r8
 8015060:	4649      	mov	r1, r9
 8015062:	f7eb fd45 	bl	8000af0 <__aeabi_dcmple>
 8015066:	b140      	cbz	r0, 801507a <__ieee754_sqrt+0x136>
 8015068:	f1b4 3fff 	cmp.w	r4, #4294967295
 801506c:	e9da 0100 	ldrd	r0, r1, [sl]
 8015070:	e9db 2300 	ldrd	r2, r3, [fp]
 8015074:	d126      	bne.n	80150c4 <__ieee754_sqrt+0x180>
 8015076:	3501      	adds	r5, #1
 8015078:	463c      	mov	r4, r7
 801507a:	106a      	asrs	r2, r5, #1
 801507c:	0863      	lsrs	r3, r4, #1
 801507e:	07e9      	lsls	r1, r5, #31
 8015080:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8015084:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8015088:	bf48      	it	mi
 801508a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801508e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8015092:	461c      	mov	r4, r3
 8015094:	e76d      	b.n	8014f72 <__ieee754_sqrt+0x2e>
 8015096:	0ad3      	lsrs	r3, r2, #11
 8015098:	3815      	subs	r0, #21
 801509a:	0552      	lsls	r2, r2, #21
 801509c:	2b00      	cmp	r3, #0
 801509e:	d0fa      	beq.n	8015096 <__ieee754_sqrt+0x152>
 80150a0:	02dc      	lsls	r4, r3, #11
 80150a2:	d50a      	bpl.n	80150ba <__ieee754_sqrt+0x176>
 80150a4:	f1c1 0420 	rsb	r4, r1, #32
 80150a8:	fa22 f404 	lsr.w	r4, r2, r4
 80150ac:	1e4d      	subs	r5, r1, #1
 80150ae:	408a      	lsls	r2, r1
 80150b0:	4323      	orrs	r3, r4
 80150b2:	1b41      	subs	r1, r0, r5
 80150b4:	e772      	b.n	8014f9c <__ieee754_sqrt+0x58>
 80150b6:	4608      	mov	r0, r1
 80150b8:	e7f0      	b.n	801509c <__ieee754_sqrt+0x158>
 80150ba:	005b      	lsls	r3, r3, #1
 80150bc:	3101      	adds	r1, #1
 80150be:	e7ef      	b.n	80150a0 <__ieee754_sqrt+0x15c>
 80150c0:	46e0      	mov	r8, ip
 80150c2:	e7aa      	b.n	801501a <__ieee754_sqrt+0xd6>
 80150c4:	f7eb f8e2 	bl	800028c <__adddf3>
 80150c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80150cc:	4602      	mov	r2, r0
 80150ce:	460b      	mov	r3, r1
 80150d0:	4640      	mov	r0, r8
 80150d2:	4649      	mov	r1, r9
 80150d4:	f7eb fd02 	bl	8000adc <__aeabi_dcmplt>
 80150d8:	b120      	cbz	r0, 80150e4 <__ieee754_sqrt+0x1a0>
 80150da:	1ca0      	adds	r0, r4, #2
 80150dc:	bf08      	it	eq
 80150de:	3501      	addeq	r5, #1
 80150e0:	3402      	adds	r4, #2
 80150e2:	e7ca      	b.n	801507a <__ieee754_sqrt+0x136>
 80150e4:	3401      	adds	r4, #1
 80150e6:	f024 0401 	bic.w	r4, r4, #1
 80150ea:	e7c6      	b.n	801507a <__ieee754_sqrt+0x136>
 80150ec:	7ff00000 	.word	0x7ff00000
 80150f0:	200001f8 	.word	0x200001f8
 80150f4:	20000200 	.word	0x20000200

080150f8 <_init>:
 80150f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150fa:	bf00      	nop
 80150fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150fe:	bc08      	pop	{r3}
 8015100:	469e      	mov	lr, r3
 8015102:	4770      	bx	lr

08015104 <_fini>:
 8015104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015106:	bf00      	nop
 8015108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801510a:	bc08      	pop	{r3}
 801510c:	469e      	mov	lr, r3
 801510e:	4770      	bx	lr
