INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link
	Log files: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin.link_summary, at Mon Nov 18 17:08:53 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link/v++_link_stencil_kernel_hw_emu_guidance.html', at Mon Nov 18 17:08:53 2024
INFO: [v++ 60-895]   Target platform: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw_emu/hw_emu.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:09:03] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/syslinkConfig.ini --xpfm /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target emu --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:09:10] build_xd_ip_db started: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/hw_emu.hpfm -clkid 0 -ip /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/iprepo/xilinx_com_hls_stencil_kernel_0_0_1_0,stencil_kernel_0_0 -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:09:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 443.539 ; gain = 0.000 ; free physical = 2625 ; free virtual = 32906
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:09:21] cfgen started: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/cfgen  -slr stencil_kernel_0_0_1:SLR0 -sp stencil_kernel_0_0_1.m_axi_gmem0:DDR[0] -sp stencil_kernel_0_0_1.m_axi_gmem1:DDR[1] -dpa_mem_offload false -dmclkid 0 -r /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: stencil_kernel_0_0, num: 1  {stencil_kernel_0_0_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: stencil_kernel_0_0_1, k_port: m_axi_gmem0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: stencil_kernel_0_0_1, k_port: m_axi_gmem1, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: stencil_kernel_0_0_1, SLR: SLR0
INFO: [SYSTEM_LINK 82-37] [17:09:29] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 443.539 ; gain = 0.000 ; free physical = 2626 ; free virtual = 32908
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:09:29] cf2bd started: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.xsd --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:09:34] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.539 ; gain = 0.000 ; free physical = 2620 ; free virtual = 32909
INFO: [v++ 60-1441] [17:09:35] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 2691 ; free virtual = 32970
INFO: [v++ 60-1443] [17:09:35] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/sdsl.dat -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/cf2sw.rtd -nofilter /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/cf2sw_full.rtd -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.xml -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [v++ 60-1441] [17:09:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 2689 ; free virtual = 32970
INFO: [v++ 60-1443] [17:09:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [v++ 60-1441] [17:09:42] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 2669 ; free virtual = 32950
INFO: [v++ 60-1443] [17:09:42] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f xilinx_u250_gen3x16_xdma_4_1_202210_1 --remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/.ipcache --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int --log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link --report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/vplConfig.ini -k /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link --emulation_mode debug_waveform --no-info --iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xo/ip_repo/xilinx_com_hls_stencil_kernel_0_0_1_0 --messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link/vpl.pb /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.1
INFO: [VPL 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/vivado/vpl/.local/hw_platform
[17:13:11] Run vpl: Step create_project: Started
Creating Vivado project.
[17:14:19] Run vpl: Step create_project: RUNNING...
[17:15:40] Run vpl: Step create_project: RUNNING...
[17:17:00] Run vpl: Step create_project: RUNNING...
[17:18:23] Run vpl: Step create_project: RUNNING...
[17:19:05] Run vpl: Step create_project: Completed
[17:19:05] Run vpl: Step create_bd: Started
[17:20:19] Run vpl: Step create_bd: Completed
[17:20:20] Run vpl: Step update_bd: Started
[17:20:23] Run vpl: Step update_bd: Completed
[17:20:23] Run vpl: Step generate_target: Started
[17:21:44] Run vpl: Step generate_target: RUNNING...
[17:23:03] Run vpl: Step generate_target: RUNNING...
[17:24:22] Run vpl: Step generate_target: RUNNING...
[17:25:42] Run vpl: Step generate_target: RUNNING...
[17:26:37] Run vpl: Step generate_target: Completed
[17:26:37] Run vpl: Step config_hw_emu.gen_scripts: Started
[17:27:13] Run vpl: Step config_hw_emu.gen_scripts: Completed
[17:27:13] Run vpl: Step config_hw_emu.compile: Started
[17:28:27] Run vpl: Step config_hw_emu.compile: Completed
[17:28:27] Run vpl: Step config_hw_emu.elaborate: Started
Check VPL, containing 2 checks, has run: 0 errors, 29 warning violations
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_clock_converter_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Clock Converter (2.1)' for IP 'pfm_top_axi_clock_converter_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_vip_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_vip_1_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_1_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_vip_2_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_2_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_axi_vip_3_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_3_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_connect_to_es_cu_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Interconnect (2.1)' for IP 'pfm_top_connect_to_es_cu_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_sim_ddr_0_0 is locked. The IP is locked for the following reason - * IP definition 'DDR4 SDRAM (MIG) (2.2)' for IP 'pfm_top_sim_ddr_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
 * IP 'pfm_top_sim_ddr_0_0' contains one or more locked subcores.* Target IP definition 'DDR4 SDRAM (MIG) (2.2)' requires a revision change. Please review the change log before upgrading the IP.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_smartconnect_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI SmartConnect (1.0)' for IP 'pfm_top_smartconnect_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
 * IP 'pfm_top_smartconnect_0_0' contains one or more locked subcores.* Target IP definition 'AXI SmartConnect (1.0)' requires a revision change. Please review the change log before upgrading the IP.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_xbar_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Crossbar (2.1)' for IP 'pfm_top_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_sim_ddr_0_0_microblaze_mcs is locked. The IP is locked for the following reason - * IP definition 'MicroBlaze MCS (3.0)' for IP 'pfm_top_sim_ddr_0_0_microblaze_mcs' (customized with software release 2022.1) has a different revision in the IP Catalog.
 * IP 'pfm_top_sim_ddr_0_0_microblaze_mcs' contains one or more locked subcores.* Please upgrade the parent IP 'pfm_top_sim_ddr_0_0'.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP pfm_top_sim_ddr_0_0_phy is locked. The IP is locked for the following reason - * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_m00e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m00e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_m01e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m01e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_m02e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m02e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_m03e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m03e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_m04e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m04e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_one_0 is locked. The IP is locked for the following reason - * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s00mmu_0 is locked. The IP is locked for the following reason - * IP definition 'SC MMU (1.0)' for IP 'bd_387c_s00mmu_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s00sic_0 is locked. The IP is locked for the following reason - * IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_387c_s00sic_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s01mmu_0 is locked. The IP is locked for the following reason - * IP definition 'SC MMU (1.0)' for IP 'bd_387c_s01mmu_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_387c_s01sic_0 is locked. The IP is locked for the following reason - * IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_387c_s01sic_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_dlmb_cntlr_0 is locked. The IP is locked for the following reason - * IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_448f_dlmb_cntlr_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_ilmb_cntlr_0 is locked. The IP is locked for the following reason - * IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_448f_ilmb_cntlr_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_lmb_bram_I_0 is locked. The IP is locked for the following reason - * IP definition 'Block Memory Generator (8.4)' for IP 'bd_448f_lmb_bram_I_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_microblaze_I_0 is locked. The IP is locked for the following reason - * IP definition 'MicroBlaze (11.0)' for IP 'bd_448f_microblaze_I_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_second_dlmb_cntlr_0 is locked. The IP is locked for the following reason - * IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_448f_second_dlmb_cntlr_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_second_ilmb_cntlr_0 is locked. The IP is locked for the following reason - * IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_448f_second_ilmb_cntlr_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [IP-LOCK-01] In your vivado project:prj for design:dr the IP bd_448f_second_lmb_bram_I_0 is locked. The IP is locked for the following reason - * IP definition 'Block Memory Generator (8.4)' for IP 'bd_448f_second_lmb_bram_I_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.
WARNING: [ACCELERATOR-SLR-01] The compute unit stencil_kernel_0_0_1 is located in SLR0 while its port stencil_kernel_0_0_1/m_axi_gmem1 is connected to a memory in SLR1.
[17:29:24] Run vpl: Step config_hw_emu.elaborate: Completed
[17:29:27] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [17:30:37] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:20:56 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 5626 ; free virtual = 33138
INFO: [v++ 60-1443] [17:30:37] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [v++ 60-991] clock name 'kernel_clk/clk' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: kernel_clk/clk = 300, Kernel (KERNEL) clock: kernel_clk/clk = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/address_map.xml -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/sdsl.dat -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/xclbin_orig.xml -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.rtd -o /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/consolidated.cf
INFO: [v++ 60-1441] [17:30:53] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 5609 ; free virtual = 33148
INFO: [v++ 60-1443] [17:30:53] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml --add-section SYSTEM_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
XRT Build Version: 2.15.0 (Vitis)
       Build Date: 2023-01-17 15:08:40
          Hash ID: e9fc047c277d2d5b1991962729f4b5ed76110bb6
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 26451453 bytes
Format : RAW
File   : '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2526 bytes
Format : JSON
File   : '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 6081 bytes
Format : RAW
File   : '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/stencil_kernel_hw_emu.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 12672 bytes
Format : RAW
File   : '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (26482010 bytes) to the output file: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:30:55] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 5583 ; free virtual = 33148
INFO: [v++ 60-1443] [17:30:55] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin.info --input /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [v++ 60-1441] [17:30:57] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 5579 ; free virtual = 33145
INFO: [v++ 60-1443] [17:30:57] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/link/run_link
INFO: [v++ 60-1441] [17:30:57] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 449.562 ; gain = 0.000 ; free physical = 5580 ; free virtual = 33145
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link/system_estimate_stencil_kernel_hw_emu.xtxt
INFO: [v++ 60-586] Created /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/link/v++_link_stencil_kernel_hw_emu_guidance.html
	Steps Log File: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_hw_emu.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 22m 57s
