#### 1bit full adder
Exercise: [HDLbits](https://hdlbits.01xz.net/wiki/Fadd)  
rtl and testbench in verilog.  

![](assets/fadd.png)