

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Thu Dec 12 19:44:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  161312032|  161312032|  0.645 sec|  0.645 sec|  161312033|  161312033|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_3mm_Pipeline_L2_fu_1790         |kernel_3mm_Pipeline_L2         |    17103|    17103|  68.412 us|  68.412 us|  17103|  17103|       no|
        |grp_kernel_3mm_Pipeline_L22_fu_1813        |kernel_3mm_Pipeline_L22        |    19954|    19954|  79.816 us|  79.816 us|  19954|  19954|       no|
        |grp_merlin_memcpy_0_1_fu_1852              |merlin_memcpy_0_1              |    36075|    36075|   0.144 ms|   0.144 ms|  36075|  36075|       no|
        |grp_kernel_3mm_Pipeline_L23_fu_1884        |kernel_3mm_Pipeline_L23        |    19004|    19004|  76.016 us|  76.016 us|  19004|  19004|       no|
        |grp_kernel_3mm_Pipeline_merlinL10_fu_1941  |kernel_3mm_Pipeline_merlinL10  |     1407|     1407|   5.628 us|   5.628 us|   1407|   1407|       no|
        |grp_kernel_3mm_Pipeline_L24_fu_2024        |kernel_3mm_Pipeline_L24        |    20903|    20903|  83.612 us|  83.612 us|  20903|  20903|       no|
        |grp_kernel_3mm_Pipeline_L25_fu_2053        |kernel_3mm_Pipeline_L25        |    23104|    23104|  92.416 us|  92.416 us|  23104|  23104|       no|
        |grp_kernel_3mm_Pipeline_merlinL6_fu_2104   |kernel_3mm_Pipeline_merlinL6   |     1547|     1547|   6.188 us|   6.188 us|   1547|   1547|       no|
        |grp_kernel_3mm_Pipeline_L26_fu_2178        |kernel_3mm_Pipeline_L26        |    18904|    18904|  75.616 us|  75.616 us|  18904|  18904|       no|
        |grp_kernel_3mm_Pipeline_merlinL2_fu_2187   |kernel_3mm_Pipeline_merlinL2   |     1340|     1340|   5.360 us|   5.360 us|   1340|   1340|       no|
        |grp_kernel_3mm_Pipeline_L3_fu_2243         |kernel_3mm_Pipeline_L3         |    18906|    18906|  75.624 us|  75.624 us|  18906|  18906|       no|
        |grp_kernel_3mm_Pipeline_L37_fu_2252        |kernel_3mm_Pipeline_L37        |    17104|    17104|  68.416 us|  68.416 us|  17104|  17104|       no|
        |grp_kernel_3mm_Pipeline_L38_fu_2275        |kernel_3mm_Pipeline_L38        |    19956|    19956|  79.824 us|  79.824 us|  19956|  19956|       no|
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                       |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- merlinL12_merlinL11  |  48290400|  48290400|      1412|          -|          -|  34200|        no|
        |- merlinL8_merlinL7    |  62044500|  62044500|      1555|          -|          -|  39900|        no|
        |- merlinL4_merlinL3    |  50878800|  50878800|      1346|          -|          -|  37800|        no|
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      472|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      132|    30|    31535|    32284|    0|
|Memory               |      666|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|    12053|    -|
|Register             |        -|     -|     1802|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      798|    32|    33337|    44809|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       55|     1|        4|       11|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       18|    ~0|        1|        3|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                  Instance                 |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                      |        0|   0|   526|   936|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U576        |fadd_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U577         |fmul_32ns_32ns_32_4_max_dsp_1      |        0|   3|   143|    78|    0|
    |grp_kernel_3mm_Pipeline_L2_fu_1790         |kernel_3mm_Pipeline_L2             |        0|   0|   564|   417|    0|
    |grp_kernel_3mm_Pipeline_L22_fu_1813        |kernel_3mm_Pipeline_L22            |        0|   1|   563|   573|    0|
    |grp_kernel_3mm_Pipeline_L23_fu_1884        |kernel_3mm_Pipeline_L23            |        0|   1|  1365|   765|    0|
    |grp_kernel_3mm_Pipeline_L24_fu_2024        |kernel_3mm_Pipeline_L24            |        0|   0|   564|   493|    0|
    |grp_kernel_3mm_Pipeline_L25_fu_2053        |kernel_3mm_Pipeline_L25            |        0|   1|   853|   767|    0|
    |grp_kernel_3mm_Pipeline_L26_fu_2178        |kernel_3mm_Pipeline_L26            |        0|   1|   710|   453|    0|
    |grp_kernel_3mm_Pipeline_L3_fu_2243         |kernel_3mm_Pipeline_L3             |        0|   1|   506|   680|    0|
    |grp_kernel_3mm_Pipeline_L37_fu_2252        |kernel_3mm_Pipeline_L37            |        0|   0|   490|   804|    0|
    |grp_kernel_3mm_Pipeline_L38_fu_2275        |kernel_3mm_Pipeline_L38            |        0|   1|   438|   718|    0|
    |grp_kernel_3mm_Pipeline_merlinL10_fu_1941  |kernel_3mm_Pipeline_merlinL10      |        0|   0|  2571|  2275|    0|
    |grp_kernel_3mm_Pipeline_merlinL2_fu_2187   |kernel_3mm_Pipeline_merlinL2       |        0|  19|  2326|  7233|    0|
    |grp_kernel_3mm_Pipeline_merlinL6_fu_2104   |kernel_3mm_Pipeline_merlinL6       |        0|   0|  2264|  2020|    0|
    |merlin_gmem_kernel_3mm_32_0_m_axi_U        |merlin_gmem_kernel_3mm_32_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_0_m_axi_U        |merlin_gmem_kernel_3mm_64_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_1_m_axi_U        |merlin_gmem_kernel_3mm_64_1_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_2_m_axi_U        |merlin_gmem_kernel_3mm_64_2_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_E_m_axi_U        |merlin_gmem_kernel_3mm_64_E_m_axi  |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_F_m_axi_U        |merlin_gmem_kernel_3mm_64_F_m_axi  |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_3mm_64_G_m_axi_U        |merlin_gmem_kernel_3mm_64_G_m_axi  |       16|   0|  1963|  1644|    0|
    |grp_merlin_memcpy_0_1_fu_1852              |merlin_memcpy_0_1                  |        0|   0|  1259|   791|    0|
    +-------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                      |                                   |      132|  30| 31535| 32284|    0|
    +-------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_7ns_7ns_11_4_1_U574  |mac_muladd_4ns_7ns_7ns_11_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7ns_7ns_15_4_1_U575  |mac_muladd_8ns_7ns_7ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_11_0_buf_U     |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_1_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_2_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_3_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_4_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_5_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_6_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_7_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_8_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_9_U   |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_10_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_11_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_12_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_13_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_14_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_15_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_16_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_17_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_18_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_19_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_20_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_21_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_22_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_23_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |A_11_0_buf_24_U  |A_11_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1440|   32|     1|        46080|
    |B_11_0_buf_U     |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_50_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_51_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_52_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_53_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_54_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_55_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_56_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_57_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_58_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_59_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_60_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_61_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_62_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_63_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_64_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_65_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_66_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_67_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_68_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_69_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_70_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_71_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_72_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_73_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_74_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_75_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_76_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_77_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_78_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_79_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_80_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_81_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_82_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_83_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_84_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_85_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_86_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_87_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_88_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_89_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_90_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_91_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_92_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_93_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_94_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_95_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_96_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_97_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |B_11_0_buf_98_U  |B_11_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    760|   32|     1|        24320|
    |C_12_0_buf_U     |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_22_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_23_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_24_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_25_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_26_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_27_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_28_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_29_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_30_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_31_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_32_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_33_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_34_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_35_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_36_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_37_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_38_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_39_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_40_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_41_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |C_12_0_buf_42_U  |C_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1900|   32|     1|        60800|
    |D_12_0_buf_U     |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_44_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_45_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_46_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_47_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_48_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_49_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_50_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_51_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_52_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_53_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_54_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_55_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_56_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_57_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_58_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_59_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_60_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_61_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_62_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_63_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_64_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_65_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_66_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_67_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_68_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_69_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_70_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_71_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_72_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_73_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_74_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_75_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_76_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_77_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_78_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_79_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_80_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_81_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_82_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_83_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_84_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_85_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |D_12_0_buf_86_U  |D_12_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|   1050|   32|     1|        33600|
    |E_buf_29_U       |E_buf_29_RAM_AUTO_1R1W    |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_30_U       |E_buf_29_RAM_AUTO_1R1W    |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_U          |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_16_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_17_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_18_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_19_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_20_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_21_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_22_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_23_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_24_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_25_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_26_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_27_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |E_buf_28_U       |E_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|   2160|   32|     1|        69120|
    |F_buf_59_U       |F_buf_59_RAM_AUTO_1R1W    |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_60_U       |F_buf_59_RAM_AUTO_1R1W    |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_61_U       |F_buf_59_RAM_AUTO_1R1W    |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_62_U       |F_buf_59_RAM_AUTO_1R1W    |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_U          |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_32_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_33_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_34_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_35_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_36_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_37_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_38_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_39_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_40_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_41_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_42_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_43_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_44_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_45_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_46_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_47_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_48_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_49_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_50_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_51_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_52_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_53_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_54_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_55_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_56_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_57_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |F_buf_58_U       |F_buf_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|   1260|   32|     1|        40320|
    |G_buf_U          |G_buf_RAM_AUTO_1R1W       |       37|  0|   0|    0|  18900|   32|     1|       604800|
    |G_buf_2_U        |G_buf_RAM_AUTO_1R1W       |       37|  0|   0|    0|  18900|   32|     1|       604800|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                          |      666|  0|   0|   16| 274680| 6112|   191|      8789760|
    +-----------------+--------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_1_fu_2398_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln159_fu_2410_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln161_fu_2579_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln162_fu_2534_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln195_1_fu_2626_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln195_fu_2638_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln197_fu_2818_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln219_fu_2742_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln227_1_fu_2855_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln227_fu_2867_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln229_fu_2949_p2               |         +|   0|  0|  15|           8|           1|
    |sub_ln162_fu_2525_p2               |         -|   0|  0|  17|          12|          12|
    |sub_ln251_fu_2915_p2               |         -|   0|  0|  19|          12|          12|
    |ap_predicate_pred6227_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6238_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6245_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6251_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6258_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6264_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6271_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6277_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6284_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6290_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6297_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6303_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6310_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6316_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6323_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6329_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6336_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6342_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6349_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6355_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6362_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6368_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6375_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6381_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6388_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6394_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6401_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6407_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6414_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6420_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6427_state159     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred6433_state159     |       and|   0|  0|   2|           1|           1|
    |icmp_ln159_fu_2392_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln161_fu_2416_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln195_fu_2620_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln197_fu_2644_p2              |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln227_fu_2849_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln229_fu_2873_p2              |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state240_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state242_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state310                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state80_io                |        or|   0|  0|   2|           1|           1|
    |select_ln159_1_fu_2422_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln159_fu_2463_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln195_1_fu_2650_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln195_fu_2700_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln227_1_fu_2879_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln227_fu_2891_p3            |    select|   0|  0|   8|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 472|         261|         193|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+------+-----------+-----+-----------+
    |                 Name                 |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+------+-----------+-----+-----------+
    |A_11_0_buf_10_address0                |    14|          3|   11|         33|
    |A_11_0_buf_10_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_10_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_11_address0                |    14|          3|   11|         33|
    |A_11_0_buf_11_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_11_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_12_address0                |    14|          3|   11|         33|
    |A_11_0_buf_12_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_12_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_13_address0                |    14|          3|   11|         33|
    |A_11_0_buf_13_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_13_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_14_address0                |    14|          3|   11|         33|
    |A_11_0_buf_14_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_14_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_15_address0                |    14|          3|   11|         33|
    |A_11_0_buf_15_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_15_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_16_address0                |    14|          3|   11|         33|
    |A_11_0_buf_16_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_16_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_17_address0                |    14|          3|   11|         33|
    |A_11_0_buf_17_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_17_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_18_address0                |    14|          3|   11|         33|
    |A_11_0_buf_18_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_18_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_19_address0                |    14|          3|   11|         33|
    |A_11_0_buf_19_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_19_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_1_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_1_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_1_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_20_address0                |    14|          3|   11|         33|
    |A_11_0_buf_20_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_20_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_21_address0                |    14|          3|   11|         33|
    |A_11_0_buf_21_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_21_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_22_address0                |    14|          3|   11|         33|
    |A_11_0_buf_22_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_22_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_23_address0                |    14|          3|   11|         33|
    |A_11_0_buf_23_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_23_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_24_address0                |    14|          3|   11|         33|
    |A_11_0_buf_24_ce0                     |    14|          3|    1|          3|
    |A_11_0_buf_24_we0                     |     9|          2|    1|          2|
    |A_11_0_buf_2_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_2_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_2_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_3_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_3_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_3_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_4_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_4_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_4_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_5_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_5_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_5_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_6_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_6_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_6_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_7_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_7_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_7_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_8_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_8_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_8_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_9_address0                 |    14|          3|   11|         33|
    |A_11_0_buf_9_ce0                      |    14|          3|    1|          3|
    |A_11_0_buf_9_we0                      |     9|          2|    1|          2|
    |A_11_0_buf_address0                   |    14|          3|   11|         33|
    |A_11_0_buf_ce0                        |    14|          3|    1|          3|
    |A_11_0_buf_we0                        |     9|          2|    1|          2|
    |B_11_0_buf_50_address0                |    14|          3|   10|         30|
    |B_11_0_buf_50_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_50_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_51_address0                |    14|          3|   10|         30|
    |B_11_0_buf_51_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_51_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_52_address0                |    14|          3|   10|         30|
    |B_11_0_buf_52_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_52_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_53_address0                |    14|          3|   10|         30|
    |B_11_0_buf_53_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_53_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_54_address0                |    14|          3|   10|         30|
    |B_11_0_buf_54_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_54_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_55_address0                |    14|          3|   10|         30|
    |B_11_0_buf_55_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_55_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_56_address0                |    14|          3|   10|         30|
    |B_11_0_buf_56_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_56_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_57_address0                |    14|          3|   10|         30|
    |B_11_0_buf_57_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_57_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_58_address0                |    14|          3|   10|         30|
    |B_11_0_buf_58_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_58_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_59_address0                |    14|          3|   10|         30|
    |B_11_0_buf_59_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_59_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_60_address0                |    14|          3|   10|         30|
    |B_11_0_buf_60_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_60_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_61_address0                |    14|          3|   10|         30|
    |B_11_0_buf_61_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_61_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_62_address0                |    14|          3|   10|         30|
    |B_11_0_buf_62_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_62_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_63_address0                |    14|          3|   10|         30|
    |B_11_0_buf_63_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_63_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_64_address0                |    14|          3|   10|         30|
    |B_11_0_buf_64_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_64_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_65_address0                |    14|          3|   10|         30|
    |B_11_0_buf_65_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_65_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_66_address0                |    14|          3|   10|         30|
    |B_11_0_buf_66_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_66_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_67_address0                |    14|          3|   10|         30|
    |B_11_0_buf_67_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_67_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_68_address0                |    14|          3|   10|         30|
    |B_11_0_buf_68_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_68_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_69_address0                |    14|          3|   10|         30|
    |B_11_0_buf_69_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_69_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_70_address0                |    14|          3|   10|         30|
    |B_11_0_buf_70_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_70_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_71_address0                |    14|          3|   10|         30|
    |B_11_0_buf_71_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_71_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_72_address0                |    14|          3|   10|         30|
    |B_11_0_buf_72_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_72_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_73_address0                |    14|          3|   10|         30|
    |B_11_0_buf_73_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_73_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_74_address0                |    14|          3|   10|         30|
    |B_11_0_buf_74_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_74_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_75_address0                |    14|          3|   10|         30|
    |B_11_0_buf_75_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_75_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_76_address0                |    14|          3|   10|         30|
    |B_11_0_buf_76_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_76_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_77_address0                |    14|          3|   10|         30|
    |B_11_0_buf_77_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_77_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_78_address0                |    14|          3|   10|         30|
    |B_11_0_buf_78_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_78_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_79_address0                |    14|          3|   10|         30|
    |B_11_0_buf_79_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_79_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_80_address0                |    14|          3|   10|         30|
    |B_11_0_buf_80_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_80_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_81_address0                |    14|          3|   10|         30|
    |B_11_0_buf_81_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_81_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_82_address0                |    14|          3|   10|         30|
    |B_11_0_buf_82_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_82_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_83_address0                |    14|          3|   10|         30|
    |B_11_0_buf_83_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_83_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_84_address0                |    14|          3|   10|         30|
    |B_11_0_buf_84_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_84_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_85_address0                |    14|          3|   10|         30|
    |B_11_0_buf_85_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_85_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_86_address0                |    14|          3|   10|         30|
    |B_11_0_buf_86_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_86_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_87_address0                |    14|          3|   10|         30|
    |B_11_0_buf_87_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_87_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_88_address0                |    14|          3|   10|         30|
    |B_11_0_buf_88_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_88_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_89_address0                |    14|          3|   10|         30|
    |B_11_0_buf_89_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_89_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_90_address0                |    14|          3|   10|         30|
    |B_11_0_buf_90_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_90_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_91_address0                |    14|          3|   10|         30|
    |B_11_0_buf_91_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_91_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_92_address0                |    14|          3|   10|         30|
    |B_11_0_buf_92_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_92_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_93_address0                |    14|          3|   10|         30|
    |B_11_0_buf_93_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_93_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_94_address0                |    14|          3|   10|         30|
    |B_11_0_buf_94_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_94_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_95_address0                |    14|          3|   10|         30|
    |B_11_0_buf_95_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_95_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_96_address0                |    14|          3|   10|         30|
    |B_11_0_buf_96_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_96_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_97_address0                |    14|          3|   10|         30|
    |B_11_0_buf_97_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_97_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_98_address0                |    14|          3|   10|         30|
    |B_11_0_buf_98_ce0                     |    14|          3|    1|          3|
    |B_11_0_buf_98_we0                     |     9|          2|    1|          2|
    |B_11_0_buf_address0                   |    14|          3|   10|         30|
    |B_11_0_buf_ce0                        |    14|          3|    1|          3|
    |B_11_0_buf_we0                        |     9|          2|    1|          2|
    |C_12_0_buf_22_address0                |    14|          3|   11|         33|
    |C_12_0_buf_22_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_22_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_23_address0                |    14|          3|   11|         33|
    |C_12_0_buf_23_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_23_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_24_address0                |    14|          3|   11|         33|
    |C_12_0_buf_24_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_24_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_25_address0                |    14|          3|   11|         33|
    |C_12_0_buf_25_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_25_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_26_address0                |    14|          3|   11|         33|
    |C_12_0_buf_26_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_26_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_27_address0                |    14|          3|   11|         33|
    |C_12_0_buf_27_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_27_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_28_address0                |    14|          3|   11|         33|
    |C_12_0_buf_28_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_28_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_29_address0                |    14|          3|   11|         33|
    |C_12_0_buf_29_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_29_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_30_address0                |    14|          3|   11|         33|
    |C_12_0_buf_30_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_30_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_31_address0                |    14|          3|   11|         33|
    |C_12_0_buf_31_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_31_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_32_address0                |    14|          3|   11|         33|
    |C_12_0_buf_32_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_32_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_33_address0                |    14|          3|   11|         33|
    |C_12_0_buf_33_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_33_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_34_address0                |    14|          3|   11|         33|
    |C_12_0_buf_34_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_34_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_35_address0                |    14|          3|   11|         33|
    |C_12_0_buf_35_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_35_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_36_address0                |    14|          3|   11|         33|
    |C_12_0_buf_36_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_36_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_37_address0                |    14|          3|   11|         33|
    |C_12_0_buf_37_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_37_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_38_address0                |    14|          3|   11|         33|
    |C_12_0_buf_38_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_38_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_39_address0                |    14|          3|   11|         33|
    |C_12_0_buf_39_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_39_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_40_address0                |    14|          3|   11|         33|
    |C_12_0_buf_40_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_40_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_41_address0                |    14|          3|   11|         33|
    |C_12_0_buf_41_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_41_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_42_address0                |    14|          3|   11|         33|
    |C_12_0_buf_42_ce0                     |    14|          3|    1|          3|
    |C_12_0_buf_42_we0                     |     9|          2|    1|          2|
    |C_12_0_buf_address0                   |    14|          3|   11|         33|
    |C_12_0_buf_ce0                        |    14|          3|    1|          3|
    |C_12_0_buf_we0                        |     9|          2|    1|          2|
    |D_12_0_buf_44_address0                |    14|          3|   11|         33|
    |D_12_0_buf_44_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_44_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_45_address0                |    14|          3|   11|         33|
    |D_12_0_buf_45_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_45_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_46_address0                |    14|          3|   11|         33|
    |D_12_0_buf_46_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_46_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_47_address0                |    14|          3|   11|         33|
    |D_12_0_buf_47_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_47_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_48_address0                |    14|          3|   11|         33|
    |D_12_0_buf_48_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_48_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_49_address0                |    14|          3|   11|         33|
    |D_12_0_buf_49_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_49_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_50_address0                |    14|          3|   11|         33|
    |D_12_0_buf_50_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_50_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_51_address0                |    14|          3|   11|         33|
    |D_12_0_buf_51_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_51_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_52_address0                |    14|          3|   11|         33|
    |D_12_0_buf_52_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_52_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_53_address0                |    14|          3|   11|         33|
    |D_12_0_buf_53_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_53_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_54_address0                |    14|          3|   11|         33|
    |D_12_0_buf_54_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_54_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_55_address0                |    14|          3|   11|         33|
    |D_12_0_buf_55_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_55_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_56_address0                |    14|          3|   11|         33|
    |D_12_0_buf_56_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_56_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_57_address0                |    14|          3|   11|         33|
    |D_12_0_buf_57_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_57_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_58_address0                |    14|          3|   11|         33|
    |D_12_0_buf_58_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_58_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_59_address0                |    14|          3|   11|         33|
    |D_12_0_buf_59_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_59_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_60_address0                |    14|          3|   11|         33|
    |D_12_0_buf_60_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_60_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_61_address0                |    14|          3|   11|         33|
    |D_12_0_buf_61_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_61_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_62_address0                |    14|          3|   11|         33|
    |D_12_0_buf_62_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_62_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_63_address0                |    14|          3|   11|         33|
    |D_12_0_buf_63_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_63_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_64_address0                |    14|          3|   11|         33|
    |D_12_0_buf_64_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_64_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_65_address0                |    14|          3|   11|         33|
    |D_12_0_buf_65_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_65_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_66_address0                |    14|          3|   11|         33|
    |D_12_0_buf_66_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_66_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_67_address0                |    14|          3|   11|         33|
    |D_12_0_buf_67_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_67_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_68_address0                |    14|          3|   11|         33|
    |D_12_0_buf_68_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_68_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_69_address0                |    14|          3|   11|         33|
    |D_12_0_buf_69_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_69_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_70_address0                |    14|          3|   11|         33|
    |D_12_0_buf_70_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_70_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_71_address0                |    14|          3|   11|         33|
    |D_12_0_buf_71_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_71_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_72_address0                |    14|          3|   11|         33|
    |D_12_0_buf_72_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_72_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_73_address0                |    14|          3|   11|         33|
    |D_12_0_buf_73_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_73_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_74_address0                |    14|          3|   11|         33|
    |D_12_0_buf_74_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_74_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_75_address0                |    14|          3|   11|         33|
    |D_12_0_buf_75_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_75_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_76_address0                |    14|          3|   11|         33|
    |D_12_0_buf_76_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_76_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_77_address0                |    14|          3|   11|         33|
    |D_12_0_buf_77_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_77_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_78_address0                |    14|          3|   11|         33|
    |D_12_0_buf_78_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_78_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_79_address0                |    14|          3|   11|         33|
    |D_12_0_buf_79_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_79_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_80_address0                |    14|          3|   11|         33|
    |D_12_0_buf_80_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_80_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_81_address0                |    14|          3|   11|         33|
    |D_12_0_buf_81_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_81_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_82_address0                |    14|          3|   11|         33|
    |D_12_0_buf_82_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_82_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_83_address0                |    14|          3|   11|         33|
    |D_12_0_buf_83_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_83_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_84_address0                |    14|          3|   11|         33|
    |D_12_0_buf_84_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_84_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_85_address0                |    14|          3|   11|         33|
    |D_12_0_buf_85_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_85_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_86_address0                |    14|          3|   11|         33|
    |D_12_0_buf_86_ce0                     |    14|          3|    1|          3|
    |D_12_0_buf_86_we0                     |     9|          2|    1|          2|
    |D_12_0_buf_address0                   |    14|          3|   11|         33|
    |D_12_0_buf_ce0                        |    14|          3|    1|          3|
    |D_12_0_buf_we0                        |     9|          2|    1|          2|
    |E_buf_16_address0                     |    26|          5|   12|         60|
    |E_buf_16_ce0                          |    26|          5|    1|          5|
    |E_buf_16_d0                           |    14|          3|   32|         96|
    |E_buf_16_we0                          |    14|          3|    1|          3|
    |E_buf_17_address0                     |    26|          5|   12|         60|
    |E_buf_17_ce0                          |    26|          5|    1|          5|
    |E_buf_17_d0                           |    14|          3|   32|         96|
    |E_buf_17_we0                          |    14|          3|    1|          3|
    |E_buf_18_address0                     |    26|          5|   12|         60|
    |E_buf_18_ce0                          |    26|          5|    1|          5|
    |E_buf_18_d0                           |    14|          3|   32|         96|
    |E_buf_18_we0                          |    14|          3|    1|          3|
    |E_buf_19_address0                     |    26|          5|   12|         60|
    |E_buf_19_ce0                          |    26|          5|    1|          5|
    |E_buf_19_d0                           |    14|          3|   32|         96|
    |E_buf_19_we0                          |    14|          3|    1|          3|
    |E_buf_20_address0                     |    26|          5|   12|         60|
    |E_buf_20_ce0                          |    26|          5|    1|          5|
    |E_buf_20_d0                           |    14|          3|   32|         96|
    |E_buf_20_we0                          |    14|          3|    1|          3|
    |E_buf_21_address0                     |    26|          5|   12|         60|
    |E_buf_21_ce0                          |    26|          5|    1|          5|
    |E_buf_21_d0                           |    14|          3|   32|         96|
    |E_buf_21_we0                          |    14|          3|    1|          3|
    |E_buf_22_address0                     |    26|          5|   12|         60|
    |E_buf_22_ce0                          |    26|          5|    1|          5|
    |E_buf_22_d0                           |    14|          3|   32|         96|
    |E_buf_22_we0                          |    14|          3|    1|          3|
    |E_buf_23_address0                     |    26|          5|   12|         60|
    |E_buf_23_ce0                          |    26|          5|    1|          5|
    |E_buf_23_d0                           |    14|          3|   32|         96|
    |E_buf_23_we0                          |    14|          3|    1|          3|
    |E_buf_24_address0                     |    26|          5|   12|         60|
    |E_buf_24_ce0                          |    26|          5|    1|          5|
    |E_buf_24_d0                           |    14|          3|   32|         96|
    |E_buf_24_we0                          |    14|          3|    1|          3|
    |E_buf_25_address0                     |    26|          5|   12|         60|
    |E_buf_25_ce0                          |    26|          5|    1|          5|
    |E_buf_25_d0                           |    14|          3|   32|         96|
    |E_buf_25_we0                          |    14|          3|    1|          3|
    |E_buf_26_address0                     |    26|          5|   12|         60|
    |E_buf_26_ce0                          |    26|          5|    1|          5|
    |E_buf_26_d0                           |    14|          3|   32|         96|
    |E_buf_26_we0                          |    14|          3|    1|          3|
    |E_buf_27_address0                     |    26|          5|   12|         60|
    |E_buf_27_ce0                          |    26|          5|    1|          5|
    |E_buf_27_d0                           |    14|          3|   32|         96|
    |E_buf_27_we0                          |    14|          3|    1|          3|
    |E_buf_28_address0                     |    26|          5|   12|         60|
    |E_buf_28_ce0                          |    26|          5|    1|          5|
    |E_buf_28_d0                           |    14|          3|   32|         96|
    |E_buf_28_we0                          |    14|          3|    1|          3|
    |E_buf_29_address0                     |    26|          5|   12|         60|
    |E_buf_29_ce0                          |    26|          5|    1|          5|
    |E_buf_29_d0                           |    14|          3|   32|         96|
    |E_buf_29_we0                          |    14|          3|    1|          3|
    |E_buf_30_address0                     |    26|          5|   12|         60|
    |E_buf_30_ce0                          |    26|          5|    1|          5|
    |E_buf_30_d0                           |    14|          3|   32|         96|
    |E_buf_30_we0                          |    14|          3|    1|          3|
    |E_buf_address0                        |    26|          5|   12|         60|
    |E_buf_ce0                             |    26|          5|    1|          5|
    |E_buf_d0                              |    14|          3|   32|         96|
    |E_buf_we0                             |    14|          3|    1|          3|
    |F_buf_32_address0                     |    31|          6|   11|         66|
    |F_buf_32_ce0                          |    26|          5|    1|          5|
    |F_buf_32_d0                           |    20|          4|   32|        128|
    |F_buf_32_we0                          |    14|          3|    1|          3|
    |F_buf_33_address0                     |    31|          6|   11|         66|
    |F_buf_33_ce0                          |    26|          5|    1|          5|
    |F_buf_33_d0                           |    20|          4|   32|        128|
    |F_buf_33_we0                          |    14|          3|    1|          3|
    |F_buf_34_address0                     |    31|          6|   11|         66|
    |F_buf_34_ce0                          |    26|          5|    1|          5|
    |F_buf_34_d0                           |    20|          4|   32|        128|
    |F_buf_34_we0                          |    14|          3|    1|          3|
    |F_buf_35_address0                     |    31|          6|   11|         66|
    |F_buf_35_ce0                          |    26|          5|    1|          5|
    |F_buf_35_d0                           |    20|          4|   32|        128|
    |F_buf_35_we0                          |    14|          3|    1|          3|
    |F_buf_36_address0                     |    31|          6|   11|         66|
    |F_buf_36_ce0                          |    26|          5|    1|          5|
    |F_buf_36_d0                           |    20|          4|   32|        128|
    |F_buf_36_we0                          |    14|          3|    1|          3|
    |F_buf_37_address0                     |    31|          6|   11|         66|
    |F_buf_37_ce0                          |    26|          5|    1|          5|
    |F_buf_37_d0                           |    20|          4|   32|        128|
    |F_buf_37_we0                          |    14|          3|    1|          3|
    |F_buf_38_address0                     |    31|          6|   11|         66|
    |F_buf_38_ce0                          |    26|          5|    1|          5|
    |F_buf_38_d0                           |    20|          4|   32|        128|
    |F_buf_38_we0                          |    14|          3|    1|          3|
    |F_buf_39_address0                     |    31|          6|   11|         66|
    |F_buf_39_ce0                          |    26|          5|    1|          5|
    |F_buf_39_d0                           |    20|          4|   32|        128|
    |F_buf_39_we0                          |    14|          3|    1|          3|
    |F_buf_40_address0                     |    31|          6|   11|         66|
    |F_buf_40_ce0                          |    26|          5|    1|          5|
    |F_buf_40_d0                           |    20|          4|   32|        128|
    |F_buf_40_we0                          |    14|          3|    1|          3|
    |F_buf_41_address0                     |    31|          6|   11|         66|
    |F_buf_41_ce0                          |    26|          5|    1|          5|
    |F_buf_41_d0                           |    20|          4|   32|        128|
    |F_buf_41_we0                          |    14|          3|    1|          3|
    |F_buf_42_address0                     |    31|          6|   11|         66|
    |F_buf_42_ce0                          |    26|          5|    1|          5|
    |F_buf_42_d0                           |    20|          4|   32|        128|
    |F_buf_42_we0                          |    14|          3|    1|          3|
    |F_buf_43_address0                     |    31|          6|   11|         66|
    |F_buf_43_ce0                          |    26|          5|    1|          5|
    |F_buf_43_d0                           |    20|          4|   32|        128|
    |F_buf_43_we0                          |    14|          3|    1|          3|
    |F_buf_44_address0                     |    31|          6|   11|         66|
    |F_buf_44_ce0                          |    26|          5|    1|          5|
    |F_buf_44_d0                           |    20|          4|   32|        128|
    |F_buf_44_we0                          |    14|          3|    1|          3|
    |F_buf_45_address0                     |    31|          6|   11|         66|
    |F_buf_45_ce0                          |    26|          5|    1|          5|
    |F_buf_45_d0                           |    20|          4|   32|        128|
    |F_buf_45_we0                          |    14|          3|    1|          3|
    |F_buf_46_address0                     |    31|          6|   11|         66|
    |F_buf_46_ce0                          |    26|          5|    1|          5|
    |F_buf_46_d0                           |    20|          4|   32|        128|
    |F_buf_46_we0                          |    14|          3|    1|          3|
    |F_buf_47_address0                     |    31|          6|   11|         66|
    |F_buf_47_ce0                          |    26|          5|    1|          5|
    |F_buf_47_d0                           |    20|          4|   32|        128|
    |F_buf_47_we0                          |    14|          3|    1|          3|
    |F_buf_48_address0                     |    31|          6|   11|         66|
    |F_buf_48_ce0                          |    26|          5|    1|          5|
    |F_buf_48_d0                           |    20|          4|   32|        128|
    |F_buf_48_we0                          |    14|          3|    1|          3|
    |F_buf_49_address0                     |    31|          6|   11|         66|
    |F_buf_49_ce0                          |    26|          5|    1|          5|
    |F_buf_49_d0                           |    20|          4|   32|        128|
    |F_buf_49_we0                          |    14|          3|    1|          3|
    |F_buf_50_address0                     |    31|          6|   11|         66|
    |F_buf_50_ce0                          |    26|          5|    1|          5|
    |F_buf_50_d0                           |    20|          4|   32|        128|
    |F_buf_50_we0                          |    14|          3|    1|          3|
    |F_buf_51_address0                     |    31|          6|   11|         66|
    |F_buf_51_ce0                          |    26|          5|    1|          5|
    |F_buf_51_d0                           |    20|          4|   32|        128|
    |F_buf_51_we0                          |    14|          3|    1|          3|
    |F_buf_52_address0                     |    31|          6|   11|         66|
    |F_buf_52_ce0                          |    26|          5|    1|          5|
    |F_buf_52_d0                           |    20|          4|   32|        128|
    |F_buf_52_we0                          |    14|          3|    1|          3|
    |F_buf_53_address0                     |    31|          6|   11|         66|
    |F_buf_53_ce0                          |    26|          5|    1|          5|
    |F_buf_53_d0                           |    20|          4|   32|        128|
    |F_buf_53_we0                          |    14|          3|    1|          3|
    |F_buf_54_address0                     |    31|          6|   11|         66|
    |F_buf_54_ce0                          |    26|          5|    1|          5|
    |F_buf_54_d0                           |    20|          4|   32|        128|
    |F_buf_54_we0                          |    14|          3|    1|          3|
    |F_buf_55_address0                     |    31|          6|   11|         66|
    |F_buf_55_ce0                          |    26|          5|    1|          5|
    |F_buf_55_d0                           |    20|          4|   32|        128|
    |F_buf_55_we0                          |    14|          3|    1|          3|
    |F_buf_56_address0                     |    31|          6|   11|         66|
    |F_buf_56_ce0                          |    26|          5|    1|          5|
    |F_buf_56_d0                           |    20|          4|   32|        128|
    |F_buf_56_we0                          |    14|          3|    1|          3|
    |F_buf_57_address0                     |    31|          6|   11|         66|
    |F_buf_57_ce0                          |    26|          5|    1|          5|
    |F_buf_57_d0                           |    20|          4|   32|        128|
    |F_buf_57_we0                          |    14|          3|    1|          3|
    |F_buf_58_address0                     |    31|          6|   11|         66|
    |F_buf_58_ce0                          |    26|          5|    1|          5|
    |F_buf_58_d0                           |    20|          4|   32|        128|
    |F_buf_58_we0                          |    14|          3|    1|          3|
    |F_buf_59_address0                     |    31|          6|   11|         66|
    |F_buf_59_ce0                          |    26|          5|    1|          5|
    |F_buf_59_d0                           |    20|          4|   32|        128|
    |F_buf_59_we0                          |    14|          3|    1|          3|
    |F_buf_60_address0                     |    31|          6|   11|         66|
    |F_buf_60_ce0                          |    26|          5|    1|          5|
    |F_buf_60_d0                           |    20|          4|   32|        128|
    |F_buf_60_we0                          |    14|          3|    1|          3|
    |F_buf_61_address0                     |    31|          6|   11|         66|
    |F_buf_61_ce0                          |    26|          5|    1|          5|
    |F_buf_61_d0                           |    20|          4|   32|        128|
    |F_buf_61_we0                          |    14|          3|    1|          3|
    |F_buf_62_address0                     |    31|          6|   11|         66|
    |F_buf_62_ce0                          |    26|          5|    1|          5|
    |F_buf_62_d0                           |    20|          4|   32|        128|
    |F_buf_62_we0                          |    14|          3|    1|          3|
    |F_buf_address0                        |    31|          6|   11|         66|
    |F_buf_ce0                             |    26|          5|    1|          5|
    |F_buf_d0                              |    20|          4|   32|        128|
    |F_buf_we0                             |    14|          3|    1|          3|
    |G_buf_2_address0                      |    26|          5|   15|         75|
    |G_buf_2_ce0                           |    20|          4|    1|          4|
    |G_buf_2_d0                            |    20|          4|   32|        128|
    |G_buf_2_we0                           |    14|          3|    1|          3|
    |G_buf_address0                        |    26|          5|   15|         75|
    |G_buf_ce0                             |    20|          4|    1|          4|
    |G_buf_d0                              |    20|          4|   32|        128|
    |G_buf_we0                             |    14|          3|    1|          3|
    |ap_NS_fsm                             |  1647|        311|    1|        311|
    |ap_done                               |     9|          2|    1|          2|
    |grp_fu_3488_ce                        |    20|          4|    1|          4|
    |grp_fu_3488_p0                        |    20|          4|   32|        128|
    |grp_fu_3488_p1                        |    20|          4|   32|        128|
    |grp_fu_3492_ce                        |    20|          4|    1|          4|
    |grp_fu_3492_p0                        |    20|          4|   32|        128|
    |grp_fu_3492_p1                        |    20|          4|   32|        128|
    |i_10_fu_1046                          |     9|          2|    8|         16|
    |i_14_fu_1058                          |     9|          2|    8|         16|
    |i_5_fu_258                            |     9|          2|    8|         16|
    |indvar_flatten13_fu_1062              |     9|          2|   16|         32|
    |indvar_flatten6_fu_1050               |     9|          2|   16|         32|
    |indvar_flatten_fu_262                 |     9|          2|   16|         32|
    |j_1_fu_1042                           |     9|          2|    8|         16|
    |j_2_fu_1054                           |     9|          2|    8|         16|
    |j_fu_254                              |     9|          2|    8|         16|
    |merlin_gmem_kernel_3mm_32_0_ARVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_2_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_2_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_2_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_E_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_E_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_E_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_E_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_E_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_E_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_E_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_E_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_F_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_F_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_F_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_F_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_B   |     9|          2|    1|          2|
    +--------------------------------------+------+-----------+-----+-----------+
    |Total                                 | 12053|       2483| 5184|      18415|
    +--------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_3021                                         |   64|   0|   64|          0|
    |C_read_reg_3016                                         |   64|   0|   64|          0|
    |D_read_reg_3011                                         |   64|   0|   64|          0|
    |G_read_reg_3006                                         |   64|   0|   64|          0|
    |a_buf_16_addr_reg_3260                                  |   11|   0|   11|          0|
    |a_buf_17_addr_reg_3265                                  |   11|   0|   11|          0|
    |a_buf_18_addr_reg_3270                                  |   11|   0|   11|          0|
    |a_buf_19_addr_reg_3275                                  |   11|   0|   11|          0|
    |a_buf_20_addr_reg_3280                                  |   11|   0|   11|          0|
    |a_buf_21_addr_reg_3285                                  |   11|   0|   11|          0|
    |a_buf_22_addr_reg_3290                                  |   11|   0|   11|          0|
    |a_buf_23_addr_reg_3295                                  |   11|   0|   11|          0|
    |a_buf_24_addr_reg_3300                                  |   11|   0|   11|          0|
    |a_buf_25_addr_reg_3305                                  |   11|   0|   11|          0|
    |a_buf_26_addr_reg_3310                                  |   11|   0|   11|          0|
    |a_buf_27_addr_reg_3315                                  |   11|   0|   11|          0|
    |a_buf_28_addr_reg_3320                                  |   11|   0|   11|          0|
    |a_buf_29_addr_reg_3325                                  |   11|   0|   11|          0|
    |a_buf_30_addr_reg_3330                                  |   11|   0|   11|          0|
    |a_buf_31_addr_reg_3335                                  |   11|   0|   11|          0|
    |a_buf_32_addr_reg_3340                                  |   11|   0|   11|          0|
    |a_buf_33_addr_reg_3345                                  |   11|   0|   11|          0|
    |a_buf_34_addr_reg_3350                                  |   11|   0|   11|          0|
    |a_buf_35_addr_reg_3355                                  |   11|   0|   11|          0|
    |a_buf_36_addr_reg_3360                                  |   11|   0|   11|          0|
    |a_buf_37_addr_reg_3365                                  |   11|   0|   11|          0|
    |a_buf_38_addr_reg_3370                                  |   11|   0|   11|          0|
    |a_buf_39_addr_reg_3375                                  |   11|   0|   11|          0|
    |a_buf_40_addr_reg_3380                                  |   11|   0|   11|          0|
    |a_buf_41_addr_reg_3385                                  |   11|   0|   11|          0|
    |a_buf_42_addr_reg_3390                                  |   11|   0|   11|          0|
    |a_buf_43_addr_reg_3395                                  |   11|   0|   11|          0|
    |a_buf_44_addr_reg_3400                                  |   11|   0|   11|          0|
    |a_buf_45_addr_reg_3405                                  |   11|   0|   11|          0|
    |a_buf_46_addr_reg_3410                                  |   11|   0|   11|          0|
    |a_buf_47_addr_reg_3415                                  |   11|   0|   11|          0|
    |add_ln159_1_reg_3082                                    |   16|   0|   16|          0|
    |add_ln195_1_reg_3178                                    |   16|   0|   16|          0|
    |add_ln219_reg_3255                                      |   10|   0|   11|          1|
    |add_ln227_1_reg_3428                                    |   16|   0|   16|          0|
    |ap_CS_fsm                                               |  310|   0|  310|          0|
    |ap_done_reg                                             |    1|   0|    1|          0|
    |ap_predicate_pred6227_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6238_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6245_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6251_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6258_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6264_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6271_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6277_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6284_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6290_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6297_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6303_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6310_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6316_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6323_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6329_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6336_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6342_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6349_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6355_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6362_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6368_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6375_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6381_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6388_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6394_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6401_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6407_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6414_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6420_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6427_state159                          |    1|   0|    1|          0|
    |ap_predicate_pred6433_state159                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                            |    1|   0|    1|          0|
    |ap_rst_reg_1                                            |    1|   0|    1|          0|
    |ap_rst_reg_2                                            |    1|   0|    1|          0|
    |c_buf_1_addr_reg_3483                                   |   15|   0|   15|          0|
    |c_buf_addr_reg_3478                                     |   15|   0|   15|          0|
    |grp_kernel_3mm_Pipeline_L22_fu_1813_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L23_fu_1884_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L24_fu_2024_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L25_fu_2053_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L26_fu_2178_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L2_fu_1790_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L37_fu_2252_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L38_fu_2275_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L3_fu_2243_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL10_fu_1941_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL2_fu_2187_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL6_fu_2104_ap_start_reg   |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_1852_ap_start_reg              |    1|   0|    1|          0|
    |i_10_fu_1046                                            |    8|   0|    8|          0|
    |i_14_fu_1058                                            |    8|   0|    8|          0|
    |i_5_fu_258                                              |    8|   0|    8|          0|
    |icmp_ln161_reg_3090                                     |    1|   0|    1|          0|
    |icmp_ln197_reg_3186                                     |    1|   0|    1|          0|
    |icmp_ln229_reg_3436                                     |    1|   0|    1|          0|
    |indvar_flatten13_fu_1062                                |   16|   0|   16|          0|
    |indvar_flatten6_fu_1050                                 |   16|   0|   16|          0|
    |indvar_flatten_fu_262                                   |   16|   0|   16|          0|
    |j_1_fu_1042                                             |    8|   0|    8|          0|
    |j_2_fu_1054                                             |    8|   0|    8|          0|
    |j_fu_254                                                |    8|   0|    8|          0|
    |lshr_ln118_1_reg_3160                                   |    4|   0|    4|          0|
    |lshr_ln118_2_reg_3245                                   |    7|   0|    7|          0|
    |lshr_ln118_3_reg_3468                                   |    7|   0|    7|          0|
    |lshr_ln1_reg_3155                                       |    7|   0|    7|          0|
    |merlin_gmem_kernel_3mm_64_E_addr_reg_3064               |   64|   0|   64|          0|
    |merlin_gmem_kernel_3mm_64_F_addr_reg_3069               |   64|   0|   64|          0|
    |merlin_gmem_kernel_3mm_64_G_addr_reg_3420               |   64|   0|   64|          0|
    |select_ln159_1_reg_3095                                 |    8|   0|    8|          0|
    |select_ln159_reg_3136                                   |    8|   0|    8|          0|
    |select_ln195_1_reg_3191                                 |    8|   0|    8|          0|
    |select_ln195_reg_3235                                   |    8|   0|    8|          0|
    |select_ln227_1_reg_3441                                 |    8|   0|    8|          0|
    |select_ln227_reg_3453                                   |    8|   0|    8|          0|
    |sub_ln251_reg_3458                                      |   10|   0|   12|          2|
    |tmp_s_reg_3141                                          |    8|   0|   11|          3|
    |trunc_ln1376_1_reg_3051                                 |   60|   0|   60|          0|
    |trunc_ln1376_2_reg_3228                                 |   59|   0|   59|          0|
    |trunc_ln161_1_reg_3150                                  |    1|   0|    1|          0|
    |trunc_ln161_reg_3146                                    |    4|   0|    4|          0|
    |trunc_ln1705_1_reg_3124                                 |   59|   0|   59|          0|
    |trunc_ln1705_2_reg_3130                                 |   59|   0|   59|          0|
    |trunc_ln195_reg_3198                                    |    4|   0|    4|          0|
    |trunc_ln197_reg_3240                                    |    1|   0|    1|          0|
    |trunc_ln229_reg_3463                                    |    1|   0|    1|          0|
    |trunc_ln2_reg_3058                                      |   58|   0|   58|          0|
    |trunc_ln_reg_3044                                       |   59|   0|   59|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   | 1802|   0| 1808|          6|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|    Protocol   |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|s_axi_control_AWVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_WVALID                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_WREADY                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_WDATA                         |   in|   32|          s_axi|                      control|        scalar|
|s_axi_control_WSTRB                         |   in|    4|          s_axi|                      control|        scalar|
|s_axi_control_ARVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_RVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_RREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_RDATA                         |  out|   32|          s_axi|                      control|        scalar|
|s_axi_control_RRESP                         |  out|    2|          s_axi|                      control|        scalar|
|s_axi_control_BVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_BREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_BRESP                         |  out|    2|          s_axi|                      control|        scalar|
|ap_clk                                      |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|ap_rst_n                                    |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|interrupt                                   |  out|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_E_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+

