module register_file(clk, rs1, rs2, rd, data_in, reset, data1, data2);
input[4:0] rs1, rs2, rd;
input[31:0] data_in;
input reset;
output reg[31:0] data1, data2;

reg[31:0] storage[31:0];

always@(posedge clk or posedge reset)
	begin
		if(reset) begin
			for(i=0; i < 32; i++)
				storage[i] <= 0;
			data1 <= 0;
			data2 <= 0;	
		end
		else begin
			data1 <= storage[rs1];
			data2 <= storage[rs2];
		end	
	end
always@(negedge clk) 
	begin
		storage[rd] <= data_in;
	end
endmodule
