// Seed: 190816517
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output reg id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_5 = (id_2[1'b0]);
  logic id_7;
  wire  id_8;
  logic id_9;
  wire  id_10;
  logic id_11, id_12;
  module_0 modCall_1 ();
  wire id_13;
  ;
  always @(posedge id_8 or posedge id_2 + id_9) begin : LABEL_0
    id_12[id_5 : ""] <= -1;
  end
  always_ff @* begin : LABEL_1
    $unsigned(id_5);
    ;
    if (1) id_6 <= "";
    else begin : LABEL_2
      if (-1) id_6 <= (-1);
    end
  end
endmodule
