{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414092405665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414092405665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 15:26:45 2014 " "Processing started: Thu Oct 23 15:26:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414092405665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414092405665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414092405665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414092406617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab2/sevensegmentled/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab2/sevensegmentled/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092406711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092406711 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "regfileboard.v(104) " "Verilog HDL Module Instantiation warning at regfileboard.v(104): ignored dangling comma in List of Port Connections" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 104 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1414092406715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfileboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfileboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfileboard " "Found entity 1: regfileboard" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092406716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092406716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x32 " "Found entity 1: regfile32x32" {  } { { "../../Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092406720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092406720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407691 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../../Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407695 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../../Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "C:/altera/13.0sp1/Lab5/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlmp.v 1 1 " "Found 1 design units, including 1 entities, in source file romlmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlmp " "Found entity 1: romlmp" {  } { { "romlmp.v" "" { Text "C:/altera/13.0sp1/Lab5/romlmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pccounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcCounter " "Found entity 1: pcCounter" {  } { { "pcCounter.v" "" { Text "C:/altera/13.0sp1/Lab5/pcCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeif_id.v 1 1 " "Found 1 design units, including 1 entities, in source file writeif_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeIF_ID " "Found entity 1: writeIF_ID" {  } { { "writeIF_ID.v" "" { Text "C:/altera/13.0sp1/Lab5/writeIF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeregister.v 1 1 " "Found 1 design units, including 1 entities, in source file writeregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeRegister " "Found entity 1: writeRegister" {  } { { "writeRegister.v" "" { Text "C:/altera/13.0sp1/Lab5/writeRegister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeid_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file writeid_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeID_EX " "Found entity 1: writeID_EX" {  } { { "writeID_EX.v" "" { Text "C:/altera/13.0sp1/Lab5/writeID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "writeEX_MEM.v(13) " "Verilog HDL information at writeEX_MEM.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "writeEX_MEM.v" "" { Text "C:/altera/13.0sp1/Lab5/writeEX_MEM.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414092407723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file writeex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeEX_MEM " "Found entity 1: writeEX_MEM" {  } { { "writeEX_MEM.v" "" { Text "C:/altera/13.0sp1/Lab5/writeEX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file writemem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem_WB " "Found entity 1: writeMem_WB" {  } { { "writeMem_WB.v" "" { Text "C:/altera/13.0sp1/Lab5/writeMem_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/Lab5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092407730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092407730 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(64) " "Verilog HDL Instantiation warning at regfileboard.v(64): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407733 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(90) " "Verilog HDL Instantiation warning at regfileboard.v(90): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407733 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(93) " "Verilog HDL Instantiation warning at regfileboard.v(93): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407734 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(101) " "Verilog HDL Instantiation warning at regfileboard.v(101): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407734 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(104) " "Verilog HDL Instantiation warning at regfileboard.v(104): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407734 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(106) " "Verilog HDL Instantiation warning at regfileboard.v(106): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407734 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(108) " "Verilog HDL Instantiation warning at regfileboard.v(108): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(110) " "Verilog HDL Instantiation warning at regfileboard.v(110): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(116) " "Verilog HDL Instantiation warning at regfileboard.v(116): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(142) " "Verilog HDL Instantiation warning at regfileboard.v(142): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(143) " "Verilog HDL Instantiation warning at regfileboard.v(143): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(144) " "Verilog HDL Instantiation warning at regfileboard.v(144): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(145) " "Verilog HDL Instantiation warning at regfileboard.v(145): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 145 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(148) " "Verilog HDL Instantiation warning at regfileboard.v(148): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(149) " "Verilog HDL Instantiation warning at regfileboard.v(149): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(152) " "Verilog HDL Instantiation warning at regfileboard.v(152): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(153) " "Verilog HDL Instantiation warning at regfileboard.v(153): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 153 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(165) " "Verilog HDL Instantiation warning at regfileboard.v(165): instance has no name" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 165 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414092407736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfileboard " "Elaborating entity \"regfileboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414092407929 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock regfileboard.v(123) " "Verilog HDL Event Control warning at regfileboard.v(123): posedge or negedge of vector \"clock\" depends solely on its least-significant bit" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 123 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1414092407954 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] regfileboard.v(9) " "Output port \"LEDG\[7..1\]\" at regfileboard.v(9) has no driver" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414092407954 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR regfileboard.v(10) " "Output port \"LEDR\" at regfileboard.v(10) has no driver" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414092407955 "|regfileboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:comb_3 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:comb_3\"" {  } { { "../../Lab4/regfileboard.v" "comb_3" { Text "C:/altera/Lab4/regfileboard.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092407958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x32 regfile32x32:comb_37 " "Elaborating entity \"regfile32x32\" for hierarchy \"regfile32x32:comb_37\"" {  } { { "../../Lab4/regfileboard.v" "comb_37" { Text "C:/altera/Lab4/regfileboard.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092407972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(35) " "Verilog HDL assignment warning at regfile.v(35): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414092408007 "|regfileboard|regfile32x32:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem_WB writeMem_WB:comb_38 " "Elaborating entity \"writeMem_WB\" for hierarchy \"writeMem_WB:comb_38\"" {  } { { "../../Lab4/regfileboard.v" "comb_38" { Text "C:/altera/Lab4/regfileboard.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:comb_39 " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:comb_39\"" {  } { { "../../Lab4/regfileboard.v" "comb_39" { Text "C:/altera/Lab4/regfileboard.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "C:/altera/13.0sp1/Lab5/ramlpm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "C:/altera/13.0sp1/Lab5/ramlpm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092408105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:comb_39\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../datamem.mif " "Parameter \"init_file\" = \"../datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408106 ""}  } { { "ramlpm.v" "" { Text "C:/altera/13.0sp1/Lab5/ramlpm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414092408106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdc1 " "Found entity 1: altsyncram_fdc1" {  } { { "db/altsyncram_fdc1.tdf" "" { Text "C:/altera/13.0sp1/Lab5/db/altsyncram_fdc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092408268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092408268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdc1 ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated " "Elaborating entity \"altsyncram_fdc1\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeEX_MEM writeEX_MEM:comb_40 " "Elaborating entity \"writeEX_MEM\" for hierarchy \"writeEX_MEM:comb_40\"" {  } { { "../../Lab4/regfileboard.v" "comb_40" { Text "C:/altera/Lab4/regfileboard.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_41 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_41\"" {  } { { "../../Lab4/regfileboard.v" "comb_41" { Text "C:/altera/Lab4/regfileboard.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeID_EX writeID_EX:comb_42 " "Elaborating entity \"writeID_EX\" for hierarchy \"writeID_EX:comb_42\"" {  } { { "../../Lab4/regfileboard.v" "comb_42" { Text "C:/altera/Lab4/regfileboard.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeIF_ID writeIF_ID:comb_43 " "Elaborating entity \"writeIF_ID\" for hierarchy \"writeIF_ID:comb_43\"" {  } { { "../../Lab4/regfileboard.v" "comb_43" { Text "C:/altera/Lab4/regfileboard.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlmp romlmp:comb_44 " "Elaborating entity \"romlmp\" for hierarchy \"romlmp:comb_44\"" {  } { { "../../Lab4/regfileboard.v" "comb_44" { Text "C:/altera/Lab4/regfileboard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "altsyncram_component" { Text "C:/altera/13.0sp1/Lab5/romlmp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "" { Text "C:/altera/13.0sp1/Lab5/romlmp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092408402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlmp:comb_44\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlmp:comb_44\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instrmem.mif " "Parameter \"init_file\" = \"../instrmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408403 ""}  } { { "romlmp.v" "" { Text "C:/altera/13.0sp1/Lab5/romlmp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414092408403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f71 " "Found entity 1: altsyncram_2f71" {  } { { "db/altsyncram_2f71.tdf" "" { Text "C:/altera/13.0sp1/Lab5/db/altsyncram_2f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414092408489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414092408489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f71 romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_2f71:auto_generated " "Elaborating entity \"altsyncram_2f71\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_2f71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:comb_660 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:comb_660\"" {  } { { "../../Lab4/regfileboard.v" "comb_660" { Text "C:/altera/Lab4/regfileboard.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408508 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(9) " "Verilog HDL Always Construct warning at hexdigit.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(12) " "Inferred latch for \"out\[0\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(12) " "Inferred latch for \"out\[1\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(12) " "Inferred latch for \"out\[2\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(12) " "Inferred latch for \"out\[3\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(12) " "Inferred latch for \"out\[4\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(12) " "Inferred latch for \"out\[5\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(12) " "Inferred latch for \"out\[6\]\" at hexdigit.v(12)" {  } { { "../../Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414092408514 "|regfileboard|hexdigit:comb_633"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:comb_668 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:comb_668\"" {  } { { "../../Lab4/regfileboard.v" "comb_668" { Text "C:/altera/Lab4/regfileboard.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414092408531 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408756 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408759 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408759 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408759 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408761 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408763 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408763 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408763 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408764 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408764 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408764 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414092408767 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock\[0\] " "Found clock multiplexer clock\[0\]" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1414092408957 "|regfileboard|clock[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1414092408957 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414092412236 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_668\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_668\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "../../Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414092412359 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1414092412359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|HEX7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414092413136 "|regfileboard|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414092413136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/Lab5/output_files/Labfourwtf.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/Lab5/output_files/Labfourwtf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414092415205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414092415564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../../Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414092415938 "|regfileboard|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414092415938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3847 " "Implemented 3847 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414092415940 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414092415940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3657 " "Implemented 3657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414092415940 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414092415940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414092415940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414092415998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 15:26:55 2014 " "Processing ended: Thu Oct 23 15:26:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414092415998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414092415998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414092415998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414092415998 ""}
