{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623919329915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623919329936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 09:42:09 2021 " "Processing started: Thu Jun 17 09:42:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623919329936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919329936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber " "Command: quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919329936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623919331445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623919331445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorN-Behavioral " "Found design unit 1: divisorN-Behavioral" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353137 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorN " "Found entity 1: divisorN" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorCompleto-Behavioral " "Found design unit 1: divisorCompleto-Behavioral" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353147 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorCompleto " "Found entity 1: divisorCompleto" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd_fsm-v1 " "Found design unit 1: bin_to_bcd_fsm-v1" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353157 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_fsm " "Found entity 1: bin_to_bcd_fsm" {  } { { "bin_to_bcd_fsm.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/bin_to_bcd_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353177 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353177 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guess_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guess_number-v1 " "Found design unit 1: guess_number-v1" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353195 ""} { "Info" "ISGN_ENTITY_NAME" "1 guess_number " "Found entity 1: guess_number" {  } { { "guess_number.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-v1 " "Found design unit 1: counter-v1" {  } { { "counter.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353205 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqShiftUnit-Behavioral " "Found design unit 1: SeqShiftUnit-Behavioral" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353218 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit " "Found entity 1: SeqShiftUnit" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/SeqShiftUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_selector-v1 " "Found design unit 1: display_selector-v1" {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353228 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_selector " "Found entity 1: display_selector" {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-v1 " "Found design unit 1: topLevel-v1" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353238 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "decoder.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353248 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353268 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker-v1 " "Found design unit 1: blinker-v1" {  } { { "blinker.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353279 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/blinker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623919353279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623919353420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab0 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab0\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab1 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab1\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab2 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab2\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab3 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab3\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab4 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab4\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab5 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab5\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab6 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab6\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enab7 topLevel.vhd(29) " "Verilog HDL or VHDL warning at topLevel.vhd(29): object \"enab7\" assigned a value but never read" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[7..3\] topLevel.vhd(18) " "Using initial value X (don't care) for net \"ledg\[7..3\]\" at topLevel.vhd(18)" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 "|topLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:random A:heavy " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:heavy\" for hierarchy \"pseudo_random_generator:random\"" {  } { { "topLevel.vhd" "random" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debounce0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debounce0\"" {  } { { "topLevel.vhd" "debounce0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:dec0 A:rtl " "Elaborating entity \"decoder\" using architecture \"A:rtl\" for hierarchy \"decoder:dec0\"" {  } { { "topLevel.vhd" "dec0" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_selector display_selector:displaySelector A:v1 " "Elaborating entity \"display_selector\" using architecture \"A:v1\" for hierarchy \"display_selector:displaySelector\"" {  } { { "topLevel.vhd" "displaySelector" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353491 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable7 display_selector.vhd(14) " "VHDL Signal Declaration warning at display_selector.vhd(14): used implicit default value for signal \"enable7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable6 display_selector.vhd(16) " "VHDL Signal Declaration warning at display_selector.vhd(16): used implicit default value for signal \"enable6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable5 display_selector.vhd(18) " "VHDL Signal Declaration warning at display_selector.vhd(18): used implicit default value for signal \"enable5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable4 display_selector.vhd(20) " "VHDL Signal Declaration warning at display_selector.vhd(20): used implicit default value for signal \"enable4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable3 display_selector.vhd(22) " "VHDL Signal Declaration warning at display_selector.vhd(22): used implicit default value for signal \"enable3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable2 display_selector.vhd(24) " "VHDL Signal Declaration warning at display_selector.vhd(24): used implicit default value for signal \"enable2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable1 display_selector.vhd(26) " "VHDL Signal Declaration warning at display_selector.vhd(26): used implicit default value for signal \"enable1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable0 display_selector.vhd(28) " "VHDL Signal Declaration warning at display_selector.vhd(28): used implicit default value for signal \"enable0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_selector.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/display_selector.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623919353491 "|topLevel|display_selector:displaySelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_to_bcd_fsm bin_to_bcd_fsm:conversor1 A:v1 " "Elaborating entity \"bin_to_bcd_fsm\" using architecture \"A:v1\" for hierarchy \"bin_to_bcd_fsm:conversor1\"" {  } { { "topLevel.vhd" "conversor1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorCompleto divisorCompleto:freqDivider A:behavioral " "Elaborating entity \"divisorCompleto\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\"" {  } { { "topLevel.vhd" "freqDivider" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c1 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c1\"" {  } { { "divisorCompleto.vhd" "c1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c2 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c2\"" {  } { { "divisorCompleto.vhd" "c2" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c4 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c4\"" {  } { { "divisorCompleto.vhd" "c4" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorCompleto:freqDivider\|divisorN:c8 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorCompleto:freqDivider\|divisorN:c8\"" {  } { { "divisorCompleto.vhd" "c8" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/divisorCompleto.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "guess_number guess_number:guessGame A:v1 " "Elaborating entity \"guess_number\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\"" {  } { { "topLevel.vhd" "guessGame" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter guess_number:guessGame\|counter:count A:v1 " "Elaborating entity \"counter\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\|counter:count\"" {  } { { "guess_number.vhd" "count" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqShiftUnit guess_number:guessGame\|SeqShiftUnit:rotator A:behavioral " "Elaborating entity \"SeqShiftUnit\" using architecture \"A:behavioral\" for hierarchy \"guess_number:guessGame\|SeqShiftUnit:rotator\"" {  } { { "guess_number.vhd" "rotator" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "blinker guess_number:guessGame\|blinker:blinker A:v1 " "Elaborating entity \"blinker\" using architecture \"A:v1\" for hierarchy \"guess_number:guessGame\|blinker:blinker\"" {  } { { "guess_number.vhd" "blinker" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/guess_number.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919353631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623919356690 "|topLevel|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623919356690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623919356921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623919360303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623919360303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase2/topLevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623919360626 "|topLevel|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623919360626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1513 " "Implemented 1513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623919360626 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623919360626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1408 " "Implemented 1408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623919360626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623919360626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623919360726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 09:42:40 2021 " "Processing ended: Thu Jun 17 09:42:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623919360726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623919360726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623919360726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623919360726 ""}
