INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/traffic_light_controller/traffic_light_controller.srcs/sim_1/new/tb_traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/traffic_light_controller/traffic_light_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
