// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gain_out_4197_dout,
        gain_out_4197_empty_n,
        gain_out_4197_read,
        demosaic_out_4198_din,
        demosaic_out_4198_full_n,
        demosaic_out_4198_write,
        imgblock_V_4_2_018,
        imgblock_V_4_3_017,
        imgblock_V_3_5,
        imgblock_V_3_4,
        imgblock_V_3_3_1_reload,
        imgblock_V_3_2_114_reload,
        imgblock_V_2_5,
        imgblock_V_2_4,
        imgblock_V_2_3_1_reload,
        imgblock_V_2_2_110_reload,
        imgblock_V_1_5,
        imgblock_V_1_4,
        imgblock_V_1_3_1_reload,
        imgblock_V_1_2_16_reload,
        imgblock_V_0_5,
        imgblock_V_0_4,
        imgblock_V_0_3_1_reload,
        imgblock_V_0_2_12_reload,
        tmp_7,
        trunc_ln12,
        trunc_ln13,
        sub157,
        linebuffer_V_0_address0,
        linebuffer_V_0_ce0,
        linebuffer_V_0_we0,
        linebuffer_V_0_d0,
        linebuffer_V_0_address1,
        linebuffer_V_0_ce1,
        linebuffer_V_0_q1,
        linebuffer_V_1_address0,
        linebuffer_V_1_ce0,
        linebuffer_V_1_we0,
        linebuffer_V_1_d0,
        linebuffer_V_1_address1,
        linebuffer_V_1_ce1,
        linebuffer_V_1_q1,
        linebuffer_V_2_address0,
        linebuffer_V_2_ce0,
        linebuffer_V_2_we0,
        linebuffer_V_2_d0,
        linebuffer_V_2_address1,
        linebuffer_V_2_ce1,
        linebuffer_V_2_q1,
        linebuffer_V_3_address0,
        linebuffer_V_3_ce0,
        linebuffer_V_3_we0,
        linebuffer_V_3_d0,
        linebuffer_V_3_address1,
        linebuffer_V_3_ce1,
        linebuffer_V_3_q1,
        cmp123,
        line0_V_1,
        phi_ln377,
        phi_ln378,
        phi_ln379,
        imgblock_V_4_0_out,
        imgblock_V_4_0_out_ap_vld,
        imgblock_V_4_1_out,
        imgblock_V_4_1_out_ap_vld,
        imgblock_V_3_1_out,
        imgblock_V_3_1_out_ap_vld,
        imgblock_V_3_0_out,
        imgblock_V_3_0_out_ap_vld,
        imgblock_V_2_1_out,
        imgblock_V_2_1_out_ap_vld,
        imgblock_V_2_0_out,
        imgblock_V_2_0_out_ap_vld,
        imgblock_V_1_1_out,
        imgblock_V_1_1_out_ap_vld,
        imgblock_V_1_0_out,
        imgblock_V_1_0_out_ap_vld,
        imgblock_V_0_1_out,
        imgblock_V_0_1_out_ap_vld,
        imgblock_V_0_0_out,
        imgblock_V_0_0_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] gain_out_4197_dout;
input   gain_out_4197_empty_n;
output   gain_out_4197_read;
output  [95:0] demosaic_out_4198_din;
input   demosaic_out_4198_full_n;
output   demosaic_out_4198_write;
input  [15:0] imgblock_V_4_2_018;
input  [15:0] imgblock_V_4_3_017;
input  [15:0] imgblock_V_3_5;
input  [15:0] imgblock_V_3_4;
input  [15:0] imgblock_V_3_3_1_reload;
input  [15:0] imgblock_V_3_2_114_reload;
input  [15:0] imgblock_V_2_5;
input  [15:0] imgblock_V_2_4;
input  [15:0] imgblock_V_2_3_1_reload;
input  [15:0] imgblock_V_2_2_110_reload;
input  [15:0] imgblock_V_1_5;
input  [15:0] imgblock_V_1_4;
input  [15:0] imgblock_V_1_3_1_reload;
input  [15:0] imgblock_V_1_2_16_reload;
input  [15:0] imgblock_V_0_5;
input  [15:0] imgblock_V_0_4;
input  [15:0] imgblock_V_0_3_1_reload;
input  [15:0] imgblock_V_0_2_12_reload;
input  [10:0] tmp_7;
input  [0:0] trunc_ln12;
input  [1:0] trunc_ln13;
input  [11:0] sub157;
output  [10:0] linebuffer_V_0_address0;
output   linebuffer_V_0_ce0;
output   linebuffer_V_0_we0;
output  [31:0] linebuffer_V_0_d0;
output  [10:0] linebuffer_V_0_address1;
output   linebuffer_V_0_ce1;
input  [31:0] linebuffer_V_0_q1;
output  [10:0] linebuffer_V_1_address0;
output   linebuffer_V_1_ce0;
output   linebuffer_V_1_we0;
output  [31:0] linebuffer_V_1_d0;
output  [10:0] linebuffer_V_1_address1;
output   linebuffer_V_1_ce1;
input  [31:0] linebuffer_V_1_q1;
output  [10:0] linebuffer_V_2_address0;
output   linebuffer_V_2_ce0;
output   linebuffer_V_2_we0;
output  [31:0] linebuffer_V_2_d0;
output  [10:0] linebuffer_V_2_address1;
output   linebuffer_V_2_ce1;
input  [31:0] linebuffer_V_2_q1;
output  [10:0] linebuffer_V_3_address0;
output   linebuffer_V_3_ce0;
output   linebuffer_V_3_we0;
output  [31:0] linebuffer_V_3_d0;
output  [10:0] linebuffer_V_3_address1;
output   linebuffer_V_3_ce1;
input  [31:0] linebuffer_V_3_q1;
input  [0:0] cmp123;
input  [1:0] line0_V_1;
input  [1:0] phi_ln377;
input  [1:0] phi_ln378;
input  [1:0] phi_ln379;
output  [15:0] imgblock_V_4_0_out;
output   imgblock_V_4_0_out_ap_vld;
output  [15:0] imgblock_V_4_1_out;
output   imgblock_V_4_1_out_ap_vld;
output  [15:0] imgblock_V_3_1_out;
output   imgblock_V_3_1_out_ap_vld;
output  [15:0] imgblock_V_3_0_out;
output   imgblock_V_3_0_out_ap_vld;
output  [15:0] imgblock_V_2_1_out;
output   imgblock_V_2_1_out_ap_vld;
output  [15:0] imgblock_V_2_0_out;
output   imgblock_V_2_0_out_ap_vld;
output  [15:0] imgblock_V_1_1_out;
output   imgblock_V_1_1_out_ap_vld;
output  [15:0] imgblock_V_1_0_out;
output   imgblock_V_1_0_out_ap_vld;
output  [15:0] imgblock_V_0_1_out;
output   imgblock_V_0_1_out_ap_vld;
output  [15:0] imgblock_V_0_0_out;
output   imgblock_V_0_0_out_ap_vld;

reg ap_idle;
reg gain_out_4197_read;
reg demosaic_out_4198_write;
reg linebuffer_V_0_ce0;
reg linebuffer_V_0_we0;
reg linebuffer_V_0_ce1;
reg linebuffer_V_1_ce0;
reg linebuffer_V_1_we0;
reg linebuffer_V_1_ce1;
reg linebuffer_V_2_ce0;
reg linebuffer_V_2_we0;
reg linebuffer_V_2_ce1;
reg linebuffer_V_3_ce0;
reg linebuffer_V_3_we0;
reg linebuffer_V_3_ce1;
reg imgblock_V_4_0_out_ap_vld;
reg imgblock_V_4_1_out_ap_vld;
reg imgblock_V_3_1_out_ap_vld;
reg imgblock_V_3_0_out_ap_vld;
reg imgblock_V_2_1_out_ap_vld;
reg imgblock_V_2_0_out_ap_vld;
reg imgblock_V_1_1_out_ap_vld;
reg imgblock_V_1_0_out_ap_vld;
reg imgblock_V_0_1_out_ap_vld;
reg imgblock_V_0_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln344_reg_2004;
reg    ap_predicate_op113_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln344_fu_1110_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    demosaic_out_4198_blk_n;
wire    ap_block_pp0_stage0;
reg    gain_out_4197_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [18:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return;
reg   [18:0] reg_979;
reg   [0:0] icmp_ln344_reg_2004_pp0_iter4_reg;
wire   [18:0] grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return;
reg   [18:0] reg_985;
wire   [18:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return;
reg   [18:0] reg_991;
wire   [18:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return;
reg   [18:0] reg_997;
wire   [0:0] cmp123_read_read_fu_280_p2;
reg   [10:0] j_reg_1999;
reg   [0:0] icmp_ln344_reg_2004_pp0_iter1_reg;
reg   [0:0] icmp_ln344_reg_2004_pp0_iter2_reg;
reg   [0:0] icmp_ln344_reg_2004_pp0_iter3_reg;
reg   [0:0] icmp_ln344_reg_2004_pp0_iter5_reg;
wire   [0:0] icmp_ln373_fu_1122_p2;
reg   [0:0] icmp_ln373_reg_2008;
wire   [15:0] imgblock_V_4_2_fu_1165_p1;
reg   [15:0] imgblock_V_4_2_reg_2032;
reg   [15:0] imgblock_V_4_3_reg_2042;
wire   [15:0] imgblock_V_0_4_3_fu_1231_p1;
wire   [15:0] imgblock_V_1_4_3_fu_1235_p1;
wire   [15:0] imgblock_V_2_4_3_fu_1239_p1;
wire   [15:0] imgblock_V_3_4_3_fu_1243_p1;
reg   [15:0] imgblock_V_2_2_1_reg_2124;
reg   [15:0] imgblock_V_2_2_1_reg_2124_pp0_iter3_reg;
reg   [15:0] imgblock_V_2_2_1_reg_2124_pp0_iter4_reg;
reg   [15:0] imgblock_V_2_2_1_reg_2124_pp0_iter5_reg;
reg   [15:0] imgblock_V_2_3_reg_2133;
reg   [15:0] imgblock_V_2_3_reg_2133_pp0_iter3_reg;
reg   [15:0] imgblock_V_2_3_reg_2133_pp0_iter4_reg;
reg   [15:0] imgblock_V_2_3_reg_2133_pp0_iter5_reg;
wire   [15:0] imgblock_V_0_0_load_2_load_fu_1413_p1;
wire   [15:0] imgblock_V_0_1_load_2_load_fu_1420_p1;
wire   [15:0] imgblock_V_1_0_load_2_load_fu_1427_p1;
wire   [15:0] imgblock_V_1_1_load_2_load_fu_1434_p1;
wire   [15:0] imgblock_V_2_0_load_2_load_fu_1441_p1;
wire   [15:0] imgblock_V_2_1_load_2_load_fu_1448_p1;
wire   [15:0] imgblock_V_3_0_load_2_load_fu_1455_p1;
wire   [15:0] imgblock_V_3_1_load_2_load_fu_1462_p1;
wire   [15:0] imgblock_V_4_1_load_2_load_fu_1469_p1;
wire   [15:0] imgblock_V_4_0_load_2_load_fu_1476_p1;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24;
reg   [15:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25;
reg   [0:0] grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r;
reg    grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce;
reg    ap_predicate_op175_call_state3;
reg    ap_predicate_op192_call_state3;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
reg    ap_block_state7_pp0_stage0_iter6_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp175;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24;
reg   [15:0] grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25;
reg   [0:0] grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r;
reg    grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce;
reg    ap_predicate_op176_call_state3;
reg    ap_predicate_op191_call_state3;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1;
reg    ap_block_state7_pp0_stage0_iter6_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp176;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24;
reg   [15:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25;
reg   [0:0] grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset;
reg    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce;
reg    ap_predicate_op177_call_state3;
reg    ap_predicate_op190_call_state3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp177;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24;
reg   [15:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25;
reg   [0:0] grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset;
reg    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce;
reg    ap_predicate_op178_call_state3;
reg    ap_predicate_op189_call_state3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp178;
reg   [31:0] ap_phi_mux_tmp_V_2_phi_fu_605_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_V_2_reg_601;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_V_2_reg_601;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713;
wire   [15:0] ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725;
reg   [15:0] ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725;
reg   [15:0] ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725;
reg   [18:0] ap_phi_mux_r_9_0_phi_fu_740_p4;
wire   [18:0] zext_ln124_fu_1571_p1;
wire   [18:0] ap_phi_reg_pp0_iter6_r_9_0_reg_737;
reg   [18:0] ap_phi_mux_g_4_0_phi_fu_749_p4;
wire   [18:0] ap_phi_reg_pp0_iter6_g_4_0_reg_746;
reg   [18:0] ap_phi_mux_b_5_0_phi_fu_758_p4;
wire   [18:0] ap_phi_reg_pp0_iter6_b_5_0_reg_755;
reg   [18:0] ap_phi_mux_r_9_1_phi_fu_767_p4;
wire   [18:0] ap_phi_reg_pp0_iter6_r_9_1_reg_764;
reg   [18:0] ap_phi_mux_g_4_1_phi_fu_776_p4;
wire   [18:0] zext_ln124_1_fu_1660_p1;
wire   [18:0] ap_phi_reg_pp0_iter6_g_4_1_reg_773;
reg   [18:0] ap_phi_mux_b_5_1_phi_fu_785_p4;
wire   [18:0] ap_phi_reg_pp0_iter6_b_5_1_reg_782;
wire   [63:0] zext_ln344_2_fu_1131_p1;
wire   [63:0] zext_ln344_fu_1158_p1;
reg   [10:0] j_2_fu_176;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j;
wire   [10:0] add_ln344_fu_1116_p2;
reg   [11:0] bram_read_count_fu_180;
reg   [11:0] ap_sig_allocacmp_bram_read_count_load_1;
reg   [11:0] ap_sig_allocacmp_bram_read_count_load;
wire   [11:0] add_ln406_fu_1142_p2;
reg   [15:0] imgblock_V_0_0_fu_184;
reg   [15:0] imgblock_V_0_1_fu_188;
reg   [15:0] imgblock_V_1_0_fu_192;
reg   [15:0] imgblock_V_1_1_fu_196;
reg   [15:0] imgblock_V_2_0_fu_200;
reg   [15:0] imgblock_V_2_1_fu_204;
reg   [15:0] imgblock_V_3_0_fu_208;
reg   [15:0] imgblock_V_3_1_fu_212;
reg   [15:0] imgblock_V_4_1_fu_216;
reg   [15:0] imgblock_V_4_0_fu_220;
reg   [15:0] imgblock_V_0_2_fu_224;
reg   [15:0] imgblock_V_0_4_1_fu_228;
reg   [15:0] imgblock_V_1_2_fu_232;
reg   [15:0] imgblock_V_1_4_1_fu_236;
reg   [15:0] imgblock_V_2_2_fu_240;
reg   [15:0] imgblock_V_2_4_1_fu_244;
reg   [15:0] imgblock_V_3_2_fu_248;
reg   [15:0] imgblock_V_3_4_1_fu_252;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] zext_ln344_1_fu_1106_p1;
wire   [31:0] packed_read1_V_fu_1179_p6;
wire   [31:0] packed_read2_V_fu_1192_p6;
wire   [31:0] packed_read3_V_fu_1205_p6;
wire   [31:0] packed_read4_V_fu_1218_p6;
wire   [2:0] tmp_68_fu_1576_p4;
wire   [0:0] icmp_ln49_fu_1586_p2;
wire   [15:0] trunc_ln315_fu_1592_p1;
wire   [2:0] tmp_69_fu_1604_p4;
wire   [0:0] icmp_ln49_1_fu_1614_p2;
wire   [15:0] trunc_ln315_6_fu_1620_p1;
wire   [2:0] tmp_70_fu_1632_p4;
wire   [0:0] icmp_ln49_2_fu_1642_p2;
wire   [15:0] trunc_ln315_7_fu_1648_p1;
wire   [2:0] tmp_71_fu_1665_p4;
wire   [0:0] icmp_ln49_3_fu_1675_p2;
wire   [15:0] trunc_ln315_8_fu_1681_p1;
wire   [2:0] tmp_72_fu_1693_p4;
wire   [0:0] icmp_ln49_4_fu_1703_p2;
wire   [15:0] trunc_ln315_9_fu_1709_p1;
wire   [2:0] tmp_73_fu_1721_p4;
wire   [0:0] icmp_ln49_5_fu_1731_p2;
wire   [15:0] trunc_ln315_10_fu_1737_p1;
wire   [15:0] select_ln315_10_fu_1741_p3;
wire   [15:0] select_ln315_9_fu_1713_p3;
wire   [15:0] select_ln315_1_fu_1685_p3;
wire   [15:0] select_ln315_8_fu_1652_p3;
wire   [15:0] select_ln315_7_fu_1624_p3;
wire   [15:0] select_ln315_fu_1596_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op98_load_state1;
reg    ap_enable_operation_98;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op122_load_state2;
reg    ap_enable_operation_122;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op143_store_state2;
reg    ap_enable_operation_143;
reg    ap_predicate_op100_load_state1;
reg    ap_enable_operation_100;
reg    ap_predicate_op123_load_state2;
reg    ap_enable_operation_123;
reg    ap_predicate_op141_store_state2;
reg    ap_enable_operation_141;
reg    ap_predicate_op102_load_state1;
reg    ap_enable_operation_102;
reg    ap_predicate_op124_load_state2;
reg    ap_enable_operation_124;
reg    ap_predicate_op139_store_state2;
reg    ap_enable_operation_139;
reg    ap_predicate_op104_load_state1;
reg    ap_enable_operation_104;
reg    ap_predicate_op125_load_state2;
reg    ap_enable_operation_125;
reg    ap_predicate_op145_store_state2;
reg    ap_enable_operation_145;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_857;
reg    ap_condition_852;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_rb_kernel_ap_uint_16_6_s grp_rb_kernel_ap_uint_16_6_s_fu_791(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read),
    .p_read1(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1),
    .p_read2(imgblock_V_0_2_fu_224),
    .p_read3(imgblock_V_0_4_1_fu_228),
    .p_read4(ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701),
    .p_read5(ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689),
    .p_read6(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6),
    .p_read7(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7),
    .p_read8(imgblock_V_1_2_fu_232),
    .p_read9(imgblock_V_1_4_1_fu_236),
    .p_read10(ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677),
    .p_read11(ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665),
    .p_read12(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12),
    .p_read13(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13),
    .p_read14(imgblock_V_2_2_fu_240),
    .p_read15(imgblock_V_2_4_1_fu_244),
    .p_read16(ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653),
    .p_read17(ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641),
    .p_read18(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18),
    .p_read19(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19),
    .p_read20(imgblock_V_3_2_fu_248),
    .p_read21(imgblock_V_3_4_1_fu_252),
    .p_read22(ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629),
    .p_read23(ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713),
    .p_read24(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24),
    .p_read25(grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25),
    .p_read26(imgblock_V_4_2_reg_2032),
    .p_read27(imgblock_V_4_3_reg_2042),
    .p_read28(ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617),
    .p_read29(ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725),
    .loop_r(grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r),
    .ap_return(grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return),
    .ap_ce(grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce)
);

ISPPipeline_accel_g_kernel_ap_uint_16_6_s grp_g_kernel_ap_uint_16_6_s_fu_838(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read),
    .p_read1(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1),
    .p_read2(imgblock_V_0_2_fu_224),
    .p_read3(imgblock_V_0_4_1_fu_228),
    .p_read4(ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701),
    .p_read5(ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689),
    .p_read6(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6),
    .p_read7(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7),
    .p_read8(imgblock_V_1_2_fu_232),
    .p_read9(imgblock_V_1_4_1_fu_236),
    .p_read10(ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677),
    .p_read11(ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665),
    .p_read12(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12),
    .p_read13(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13),
    .p_read14(imgblock_V_2_2_fu_240),
    .p_read15(imgblock_V_2_4_1_fu_244),
    .p_read16(ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653),
    .p_read17(ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641),
    .p_read18(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18),
    .p_read19(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19),
    .p_read20(imgblock_V_3_2_fu_248),
    .p_read21(imgblock_V_3_4_1_fu_252),
    .p_read22(ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629),
    .p_read23(ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713),
    .p_read24(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24),
    .p_read25(grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25),
    .p_read26(imgblock_V_4_2_reg_2032),
    .p_read27(imgblock_V_4_3_reg_2042),
    .p_read28(ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617),
    .p_read29(ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725),
    .loop_r(grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r),
    .ap_return(grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return),
    .ap_ce(grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce)
);

ISPPipeline_accel_rgr_bgb_kernel_ap_uint_16_6_s grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read),
    .p_read1(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1),
    .p_read2(imgblock_V_0_2_fu_224),
    .p_read3(imgblock_V_0_4_1_fu_228),
    .p_read4(ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701),
    .p_read5(ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689),
    .p_read6(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6),
    .p_read7(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7),
    .p_read8(imgblock_V_1_2_fu_232),
    .p_read9(imgblock_V_1_4_1_fu_236),
    .p_read10(ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677),
    .p_read11(ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665),
    .p_read12(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12),
    .p_read13(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13),
    .p_read14(imgblock_V_2_2_fu_240),
    .p_read15(imgblock_V_2_4_1_fu_244),
    .p_read16(ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653),
    .p_read17(ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641),
    .p_read18(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18),
    .p_read19(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19),
    .p_read20(imgblock_V_3_2_fu_248),
    .p_read21(imgblock_V_3_4_1_fu_252),
    .p_read22(ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629),
    .p_read23(ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713),
    .p_read24(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24),
    .p_read25(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25),
    .p_read26(imgblock_V_4_2_reg_2032),
    .p_read27(imgblock_V_4_3_reg_2042),
    .p_read28(ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617),
    .p_read29(ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725),
    .loop_offset(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset),
    .ap_return(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return),
    .ap_ce(grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce)
);

ISPPipeline_accel_rgb_bgr_kernel_ap_uint_16_6_s grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read),
    .p_read1(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1),
    .p_read2(imgblock_V_0_2_fu_224),
    .p_read3(imgblock_V_0_4_1_fu_228),
    .p_read4(ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701),
    .p_read5(ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689),
    .p_read6(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6),
    .p_read7(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7),
    .p_read8(imgblock_V_1_2_fu_232),
    .p_read9(imgblock_V_1_4_1_fu_236),
    .p_read10(ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677),
    .p_read11(ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665),
    .p_read12(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12),
    .p_read13(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13),
    .p_read14(imgblock_V_2_2_fu_240),
    .p_read15(imgblock_V_2_4_1_fu_244),
    .p_read16(ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653),
    .p_read17(ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641),
    .p_read18(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18),
    .p_read19(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19),
    .p_read20(imgblock_V_3_2_fu_248),
    .p_read21(imgblock_V_3_4_1_fu_252),
    .p_read22(ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629),
    .p_read23(ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713),
    .p_read24(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24),
    .p_read25(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25),
    .p_read26(imgblock_V_4_2_reg_2032),
    .p_read27(imgblock_V_4_3_reg_2042),
    .p_read28(ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617),
    .p_read29(ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725),
    .loop_offset(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset),
    .ap_return(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return),
    .ap_ce(grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U278(
    .din0(linebuffer_V_0_q1),
    .din1(linebuffer_V_1_q1),
    .din2(linebuffer_V_2_q1),
    .din3(linebuffer_V_3_q1),
    .din4(line0_V_1),
    .dout(packed_read1_V_fu_1179_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U279(
    .din0(linebuffer_V_0_q1),
    .din1(linebuffer_V_1_q1),
    .din2(linebuffer_V_2_q1),
    .din3(linebuffer_V_3_q1),
    .din4(phi_ln377),
    .dout(packed_read2_V_fu_1192_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U280(
    .din0(linebuffer_V_0_q1),
    .din1(linebuffer_V_1_q1),
    .din2(linebuffer_V_2_q1),
    .din3(linebuffer_V_3_q1),
    .din4(phi_ln378),
    .dout(packed_read3_V_fu_1205_p6)
);

ISPPipeline_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U281(
    .din0(linebuffer_V_0_q1),
    .din1(linebuffer_V_1_q1),
    .din2(linebuffer_V_2_q1),
    .din3(linebuffer_V_3_q1),
    .din4(phi_ln379),
    .dout(packed_read4_V_fu_1218_p6)
);

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701 <= ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689 <= ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677 <= ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665 <= ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653 <= ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641 <= ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629 <= ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713 <= ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617 <= ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725 <= ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_857)) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (cmp123_read_read_fu_280_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_V_2_reg_601 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_V_2_reg_601 <= ap_phi_reg_pp0_iter0_tmp_V_2_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701 <= imgblock_V_0_4_3_fu_1231_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701 <= ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689 <= {{packed_read1_V_fu_1179_p6[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689 <= ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677 <= imgblock_V_1_4_3_fu_1235_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677 <= ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665 <= {{packed_read2_V_fu_1192_p6[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665 <= ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653 <= imgblock_V_2_4_3_fu_1239_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653 <= ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641 <= {{packed_read3_V_fu_1205_p6[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641 <= ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629 <= imgblock_V_3_4_3_fu_1243_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629 <= ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713 <= {{packed_read4_V_fu_1218_p6[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713 <= ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617 <= imgblock_V_4_2_fu_1165_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617 <= ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_852)) begin
        if (((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725 <= {{ap_phi_mux_tmp_V_2_phi_fu_605_p4[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725 <= ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            bram_read_count_fu_180 <= add_ln406_fu_1142_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            bram_read_count_fu_180 <= 12'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_0_0_fu_184 <= imgblock_V_0_2_12_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_0_0_fu_184 <= imgblock_V_0_2_fu_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_0_1_fu_188 <= imgblock_V_0_3_1_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_0_1_fu_188 <= imgblock_V_0_4_1_fu_228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_0_2_fu_224 <= imgblock_V_0_4;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_0_2_fu_224 <= ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_0_4_1_fu_228 <= imgblock_V_0_5;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_0_4_1_fu_228 <= ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_1_0_fu_192 <= imgblock_V_1_2_16_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_1_0_fu_192 <= imgblock_V_1_2_fu_232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_1_1_fu_196 <= imgblock_V_1_3_1_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_1_1_fu_196 <= imgblock_V_1_4_1_fu_236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_1_2_fu_232 <= imgblock_V_1_4;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_1_2_fu_232 <= ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_1_4_1_fu_236 <= imgblock_V_1_5;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_1_4_1_fu_236 <= ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_2_0_fu_200 <= imgblock_V_2_2_110_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_2_0_fu_200 <= imgblock_V_2_2_fu_240;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_2_1_fu_204 <= imgblock_V_2_3_1_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_2_1_fu_204 <= imgblock_V_2_4_1_fu_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_2_2_fu_240 <= imgblock_V_2_4;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_2_2_fu_240 <= ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_2_4_1_fu_244 <= imgblock_V_2_5;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_2_4_1_fu_244 <= ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_3_0_fu_208 <= imgblock_V_3_2_114_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_3_0_fu_208 <= imgblock_V_3_2_fu_248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_3_1_fu_212 <= imgblock_V_3_3_1_reload;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_3_1_fu_212 <= imgblock_V_3_4_1_fu_252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_3_2_fu_248 <= imgblock_V_3_4;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_3_2_fu_248 <= ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_3_4_1_fu_252 <= imgblock_V_3_5;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_3_4_1_fu_252 <= ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_4_0_fu_220 <= imgblock_V_4_2_018;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_4_0_fu_220 <= imgblock_V_4_2_reg_2032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            imgblock_V_4_1_fu_216 <= imgblock_V_4_3_017;
        end else if (((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            imgblock_V_4_1_fu_216 <= imgblock_V_4_3_reg_2042;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln344_fu_1110_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            j_2_fu_176 <= add_ln344_fu_1116_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_2_fu_176 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln344_reg_2004 <= icmp_ln344_fu_1110_p2;
        icmp_ln344_reg_2004_pp0_iter1_reg <= icmp_ln344_reg_2004;
        j_reg_1999 <= ap_sig_allocacmp_j;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln344_reg_2004_pp0_iter2_reg <= icmp_ln344_reg_2004_pp0_iter1_reg;
        icmp_ln344_reg_2004_pp0_iter3_reg <= icmp_ln344_reg_2004_pp0_iter2_reg;
        icmp_ln344_reg_2004_pp0_iter4_reg <= icmp_ln344_reg_2004_pp0_iter3_reg;
        icmp_ln344_reg_2004_pp0_iter5_reg <= icmp_ln344_reg_2004_pp0_iter4_reg;
        imgblock_V_2_2_1_reg_2124 <= imgblock_V_2_2_fu_240;
        imgblock_V_2_2_1_reg_2124_pp0_iter3_reg <= imgblock_V_2_2_1_reg_2124;
        imgblock_V_2_2_1_reg_2124_pp0_iter4_reg <= imgblock_V_2_2_1_reg_2124_pp0_iter3_reg;
        imgblock_V_2_2_1_reg_2124_pp0_iter5_reg <= imgblock_V_2_2_1_reg_2124_pp0_iter4_reg;
        imgblock_V_2_3_reg_2133 <= imgblock_V_2_4_1_fu_244;
        imgblock_V_2_3_reg_2133_pp0_iter3_reg <= imgblock_V_2_3_reg_2133;
        imgblock_V_2_3_reg_2133_pp0_iter4_reg <= imgblock_V_2_3_reg_2133_pp0_iter3_reg;
        imgblock_V_2_3_reg_2133_pp0_iter5_reg <= imgblock_V_2_3_reg_2133_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln344_fu_1110_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln373_reg_2008 <= icmp_ln373_fu_1122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgblock_V_4_2_reg_2032 <= imgblock_V_4_2_fu_1165_p1;
        imgblock_V_4_3_reg_2042 <= {{ap_phi_mux_tmp_V_2_phi_fu_605_p4[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln12 == 1'd1) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (trunc_ln12 == 1'd0) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd0)))) begin
        reg_979 <= grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return;
        reg_985 <= grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return;
        reg_991 <= grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return;
        reg_997 <= grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return;
    end
end

always @ (*) begin
    if (((icmp_ln344_fu_1110_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln344_reg_2004_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_b_5_0_phi_fu_758_p4 = reg_991;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_b_5_0_phi_fu_758_p4 = reg_979;
        end else begin
            ap_phi_mux_b_5_0_phi_fu_758_p4 = ap_phi_reg_pp0_iter6_b_5_0_reg_755;
        end
    end else begin
        ap_phi_mux_b_5_0_phi_fu_758_p4 = ap_phi_reg_pp0_iter6_b_5_0_reg_755;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_b_5_1_phi_fu_785_p4 = zext_ln124_1_fu_1660_p1;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_b_5_1_phi_fu_785_p4 = reg_997;
        end else begin
            ap_phi_mux_b_5_1_phi_fu_785_p4 = ap_phi_reg_pp0_iter6_b_5_1_reg_782;
        end
    end else begin
        ap_phi_mux_b_5_1_phi_fu_785_p4 = ap_phi_reg_pp0_iter6_b_5_1_reg_782;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_g_4_0_phi_fu_749_p4 = zext_ln124_fu_1571_p1;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_g_4_0_phi_fu_749_p4 = reg_985;
        end else begin
            ap_phi_mux_g_4_0_phi_fu_749_p4 = ap_phi_reg_pp0_iter6_g_4_0_reg_746;
        end
    end else begin
        ap_phi_mux_g_4_0_phi_fu_749_p4 = ap_phi_reg_pp0_iter6_g_4_0_reg_746;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_g_4_1_phi_fu_776_p4 = reg_985;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_g_4_1_phi_fu_776_p4 = zext_ln124_1_fu_1660_p1;
        end else begin
            ap_phi_mux_g_4_1_phi_fu_776_p4 = ap_phi_reg_pp0_iter6_g_4_1_reg_773;
        end
    end else begin
        ap_phi_mux_g_4_1_phi_fu_776_p4 = ap_phi_reg_pp0_iter6_g_4_1_reg_773;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_r_9_0_phi_fu_740_p4 = reg_997;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_r_9_0_phi_fu_740_p4 = zext_ln124_fu_1571_p1;
        end else begin
            ap_phi_mux_r_9_0_phi_fu_740_p4 = ap_phi_reg_pp0_iter6_r_9_0_reg_737;
        end
    end else begin
        ap_phi_mux_r_9_0_phi_fu_740_p4 = ap_phi_reg_pp0_iter6_r_9_0_reg_737;
    end
end

always @ (*) begin
    if ((icmp_ln344_reg_2004_pp0_iter5_reg == 1'd0)) begin
        if ((trunc_ln12 == 1'd1)) begin
            ap_phi_mux_r_9_1_phi_fu_767_p4 = reg_979;
        end else if ((trunc_ln12 == 1'd0)) begin
            ap_phi_mux_r_9_1_phi_fu_767_p4 = reg_991;
        end else begin
            ap_phi_mux_r_9_1_phi_fu_767_p4 = ap_phi_reg_pp0_iter6_r_9_1_reg_764;
        end
    end else begin
        ap_phi_mux_r_9_1_phi_fu_767_p4 = ap_phi_reg_pp0_iter6_r_9_1_reg_764;
    end
end

always @ (*) begin
    if (((cmp123 == 1'd1) & (icmp_ln344_reg_2004 == 1'd0))) begin
        ap_phi_mux_tmp_V_2_phi_fu_605_p4 = gain_out_4197_dout;
    end else begin
        ap_phi_mux_tmp_V_2_phi_fu_605_p4 = ap_phi_reg_pp0_iter1_tmp_V_2_reg_601;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_bram_read_count_load = 12'd1;
    end else begin
        ap_sig_allocacmp_bram_read_count_load = bram_read_count_fu_180;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_bram_read_count_load_1 = 12'd1;
    end else begin
        ap_sig_allocacmp_bram_read_count_load_1 = bram_read_count_fu_180;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 11'd0;
    end else begin
        ap_sig_allocacmp_j = j_2_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        demosaic_out_4198_blk_n = demosaic_out_4198_full_n;
    end else begin
        demosaic_out_4198_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        demosaic_out_4198_write = 1'b1;
    end else begin
        demosaic_out_4198_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op113_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gain_out_4197_blk_n = gain_out_4197_empty_n;
    end else begin
        gain_out_4197_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op113_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gain_out_4197_read = 1'b1;
    end else begin
        gain_out_4197_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp176) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce = 1'b1;
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r = 1'd1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r = 1'd0;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read = imgblock_V_0_0_load_2_load_fu_1413_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read = imgblock_V_0_0_fu_184;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 = imgblock_V_0_1_load_2_load_fu_1420_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 = imgblock_V_0_1_fu_188;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 = imgblock_V_2_0_load_2_load_fu_1441_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 = imgblock_V_2_0_fu_200;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 = imgblock_V_2_1_load_2_load_fu_1448_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 = imgblock_V_2_1_fu_204;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 = imgblock_V_3_0_load_2_load_fu_1455_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 = imgblock_V_3_0_fu_208;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 = imgblock_V_3_1_load_2_load_fu_1462_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 = imgblock_V_3_1_fu_212;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 = imgblock_V_4_0_load_2_load_fu_1476_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 = imgblock_V_4_0_fu_220;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 = imgblock_V_4_1_load_2_load_fu_1469_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 = imgblock_V_4_1_fu_216;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 = imgblock_V_1_0_load_2_load_fu_1427_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 = imgblock_V_1_0_fu_192;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op191_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 = imgblock_V_1_1_load_2_load_fu_1434_p1;
        end else if ((ap_predicate_op176_call_state3 == 1'b1)) begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 = imgblock_V_1_1_fu_196;
        end else begin
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 = 'bx;
        end
    end else begin
        grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp175) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce = 1'b1;
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r = 1'd1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r = 1'd0;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read = imgblock_V_0_0_load_2_load_fu_1413_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read = imgblock_V_0_0_fu_184;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 = imgblock_V_0_1_load_2_load_fu_1420_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 = imgblock_V_0_1_fu_188;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 = imgblock_V_2_0_load_2_load_fu_1441_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 = imgblock_V_2_0_fu_200;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 = imgblock_V_2_1_load_2_load_fu_1448_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 = imgblock_V_2_1_fu_204;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 = imgblock_V_3_0_load_2_load_fu_1455_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 = imgblock_V_3_0_fu_208;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 = imgblock_V_3_1_load_2_load_fu_1462_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 = imgblock_V_3_1_fu_212;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 = imgblock_V_4_0_load_2_load_fu_1476_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 = imgblock_V_4_0_fu_220;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 = imgblock_V_4_1_load_2_load_fu_1469_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 = imgblock_V_4_1_fu_216;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 = imgblock_V_1_0_load_2_load_fu_1427_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 = imgblock_V_1_0_fu_192;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op192_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 = imgblock_V_1_1_load_2_load_fu_1434_p1;
        end else if ((ap_predicate_op175_call_state3 == 1'b1)) begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 = imgblock_V_1_1_fu_196;
        end else begin
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 = 'bx;
        end
    end else begin
        grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp178) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce = 1'b1;
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset = 1'd1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset = 1'd0;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read = imgblock_V_0_0_load_2_load_fu_1413_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read = imgblock_V_0_0_fu_184;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 = imgblock_V_0_1_load_2_load_fu_1420_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 = imgblock_V_0_1_fu_188;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 = imgblock_V_2_0_load_2_load_fu_1441_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 = imgblock_V_2_0_fu_200;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 = imgblock_V_2_1_load_2_load_fu_1448_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 = imgblock_V_2_1_fu_204;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 = imgblock_V_3_0_load_2_load_fu_1455_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 = imgblock_V_3_0_fu_208;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 = imgblock_V_3_1_load_2_load_fu_1462_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 = imgblock_V_3_1_fu_212;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 = imgblock_V_4_0_load_2_load_fu_1476_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 = imgblock_V_4_0_fu_220;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 = imgblock_V_4_1_load_2_load_fu_1469_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 = imgblock_V_4_1_fu_216;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 = imgblock_V_1_0_load_2_load_fu_1427_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 = imgblock_V_1_0_fu_192;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op189_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 = imgblock_V_1_1_load_2_load_fu_1434_p1;
        end else if ((ap_predicate_op178_call_state3 == 1'b1)) begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 = imgblock_V_1_1_fu_196;
        end else begin
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 = 'bx;
        end
    end else begin
        grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp177) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce = 1'b1;
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset = 1'd1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset = 1'd0;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read = imgblock_V_0_0_load_2_load_fu_1413_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read = imgblock_V_0_0_fu_184;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 = imgblock_V_0_1_load_2_load_fu_1420_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 = imgblock_V_0_1_fu_188;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 = imgblock_V_2_0_load_2_load_fu_1441_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 = imgblock_V_2_0_fu_200;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 = imgblock_V_2_1_load_2_load_fu_1448_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 = imgblock_V_2_1_fu_204;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 = imgblock_V_3_0_load_2_load_fu_1455_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 = imgblock_V_3_0_fu_208;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 = imgblock_V_3_1_load_2_load_fu_1462_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 = imgblock_V_3_1_fu_212;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 = imgblock_V_4_0_load_2_load_fu_1476_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 = imgblock_V_4_0_fu_220;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 = imgblock_V_4_1_load_2_load_fu_1469_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 = imgblock_V_4_1_fu_216;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 = imgblock_V_1_0_load_2_load_fu_1427_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 = imgblock_V_1_0_fu_192;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op190_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 = imgblock_V_1_1_load_2_load_fu_1434_p1;
        end else if ((ap_predicate_op177_call_state3 == 1'b1)) begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 = imgblock_V_1_1_fu_196;
        end else begin
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 = 'bx;
        end
    end else begin
        grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_0_0_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_0_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_0_1_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_0_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_1_0_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_1_1_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_2_0_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_2_1_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_3_0_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_3_1_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_3_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_4_0_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004_pp0_iter4_reg == 1'd1))) begin
        imgblock_V_4_1_out_ap_vld = 1'b1;
    end else begin
        imgblock_V_4_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_0_ce0 = 1'b1;
    end else begin
        linebuffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_0_ce1 = 1'b1;
    end else begin
        linebuffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_0_we0 = 1'b1;
    end else begin
        linebuffer_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_1_ce0 = 1'b1;
    end else begin
        linebuffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_1_ce1 = 1'b1;
    end else begin
        linebuffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_1_we0 = 1'b1;
    end else begin
        linebuffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_2_ce0 = 1'b1;
    end else begin
        linebuffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_2_ce1 = 1'b1;
    end else begin
        linebuffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_2_we0 = 1'b1;
    end else begin
        linebuffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_3_ce0 = 1'b1;
    end else begin
        linebuffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_3_ce1 = 1'b1;
    end else begin
        linebuffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuffer_V_3_we0 = 1'b1;
    end else begin
        linebuffer_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln344_fu_1116_p2 = (ap_sig_allocacmp_j + 11'd1);

assign add_ln406_fu_1142_p2 = (ap_sig_allocacmp_bram_read_count_load + 12'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp175 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp176 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp177 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp178 = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((demosaic_out_4198_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call0 = ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call1 = ((ap_predicate_op113_read_state2 == 1'b1) & (gain_out_4197_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (demosaic_out_4198_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6_ignore_call0 = (demosaic_out_4198_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6_ignore_call1 = (demosaic_out_4198_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_852 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_857 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_100 = (ap_predicate_op100_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_123 = (ap_predicate_op123_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_139 = (ap_predicate_op139_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_141 = (ap_predicate_op141_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_143 = (ap_predicate_op143_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_145 = (ap_predicate_op145_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_98 = (ap_predicate_op98_load_state1 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_V_2_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter6_b_5_0_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter6_b_5_1_reg_782 = 'bx;

assign ap_phi_reg_pp0_iter6_g_4_0_reg_746 = 'bx;

assign ap_phi_reg_pp0_iter6_g_4_1_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter6_r_9_0_reg_737 = 'bx;

assign ap_phi_reg_pp0_iter6_r_9_1_reg_764 = 'bx;

always @ (*) begin
    ap_predicate_op100_load_state1 = ((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op102_load_state1 = ((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_load_state1 = ((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op113_read_state2 = ((cmp123 == 1'd1) & (icmp_ln344_reg_2004 == 1'd0));
end

always @ (*) begin
    ap_predicate_op122_load_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1));
end

always @ (*) begin
    ap_predicate_op123_load_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1));
end

always @ (*) begin
    ap_predicate_op124_load_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_load_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (icmp_ln373_reg_2008 == 1'd1));
end

always @ (*) begin
    ap_predicate_op139_store_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd2));
end

always @ (*) begin
    ap_predicate_op141_store_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd1));
end

always @ (*) begin
    ap_predicate_op143_store_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd0));
end

always @ (*) begin
    ap_predicate_op145_store_state2 = ((icmp_ln344_reg_2004 == 1'd0) & (trunc_ln13 == 2'd3));
end

always @ (*) begin
    ap_predicate_op175_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd0));
end

always @ (*) begin
    ap_predicate_op176_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd0));
end

always @ (*) begin
    ap_predicate_op177_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd1));
end

always @ (*) begin
    ap_predicate_op189_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd0));
end

always @ (*) begin
    ap_predicate_op191_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd1));
end

always @ (*) begin
    ap_predicate_op192_call_state3 = ((icmp_ln344_reg_2004_pp0_iter1_reg == 1'd0) & (trunc_ln12 == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_load_state1 = ((icmp_ln344_fu_1110_p2 == 1'd0) & (icmp_ln373_fu_1122_p2 == 1'd1));
end

assign cmp123_read_read_fu_280_p2 = cmp123;

assign demosaic_out_4198_din = {{{{{{select_ln315_10_fu_1741_p3}, {select_ln315_9_fu_1713_p3}}, {select_ln315_1_fu_1685_p3}}, {select_ln315_8_fu_1652_p3}}, {select_ln315_7_fu_1624_p3}}, {select_ln315_fu_1596_p3}};

assign icmp_ln344_fu_1110_p2 = ((ap_sig_allocacmp_j == tmp_7) ? 1'b1 : 1'b0);

assign icmp_ln373_fu_1122_p2 = (($signed(zext_ln344_1_fu_1106_p1) < $signed(sub157)) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_1614_p2 = ((tmp_69_fu_1604_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_1642_p2 = ((tmp_70_fu_1632_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_1675_p2 = ((tmp_71_fu_1665_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_1703_p2 = ((tmp_72_fu_1693_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_1731_p2 = ((tmp_73_fu_1721_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1586_p2 = ((tmp_68_fu_1576_p4 != 3'd0) ? 1'b1 : 1'b0);

assign imgblock_V_0_0_load_2_load_fu_1413_p1 = imgblock_V_0_0_fu_184;

assign imgblock_V_0_0_out = imgblock_V_0_0_fu_184;

assign imgblock_V_0_1_load_2_load_fu_1420_p1 = imgblock_V_0_1_fu_188;

assign imgblock_V_0_1_out = imgblock_V_0_1_fu_188;

assign imgblock_V_0_4_3_fu_1231_p1 = packed_read1_V_fu_1179_p6[15:0];

assign imgblock_V_1_0_load_2_load_fu_1427_p1 = imgblock_V_1_0_fu_192;

assign imgblock_V_1_0_out = imgblock_V_1_0_fu_192;

assign imgblock_V_1_1_load_2_load_fu_1434_p1 = imgblock_V_1_1_fu_196;

assign imgblock_V_1_1_out = imgblock_V_1_1_fu_196;

assign imgblock_V_1_4_3_fu_1235_p1 = packed_read2_V_fu_1192_p6[15:0];

assign imgblock_V_2_0_load_2_load_fu_1441_p1 = imgblock_V_2_0_fu_200;

assign imgblock_V_2_0_out = imgblock_V_2_0_fu_200;

assign imgblock_V_2_1_load_2_load_fu_1448_p1 = imgblock_V_2_1_fu_204;

assign imgblock_V_2_1_out = imgblock_V_2_1_fu_204;

assign imgblock_V_2_4_3_fu_1239_p1 = packed_read3_V_fu_1205_p6[15:0];

assign imgblock_V_3_0_load_2_load_fu_1455_p1 = imgblock_V_3_0_fu_208;

assign imgblock_V_3_0_out = imgblock_V_3_0_fu_208;

assign imgblock_V_3_1_load_2_load_fu_1462_p1 = imgblock_V_3_1_fu_212;

assign imgblock_V_3_1_out = imgblock_V_3_1_fu_212;

assign imgblock_V_3_4_3_fu_1243_p1 = packed_read4_V_fu_1218_p6[15:0];

assign imgblock_V_4_0_load_2_load_fu_1476_p1 = imgblock_V_4_0_fu_220;

assign imgblock_V_4_0_out = imgblock_V_4_0_fu_220;

assign imgblock_V_4_1_load_2_load_fu_1469_p1 = imgblock_V_4_1_fu_216;

assign imgblock_V_4_1_out = imgblock_V_4_1_fu_216;

assign imgblock_V_4_2_fu_1165_p1 = ap_phi_mux_tmp_V_2_phi_fu_605_p4[15:0];

assign linebuffer_V_0_address0 = zext_ln344_fu_1158_p1;

assign linebuffer_V_0_address1 = zext_ln344_2_fu_1131_p1;

assign linebuffer_V_0_d0 = ap_phi_mux_tmp_V_2_phi_fu_605_p4;

assign linebuffer_V_1_address0 = zext_ln344_fu_1158_p1;

assign linebuffer_V_1_address1 = zext_ln344_2_fu_1131_p1;

assign linebuffer_V_1_d0 = ap_phi_mux_tmp_V_2_phi_fu_605_p4;

assign linebuffer_V_2_address0 = zext_ln344_fu_1158_p1;

assign linebuffer_V_2_address1 = zext_ln344_2_fu_1131_p1;

assign linebuffer_V_2_d0 = ap_phi_mux_tmp_V_2_phi_fu_605_p4;

assign linebuffer_V_3_address0 = zext_ln344_fu_1158_p1;

assign linebuffer_V_3_address1 = zext_ln344_2_fu_1131_p1;

assign linebuffer_V_3_d0 = ap_phi_mux_tmp_V_2_phi_fu_605_p4;

assign select_ln315_10_fu_1741_p3 = ((icmp_ln49_5_fu_1731_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_10_fu_1737_p1);

assign select_ln315_1_fu_1685_p3 = ((icmp_ln49_3_fu_1675_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_8_fu_1681_p1);

assign select_ln315_7_fu_1624_p3 = ((icmp_ln49_1_fu_1614_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_6_fu_1620_p1);

assign select_ln315_8_fu_1652_p3 = ((icmp_ln49_2_fu_1642_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_7_fu_1648_p1);

assign select_ln315_9_fu_1713_p3 = ((icmp_ln49_4_fu_1703_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_9_fu_1709_p1);

assign select_ln315_fu_1596_p3 = ((icmp_ln49_fu_1586_p2[0:0] == 1'b1) ? 16'd65535 : trunc_ln315_fu_1592_p1);

assign tmp_68_fu_1576_p4 = {{ap_phi_mux_b_5_0_phi_fu_758_p4[18:16]}};

assign tmp_69_fu_1604_p4 = {{ap_phi_mux_g_4_0_phi_fu_749_p4[18:16]}};

assign tmp_70_fu_1632_p4 = {{ap_phi_mux_r_9_0_phi_fu_740_p4[18:16]}};

assign tmp_71_fu_1665_p4 = {{ap_phi_mux_b_5_1_phi_fu_785_p4[18:16]}};

assign tmp_72_fu_1693_p4 = {{ap_phi_mux_g_4_1_phi_fu_776_p4[18:16]}};

assign tmp_73_fu_1721_p4 = {{ap_phi_mux_r_9_1_phi_fu_767_p4[18:16]}};

assign trunc_ln315_10_fu_1737_p1 = ap_phi_mux_r_9_1_phi_fu_767_p4[15:0];

assign trunc_ln315_6_fu_1620_p1 = ap_phi_mux_g_4_0_phi_fu_749_p4[15:0];

assign trunc_ln315_7_fu_1648_p1 = ap_phi_mux_r_9_0_phi_fu_740_p4[15:0];

assign trunc_ln315_8_fu_1681_p1 = ap_phi_mux_b_5_1_phi_fu_785_p4[15:0];

assign trunc_ln315_9_fu_1709_p1 = ap_phi_mux_g_4_1_phi_fu_776_p4[15:0];

assign trunc_ln315_fu_1592_p1 = ap_phi_mux_b_5_0_phi_fu_758_p4[15:0];

assign zext_ln124_1_fu_1660_p1 = imgblock_V_2_3_reg_2133_pp0_iter5_reg;

assign zext_ln124_fu_1571_p1 = imgblock_V_2_2_1_reg_2124_pp0_iter5_reg;

assign zext_ln344_1_fu_1106_p1 = ap_sig_allocacmp_j;

assign zext_ln344_2_fu_1131_p1 = ap_sig_allocacmp_bram_read_count_load_1;

assign zext_ln344_fu_1158_p1 = j_reg_1999;

endmodule //ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop
