Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 15:56:13 2018
| Host         : DESKTOP-UBGEV9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.550        0.000                      0                  258        0.266        0.000                      0                  258        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       25.550        0.000                      0                  258        0.266        0.000                      0                  258       19.500        0.000                       0                   102  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.550ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.411ns  (logic 4.616ns (32.030%)  route 9.795ns (67.969%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.569    -0.943    vga1/CLK
    SLICE_X9Y46          FDRE                                         r  vga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  vga1/vcount_reg[3]/Q
                         net (fo=33, routed)          1.446     0.960    vga1/kleurregeling1/vcount_reg[9][3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124     1.084 r  vga1/kleurregeling1/green7_carry__1_i_9/O
                         net (fo=10, routed)          1.233     2.317    vga1/kleurregeling1/green7_carry__1_i_9_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I2_O)        0.124     2.441 r  vga1/kleurregeling1/green7_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.441    vga1/kleurregeling1/green7_carry__1_i_7_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.081 r  vga1/kleurregeling1/green7_carry__1/O[3]
                         net (fo=5, routed)           0.976     4.057    vga1/kleurregeling1/C[11]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.306     4.363 r  vga1/kleurregeling1/green6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     4.363    vga1/kleurregeling1/green6_carry__1_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.764 r  vga1/kleurregeling1/green6_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.764    vga1/kleurregeling1/green6_carry__1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.992 r  vga1/kleurregeling1/green6_carry__2/CO[2]
                         net (fo=35, routed)          1.219     6.211    vga1/kleurregeling1/green6_carry__2_n_1
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.714     6.925 r  vga1/kleurregeling1/green6_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.925    vga1/kleurregeling1/green6_inferred__0/i__carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  vga1/kleurregeling1/green6_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.039    vga1/kleurregeling1/green6_inferred__0/i__carry__5_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.373 f  vga1/kleurregeling1/green6_inferred__0/i__carry__6/O[1]
                         net (fo=4, routed)           1.282     8.655    vga1/kleurregeling1/green6[30]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.303     8.958 r  vga1/kleurregeling1/green5_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.958    vga1/kleurregeling1/green5_carry__2_i_5_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.334 r  vga1/kleurregeling1/green5_carry__2/CO[3]
                         net (fo=15, routed)          1.161    10.495    vga1/kleurregeling1/green5
    SLICE_X6Y53          LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  vga1/kleurregeling1/green[3]_i_39/O
                         net (fo=1, routed)           0.897    11.516    vga1/kleurregeling1/green[3]_i_39_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.640 f  vga1/kleurregeling1/green[3]_i_13/O
                         net (fo=1, routed)           0.775    12.415    vga1/kleurregeling1/green[3]_i_13_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.539 r  vga1/kleurregeling1/green[3]_i_3/O
                         net (fo=1, routed)           0.806    13.345    vga1/kleurregeling1/green[3]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.469 r  vga1/kleurregeling1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    13.469    vga1/kleurregeling1/green[3]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  vga1/kleurregeling1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    38.524    vga1/kleurregeling1/CLK
    SLICE_X3Y45          FDRE                                         r  vga1/kleurregeling1/green_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.029    39.019    vga1/kleurregeling1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                 25.550    

Slack (MET) :             31.832ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.809ns (22.372%)  route 6.277ns (77.628%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[1]/Q
                         net (fo=112, routed)         2.065     1.641    vga1/kleurregeling1/place1_reg[1]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.116     1.757 r  vga1/kleurregeling1/red[3]_i_138/O
                         net (fo=1, routed)           0.832     2.588    vga1/kleurregeling1/red[3]_i_138_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.328     2.916 r  vga1/kleurregeling1/red[3]_i_62/O
                         net (fo=1, routed)           0.666     3.583    vga1/kleurregeling1/red[3]_i_62_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.707 r  vga1/kleurregeling1/red[3]_i_30/O
                         net (fo=1, routed)           0.000     3.707    vga1/kleurregeling1/red[3]_i_30_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I0_O)      0.212     3.919 r  vga1/kleurregeling1/red_reg[3]_i_15/O
                         net (fo=2, routed)           1.265     5.183    vga1/kleurregeling1/red_reg[3]_i_15_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I1_O)        0.299     5.482 r  vga1/kleurregeling1/red[3]_i_5/O
                         net (fo=1, routed)           0.673     6.155    vga1/kleurregeling1/red[3]_i_5_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  vga1/kleurregeling1/red[3]_i_2/O
                         net (fo=1, routed)           0.776     7.055    vga1/kleurregeling1/red[3]_i_2_n_0
    SLICE_X3Y43          LUT4 (Prop_lut4_I0_O)        0.150     7.205 r  vga1/kleurregeling1/red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.205    vga1/kleurregeling1/red[3]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  vga1/kleurregeling1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    38.524    vga1/kleurregeling1/CLK
    SLICE_X3Y43          FDRE                                         r  vga1/kleurregeling1/red_reg[3]/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.047    39.037    vga1/kleurregeling1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.037    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 31.832    

Slack (MET) :             32.666ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.129ns (30.238%)  route 4.912ns (69.762%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.443     6.160    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.511    38.516    vga1/kleurregeling1/CLK
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[0]/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.098    38.995    
    SLICE_X6Y34          FDSE (Setup_fdse_C_CE)      -0.169    38.826    vga1/kleurregeling1/place2_reg[0]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 32.666    

Slack (MET) :             32.666ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.129ns (30.238%)  route 4.912ns (69.762%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.443     6.160    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.511    38.516    vga1/kleurregeling1/CLK
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[1]/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.098    38.995    
    SLICE_X6Y34          FDSE (Setup_fdse_C_CE)      -0.169    38.826    vga1/kleurregeling1/place2_reg[1]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 32.666    

Slack (MET) :             32.666ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.129ns (30.238%)  route 4.912ns (69.762%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.443     6.160    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.511    38.516    vga1/kleurregeling1/CLK
    SLICE_X6Y34          FDSE                                         r  vga1/kleurregeling1/place2_reg[2]/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.098    38.995    
    SLICE_X6Y34          FDSE (Setup_fdse_C_CE)      -0.169    38.826    vga1/kleurregeling1/place2_reg[2]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 32.666    

Slack (MET) :             32.666ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.129ns (30.238%)  route 4.912ns (69.762%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.443     6.160    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  vga1/kleurregeling1/place2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.511    38.516    vga1/kleurregeling1/CLK
    SLICE_X6Y34          FDRE                                         r  vga1/kleurregeling1/place2_reg[3]/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.098    38.995    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    38.826    vga1/kleurregeling1/place2_reg[3]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 32.666    

Slack (MET) :             32.808ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.129ns (30.857%)  route 4.771ns (69.143%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.302     6.019    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.512    38.517    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[10]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga1/kleurregeling1/place2_reg[10]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.808    

Slack (MET) :             32.808ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.129ns (30.857%)  route 4.771ns (69.143%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.302     6.019    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.512    38.517    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[11]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga1/kleurregeling1/place2_reg[11]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.808    

Slack (MET) :             32.808ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.129ns (30.857%)  route 4.771ns (69.143%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.302     6.019    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.512    38.517    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[8]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga1/kleurregeling1/place2_reg[8]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.808    

Slack (MET) :             32.808ns  (required time - arrival time)
  Source:                 vga1/kleurregeling1/place1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.129ns (30.857%)  route 4.771ns (69.143%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631    -0.881    vga1/kleurregeling1/CLK
    SLICE_X4Y37          FDSE                                         r  vga1/kleurregeling1/place1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  vga1/kleurregeling1/place1_reg[3]/Q
                         net (fo=101, routed)         1.822     1.398    vga1/kleurregeling1/place1_reg[3]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     1.522 r  vga1/kleurregeling1/red5_carry_i_8/O
                         net (fo=1, routed)           0.000     1.522    vga1/kleurregeling1/red5_carry_i_8_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.054 r  vga1/kleurregeling1/red5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.054    vga1/kleurregeling1/red5_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.168 r  vga1/kleurregeling1/red5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.168    vga1/kleurregeling1/red5_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.282 r  vga1/kleurregeling1/red5_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.282    vga1/kleurregeling1/red5_carry__1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.510 f  vga1/kleurregeling1/red5_carry__2/CO[2]
                         net (fo=1, routed)           0.794     3.304    vga1/kleurregeling1/red576_in
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.313     3.617 r  vga1/kleurregeling1/place1[0]_i_7/O
                         net (fo=1, routed)           0.306     3.923    vga1/kleurregeling1/place1[0]_i_7_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.124     4.047 f  vga1/kleurregeling1/place1[0]_i_2/O
                         net (fo=36, routed)          0.546     4.593    vga1/kleurregeling1/red177_out
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     4.717 r  vga1/kleurregeling1/place2[0]_i_1/O
                         net (fo=32, routed)          1.302     6.019    vga1/kleurregeling1/place2[0]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    40.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         1.512    38.517    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[9]/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X6Y36          FDRE (Setup_fdre_C_CE)      -0.169    38.827    vga1/kleurregeling1/place2_reg[9]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 32.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.490%)  route 0.131ns (36.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.567    -0.614    vga1/CLK
    SLICE_X11Y47         FDRE                                         r  vga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  vga1/vcount_reg[1]/Q
                         net (fo=37, routed)          0.131    -0.356    vga1/vcount_reg__0[1]
    SLICE_X11Y47         LUT6 (Prop_lut6_I1_O)        0.099    -0.257 r  vga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    vga1/plusOp__0[5]
    SLICE_X11Y47         FDRE                                         r  vga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.837    -0.853    vga1/CLK
    SLICE_X11Y47         FDRE                                         r  vga1/vcount_reg[5]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.092    -0.522    vga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.230%)  route 0.149ns (37.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566    -0.615    vga1/CLK
    SLICE_X8Y46          FDRE                                         r  vga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga1/hcount_reg[4]/Q
                         net (fo=41, routed)          0.149    -0.318    vga1/hcount_reg_n_0_[4]
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.098    -0.220 r  vga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga1/plusOp[5]
    SLICE_X8Y46          FDRE                                         r  vga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.836    -0.854    vga1/CLK
    SLICE_X8Y46          FDRE                                         r  vga1/hcount_reg[5]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.121    -0.494    vga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566    -0.615    vga1/CLK
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga1/hcount_reg[0]/Q
                         net (fo=21, routed)          0.199    -0.253    vga1/hcount_reg__0[0]
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.210 r  vga1/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga1/plusOp[2]
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.836    -0.854    vga1/CLK
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[2]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.131    -0.484    vga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566    -0.615    vga1/CLK
    SLICE_X11Y45         FDRE                                         r  vga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga1/hcount_reg[6]/Q
                         net (fo=41, routed)          0.181    -0.294    vga1/hcount_reg__0[6]
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  vga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    vga1/plusOp[6]
    SLICE_X11Y45         FDRE                                         r  vga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.836    -0.854    vga1/CLK
    SLICE_X11Y45         FDRE                                         r  vga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.091    -0.524    vga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.567    -0.614    vga1/CLK
    SLICE_X9Y47          FDRE                                         r  vga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga1/vcount_reg[2]/Q
                         net (fo=36, routed)          0.203    -0.270    vga1/vcount_reg__0[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.042    -0.228 r  vga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga1/plusOp__0[4]
    SLICE_X9Y47          FDRE                                         r  vga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.837    -0.853    vga1/CLK
    SLICE_X9Y47          FDRE                                         r  vga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.107    -0.507    vga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566    -0.615    vga1/CLK
    SLICE_X11Y45         FDRE                                         r  vga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga1/hcount_reg[6]/Q
                         net (fo=41, routed)          0.204    -0.270    vga1/hcount_reg__0[6]
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.045    -0.225 r  vga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vga1/plusOp[7]
    SLICE_X11Y43         FDRE                                         r  vga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.836    -0.854    vga1/CLK
    SLICE_X11Y43         FDRE                                         r  vga1/hcount_reg[7]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092    -0.507    vga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566    -0.615    vga1/CLK
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  vga1/hcount_reg[0]/Q
                         net (fo=21, routed)          0.199    -0.253    vga1/hcount_reg__0[0]
    SLICE_X10Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  vga1/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga1/hcount[0]_i_1_n_0
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.836    -0.854    vga1/CLK
    SLICE_X10Y46         FDRE                                         r  vga1/hcount_reg[0]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.120    -0.495    vga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga1/kleurregeling1/place2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590    -0.591    vga1/kleurregeling1/CLK
    SLICE_X6Y37          FDRE                                         r  vga1/kleurregeling1/place2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.427 f  vga1/kleurregeling1/place2_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.278    vga1/kleurregeling1/place2_reg[15]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  vga1/kleurregeling1/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga1/kleurregeling1/i__carry__2_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.169 r  vga1/kleurregeling1/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.169    vga1/kleurregeling1/i_/i_/i__carry__2_n_4
    SLICE_X6Y37          FDRE                                         r  vga1/kleurregeling1/place2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.860    -0.830    vga1/kleurregeling1/CLK
    SLICE_X6Y37          FDRE                                         r  vga1/kleurregeling1/place2_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.134    -0.457    vga1/kleurregeling1/place2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga1/kleurregeling1/place2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.589    -0.592    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  vga1/kleurregeling1/place2_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.279    vga1/kleurregeling1/place2_reg[11]
    SLICE_X6Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.234 r  vga1/kleurregeling1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    vga1/kleurregeling1/i__carry__1_i_1__0_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.170 r  vga1/kleurregeling1/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.170    vga1/kleurregeling1/i_/i_/i__carry__1_n_4
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.859    -0.831    vga1/kleurregeling1/CLK
    SLICE_X6Y36          FDRE                                         r  vga1/kleurregeling1/place2_reg[11]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.134    -0.458    vga1/kleurregeling1/place2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga1/kleurregeling1/place2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/kleurregeling1/place2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.591    -0.590    vga1/kleurregeling1/CLK
    SLICE_X6Y38          FDRE                                         r  vga1/kleurregeling1/place2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.426 f  vga1/kleurregeling1/place2_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.277    vga1/kleurregeling1/place2_reg[19]
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  vga1/kleurregeling1/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga1/kleurregeling1/i__carry__3_i_1_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.168 r  vga1/kleurregeling1/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.168    vga1/kleurregeling1/i_/i_/i__carry__3_n_4
    SLICE_X6Y38          FDRE                                         r  vga1/kleurregeling1/place2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/inst/clkout1_buf/O
                         net (fo=100, routed)         0.862    -0.828    vga1/kleurregeling1/CLK
    SLICE_X6Y38          FDRE                                         r  vga1/kleurregeling1/place2_reg[19]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.134    -0.456    vga1/kleurregeling1/place2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[19]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X4Y37      vga1/kleurregeling1/place1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37      vga1/kleurregeling1/place1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y43      vga1/kleurregeling1/place1_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y43      vga1/kleurregeling1/place1_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y41      vga1/kleurregeling1/place1_reg[19]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X4Y37      vga1/kleurregeling1/place1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      vga1/kleurregeling1/place1_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y43      vga1/kleurregeling1/place1_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y43      vga1/kleurregeling1/place1_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk1/inst/mmcm_adv_inst/CLKFBOUT



