// Seed: 2782004262
module module_0;
  logic [-1  +  1 : 1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_16 = 32'd39,
    parameter id_18 = 32'd98,
    parameter id_20 = 32'd88,
    parameter id_24 = 32'd10,
    parameter id_5  = 32'd93
) (
    input supply0 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 _id_5,
    output tri id_6,
    input wand id_7,
    output uwire id_8,
    output tri1 id_9,
    input wor id_10,
    output wor id_11,
    input wand _id_12,
    output uwire id_13,
    output tri id_14,
    output wor id_15,
    input supply1 _id_16,
    input supply1 id_17,
    input wire _id_18,
    output tri1 id_19,
    input tri0 _id_20,
    input wand id_21,
    output supply0 id_22,
    input tri0 id_23,
    output supply0 _id_24
);
  wire id_26;
  logic [1  -  id_5 : id_20] id_27, id_28, id_29;
  logic [id_24 : id_16] id_30;
  logic id_31;
  ;
  wire [1 'b0 : -1] id_32;
  module_0 modCall_1 ();
  wire [id_16 : id_12] id_33;
  assign id_27[~id_18] = id_26;
  logic ["" : 1] id_34;
  logic id_35;
  ;
  wire  id_36;
  logic id_37;
  ;
endmodule
