[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919706 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919706 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919706 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12938555 heartbeat IPC: 0.9981 cumulative IPC: 0.9981 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21757591 heartbeat IPC: 1.134 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29466316 heartbeat IPC: 1.297 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35376278 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35376278 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35376278
CPU 0 Branch Prediction Accuracy: 94.6% MPKI: 11.99 Average ROB Occupancy at Mispredict: 41.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.199
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331451 HIT:     329903 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331451 HIT:     329903 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 349.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875380 HIT:     831617 MISS:      43763 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711583 HIT:     679024 MISS:      32559 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43646 HIT:      35568 MISS:       8078 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116933 HIT:     116830 MISS:        103 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        195 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4638877 HIT:    4223920 MISS:     414957 MSHR_MERGE:     108367
cpu0->cpu0_L1I LOAD         ACCESS:    4638877 HIT:    4223920 MISS:     414957 MSHR_MERGE:     108367
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.866 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14226256 HIT:   13612444 MISS:     613812 MSHR_MERGE:     161952
cpu0->cpu0_L1D LOAD         ACCESS:    7890461 HIT:    7396325 MISS:     494136 MSHR_MERGE:      89142
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332328 HIT:    6215878 MISS:     116450 MSHR_MERGE:      72802
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4066864 HIT:    3966627 MISS:     100237 MSHR_MERGE:      63163
cpu0->cpu0_ITLB LOAD         ACCESS:    4066864 HIT:    3966627 MISS:     100237 MSHR_MERGE:      63163
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.884 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13486259 HIT:   13107975 MISS:     378284 MSHR_MERGE:      83907
cpu0->cpu0_DTLB LOAD         ACCESS:   13486259 HIT:   13107975 MISS:     378284 MSHR_MERGE:      83907
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.736 cycles
cpu0->LLC TOTAL        ACCESS:      57911 HIT:      45913 MISS:      11998 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32559 HIT:      25056 MISS:       7503 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8078 HIT:       5242 MISS:       2836 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14251 HIT:      14217 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1398 MISS:       1625 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        721
  ROW_BUFFER_MISS:      11242
  AVG DBUS CONGESTED CYCLE: 19.8
Channel 0 WQ ROW_BUFFER_HIT:        266
  ROW_BUFFER_MISS:        876
  FULL:          0
Channel 0 REFRESHES ISSUED:       2948
