User's manual r01uh0896ej0130-rl78g23; Version 1.00; February 20, 2024
RegisterName,RegisterBookmark,RegisterTableCaption,NumberOfAppearance,ModuleInformation,SearchKey
ADM2,12.3.5 A/D converter mode register 2 (ADM2),Figure12-8FormatofA/DConverterModeRegister2(ADM2)(1/2),,,
ADTYP0,12.3.5 A/D converter mode register 2 (ADM2),Figure12-8FormatofA/DConverterModeRegister2(ADM2)(2/2),1,,ADTYP1
ADTYP1,12.3.5 A/D converter mode register 2 (ADM2),Figure12-8FormatofA/DConverterModeRegister2(ADM2)(2/2),1,,
AWC,12.3.5 A/D converter mode register 2 (ADM2),Figure12-8FormatofA/DConverterModeRegister2(ADM2)(2/2),1,,
ADRCK,12.3.5 A/D converter mode register 2 (ADM2),Figure12-8FormatofA/DConverterModeRegister2(ADM2)(2/2),1,,
ADUL,12.3.9 Conversion result comparison upper limit setting register (ADUL),Figure12-13FormatofConversionResultComparisonUpperLimitSettingRegister(ADUL),,,
ADLL,12.3.10 Conversion result comparison lower limit setting register (ADLL),Figure12-14FormatofConversionResultComparisonLowerLimitSettingRegister(ADLL),,,
ADTES,12.3.11 A/D test register (ADTES),Figure12-15FormatofA/DTestRegister(ADTES),,A/D Converter (ADC),
ADTES,27.3.10 Testing of the A/D converter,Figure27-20FormatofA/DTestRegister(ADTES),,Safety Functions,
ADCR0,12.3.6 12-bit/10-bit A/D conversion result register (ADCRn),Figure12-10Formatof12-bit/10-bitA/DConversionResultRegister(ADCRn),,,
ADCR0H,12.3.7 8-bit A/D conversion result register (ADCRnH),Figure12-11Formatof8-bitA/DConversionResultRegister(ADCRnH),,,
ADCR1,12.3.6 12-bit/10-bit A/D conversion result register (ADCRn),Figure12-10Formatof12-bit/10-bitA/DConversionResultRegister(ADCRn),,,
ADCR1H,12.3.7 8-bit A/D conversion result register (ADCRnH),Figure12-11Formatof8-bitA/DConversionResultRegister(ADCRnH),,,
ADCR2,12.3.6 12-bit/10-bit A/D conversion result register (ADCRn),Figure12-10Formatof12-bit/10-bitA/DConversionResultRegister(ADCRn),,,
ADCR2H,12.3.7 8-bit A/D conversion result register (ADCRnH),Figure12-11Formatof8-bitA/DConversionResultRegister(ADCRnH),,,
ADCR3,12.3.6 12-bit/10-bit A/D conversion result register (ADCRn),Figure12-10Formatof12-bit/10-bitA/DConversionResultRegister(ADCRn),,,
ADCR3H,12.3.7 8-bit A/D conversion result register (ADCRnH),Figure12-11Formatof8-bitA/DConversionResultRegister(ADCRnH),,,
PU0,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU1,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU3,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU4,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU5,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU6,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU7,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU8,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU9,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU10,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU11,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU12,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PU14,4.3.3 Pull-up resistor option registers (PUxx),Figure4-3FormatofPull-upResistorOptionRegisters(PUxx),,,
PIM0,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM1,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM3,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM4,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM5,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM7,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM8,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
PIM14,4.3.4 Port input mode registers (PIMxx),Figure4-4FormatofPortInputModeRegisters(PIMxx),,,
POM0,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM1,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM3,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM4,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM5,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM7,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM8,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM9,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM12,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
POM14,4.3.5 Port output mode registers (POMxx),Figure4-5FormatofPortOutputModeRegisters(POMxx),,,
PMCA0,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA1,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA2,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA3,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA10,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA11,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA12,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA14,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
PMCA15,4.3.7 Port mode control A registers (PMCAxx),Figure4-7FormatofPortModeControlARegisters(PMCAxx),,,
NFEN0,15.3.17 Noise filter enable register 0 (NFEN0),Figure15-22FormatofNoiseFilterEnableRegister0(NFEN0),,,
NFEN1,"7.3.16 Noise filter enable registers 1, 2 (NFEN1, NFEN2)","Figure7-26FormatofNoiseFilterEnableRegisters1,2(NFEN1,NFEN2)(1/2)",,,
NFEN2,"7.3.16 Noise filter enable registers 1, 2 (NFEN1, NFEN2)","Figure7-26FormatofNoiseFilterEnableRegisters1,2(NFEN1,NFEN2)(1/2)",,,
ISC,7.3.15 Input switch control register (ISC),Figure7-25FormatofInputSwitchControlRegister(ISC),,Timer Array Unit (TAU),
ISC,15.3.16 Input switch control register (ISC),Figure15-21FormatofInputSwitchControlRegister(ISC),,Serial Array Unit (SAU),
TIS0,7.3.9 Timer input select register 0 (TIS0),Figure7-19FormatofTimerInputSelectRegister0(TIS0),,Timer Array Unit (TAU),
TIS0,27.3.9 Frequency detection,Figure27-18FormatofTimerInputSelectRegister0(TIS0),,Safety Functions,
TIS1,7.3.10 Timer input select register 1 (TIS1),Figure7-20FormatofTimerInputSelectRegister1(TIS1),,,
PIOR,4.3.10 Peripheral I/O redirection register (PIOR),Figure4-10FormatofPeripheralI/ORedirectionRegister(PIOR)(1/2),,,
IAWCTL,27.3.5 RAM guard function,Figure27-12FormatofInvalidMemoryAccessDetectionControlRegister(IAWCTL),,RAM guard function,
IAWCTL,27.3.6 SFR guard function,Figure27-13FormatofInvalidMemoryAccessDetectionControlRegister(IAWCTL),,SFR guard function,
IAWCTL,27.3.7 Illicit memory access detection,Figure27-15FormatofInvalidMemoryAccessDetectionControlRegister(IAWCTL),,Illicit memory access detection,
ULBS,15.3.19 UART loopback select register (ULBS),Figure15-23FormatofUARTLoopbackSelectRegister(ULBS),,Serial Array Unit (SAU),
ULBS0,15.3.19 UART loopback select register (ULBS),Figure15-23FormatofUARTLoopbackSelectRegister(ULBS),1,Serial Array Unit (SAU),ULBSn
ULBS1,15.3.19 UART loopback select register (ULBS),Figure15-23FormatofUARTLoopbackSelectRegister(ULBS),1,Serial Array Unit (SAU),ULBSn
ULBS2,15.3.19 UART loopback select register (ULBS),Figure15-23FormatofUARTLoopbackSelectRegister(ULBS),1,Serial Array Unit (SAU),ULBSn
ULBS3,15.3.19 UART loopback select register (ULBS),Figure15-23FormatofUARTLoopbackSelectRegister(ULBS),1,Serial Array Unit (SAU),ULBSn
ULBS,17.2.11 UART loopback select register (ULBS),Figure17-12FormatoftheUARTLoopbackSelectRegister(ULBS),,Serial Interface UARTA (UARTA),
ULBS4,17.2.11 UART loopback select register (ULBS),Figure17-12FormatoftheUARTLoopbackSelectRegister(ULBS),2,Serial Interface UARTA (UARTA),
ULBS5,17.2.11 UART loopback select register (ULBS),Figure17-12FormatoftheUARTLoopbackSelectRegister(ULBS),2,Serial Interface UARTA (UARTA),
ULBS,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),,Safety Functions,
ULBS0,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
ULBS1,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
ULBS2,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
ULBS3,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
ULBS4,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
ULBS5,27.3.12 UART loopback,Figure27-23FormatofUARTLoopbackSelectRegister(ULBS)(1/2),2,Safety Functions,
PMS,27.3.11 Detection of the digital output signal level of the I/O pins,Figure27-22FormatofPortModeSelectRegister(PMS),,,
GDIDIS,4.3.11 Global digital input disable register (GDIDIS),Figure4-11FormatofGlobalDigitalInputDisableRegister(GDIDIS),,,
DFLCTL,33.6.2.16 Data flash control register (DFLCTL),Figure33-24FormatofDataFlashControlRegister(DFLCTL),,,
DFLEN,33.6.2.16 Data flash control register (DFLCTL),Figure33-24FormatofDataFlashControlRegister(DFLCTL),2,,
HIOTRM,6.3.12 High-speed on-chip oscillator trimming register (HIOTRM),Figure6-14FormatofHigh-speedOn-chipOscillatorTrimmingRegister(HIOTRM),,,
HOCODIV,6.3.9 High-speed on-chip oscillator frequency select register (HOCODIV),Figure6-11FormatofHigh-speedOn-chipOscillatorFrequencySelectRegister(HOCODIV),,,
FLMODE,5.2.1 Flash operating mode select register (FLMODE),Figure5-2FormatofFlashOperatingModeSelectRegister(FLMODE),,,
MODE0,5.2.1 Flash operating mode select register (FLMODE),Figure5-2FormatofFlashOperatingModeSelectRegister(FLMODE),2,,MODE1
MODE1,5.2.1 Flash operating mode select register (FLMODE),Figure5-2FormatofFlashOperatingModeSelectRegister(FLMODE),2,,
FLMWRP,5.2.2 Flash operating mode protect register (FLMWRP),Figure5-3FormatofFlashOperatingModeProtectRegister(FLMWRP),,,
FLMWEN,5.2.2 Flash operating mode protect register (FLMWRP),Figure5-3FormatofFlashOperatingModeProtectRegister(FLMWRP),2,,
FLSEC,33.6.2.13 Flash security flag monitoring register (FLSEC),Figure33-21FormatofFlashSecurityFlagMonitoringRegister(FLSEC),,,
FLFSWS,33.6.2.15 Flash FSW monitoring register S (FLFSWS),Figure33-23FormatofFlashFSWMonitoringRegisterS(FLFSWS),,,
FLFSWE,33.6.2.14 Flash FSW monitoring register E (FLFSWE),Figure33-22FormatofFlashFSWMonitoringRegisterE(FLFSWE),,,
FSSET,33.6.2.8 Flash memory sequencer initial setting register (FSSET),Figure33-16FormatofFlashMemorySequencerInitialSettingRegister(FSSET),,,
FSSE,33.6.2.10 Flash extra area sequencer control register (FSSE),Figure33-18FormatofFlashExtraAreaSequencerControlRegister(FSSE),,,
ESQST,33.6.2.10 Flash extra area sequencer control register (FSSE),Figure33-18FormatofFlashExtraAreaSequencerControlRegister(FSSE),2,,
PFCMD,33.6.2.4 Flashprotectcommandregister(PFCMD),Figure33-12FormatofFlashProtectCommandRegister(PFCMD),,,
PFS,33.6.2.5 Flashstatusregister(PFS),Figure33-13FormatofFlashStatusRegister(PFS),,,
PER0,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),,Clock Generator,
TAU0EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
TAU1EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
SAU0EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
SAU1EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
IICA0EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
ADCEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
IICA1EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
RTCWEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-7FormatofPeripheralEnableRegister0(PER0)(1/2),2,Clock Generator,
PER0,7.3.1 Peripheral enable register 0 (PER0),Figure7-11FormatofPeripheralEnableRegister0(PER0),,Timer Array Unit (TAU),
TAU0EN,7.3.1 Peripheral enable register 0 (PER0),Figure7-11FormatofPeripheralEnableRegister0(PER0),2,Timer Array Unit (TAU),
TAU1EN,7.3.1 Peripheral enable register 0 (PER0),Figure7-11FormatofPeripheralEnableRegister0(PER0),2,Timer Array Unit (TAU),
PER0,8.3.1 Peripheral enable register 0 (PER0),Figure8-2FormatofPeripheralEnableRegister0(PER0),,Realtime Clock (RTC),
RTCWEN,8.3.1 Peripheral enable register 0 (PER0),Figure8-2FormatofPeripheralEnableRegister0(PER0),2,Realtime Clock (RTC),
PER0,12.3.1 Peripheral enable register 0 (PER0),Figure12-2FormatofPeripheralEnableRegister0(PER0),,A/D Converter (ADC),
ADCEN,12.3.1 Peripheral enable register 0 (PER0),Figure12-2FormatofPeripheralEnableRegister0(PER0),2,A/D Converter (ADC),
PER0,15.3.1 Peripheral enable register 0 (PER0),Figure15-5FormatofPeripheralEnableRegister0(PER0),,Serial Array Unit (SAU),
SAU0EN,15.3.1 Peripheral enable register 0 (PER0),Figure15-5FormatofPeripheralEnableRegister0(PER0),1,Serial Array Unit (SAU),SAUmEN
SAU1EN,15.3.1 Peripheral enable register 0 (PER0),Figure15-5FormatofPeripheralEnableRegister0(PER0),1,Serial Array Unit (SAU),SAUmEN
PER0,16.3.1 Peripheral enable register 0 (PER0),Figure16-5FormatofPeripheralEnableRegister0(PER0),,Serial Interface IICA (IICA),
IICA0EN,16.3.1 Peripheral enable register 0 (PER0),Figure16-5FormatofPeripheralEnableRegister0(PER0),1,Serial Interface IICA (IICA),IICAnEN
IICA1EN,16.3.1 Peripheral enable register 0 (PER0),Figure16-5FormatofPeripheralEnableRegister0(PER0),1,Serial Interface IICA (IICA),IICAnEN
PRR0,7.3.2 Peripheral reset control register 0 (PRR0),Figure7-12FormatofPeripheralResetControlRegister0(PRR0),,Timer Array Unit (TAU),
TAU0RES,7.3.2 Peripheral reset control register 0 (PRR0),Figure7-12FormatofPeripheralResetControlRegister0(PRR0),2,Timer Array Unit (TAU),
TAU1RES,7.3.2 Peripheral reset control register 0 (PRR0),Figure7-12FormatofPeripheralResetControlRegister0(PRR0),2,Timer Array Unit (TAU),
PRR0,12.3.2 Peripheral reset control register 0 (PRR0),Figure12-3FormatofPeripheralResetControlRegister0(PRR0),,A/D Converter (ADC),
ADCRES,12.3.2 Peripheral reset control register 0 (PRR0),Figure12-3FormatofPeripheralResetControlRegister0(PRR0),2,A/D Converter (ADC),
PRR0,15.3.2 Peripheral reset control register 0 (PRR0),Figure15-6FormatofPeripheralResetControlRegister0(PRR0),,Serial Array Unit (SAU),
SAU0RES,15.3.2 Peripheral reset control register 0 (PRR0),Figure15-6FormatofPeripheralResetControlRegister0(PRR0),1,Serial Array Unit (SAU),SAUmRES
SAU1RES,15.3.2 Peripheral reset control register 0 (PRR0),Figure15-6FormatofPeripheralResetControlRegister0(PRR0),1,Serial Array Unit (SAU),SAUmRES
PRR0,16.3.2 Peripheral reset control register 0 (PRR0),Figure16-6FormatofPeripheralResetControlRegister0(PRR0),,Serial Interface IICA (IICA),
IICA0RES,16.3.2 Peripheral reset control register 0 (PRR0),Figure16-6FormatofPeripheralResetControlRegister0(PRR0),1,Serial Interface IICA (IICA),IICAnRES
IICA1RES,16.3.2 Peripheral reset control register 0 (PRR0),Figure16-6FormatofPeripheralResetControlRegister0(PRR0),1,Serial Interface IICA (IICA),IICAnRES
PRR0,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),,Reset Function,
TAU0RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,TAUnRES
TAU1RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,TAUnRES
SAU0RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,SAUnRES
SAU1RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,SAUnRES
IICA0RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,IICAnRES
ADCRES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),2,Reset Function,
IICA1RES,24.2.3 Peripheral reset control register 0 (PRR0),Figure24-7FormatofPeripheralResetControlRegister0(PRR0),1,Reset Function,IICAnRES
MOCODIV,6.3.10 Middle-speed on-chip oscillator frequency select register (MOCODIV),Figure6-12FormatofMiddle-speedOn-chipOscillatorFrequencySelectRegister(MOCODIV),,,
OSMC,6.3.7 Subsystem clock supply mode control register (OSMC),Figure6-9FormatofSubsystemClockSupplyModeControlRegister(OSMC),,Clock Generator,
HIPREC,6.3.7 Subsystem clock supply mode control register (OSMC),Figure6-9FormatofSubsystemClockSupplyModeControlRegister(OSMC),2,Clock Generator,
WUTMMCK0,6.3.7 Subsystem clock supply mode control register (OSMC),Figure6-9FormatofSubsystemClockSupplyModeControlRegister(OSMC),2,Clock Generator,WUTMMC
RTCLPC,6.3.7 Subsystem clock supply mode control register (OSMC),Figure6-9FormatofSubsystemClockSupplyModeControlRegister(OSMC),2,Clock Generator,
OSMC,8.3.2 Subsystem clock supply mode control register (OSMC),Figure8-3FormatofSubsystemClockSupplyModeControlRegister(OSMC),,Realtime Clock (RTC),
WUTMMCK0,8.3.2 Subsystem clock supply mode control register (OSMC),Figure8-3FormatofSubsystemClockSupplyModeControlRegister(OSMC),2,Realtime Clock (RTC),WUTMMC
RPECTL,27.3.4 RAM parity error detection,Figure27-10FormatofRAMParityErrorControlRegister(RPECTL),,,
RPEF,27.3.4 RAM parity error detection,Figure27-10FormatofRAMParityErrorControlRegister(RPECTL),2,,
RPERDIS,27.3.4 RAM parity error detection,Figure27-10FormatofRAMParityErrorControlRegister(RPECTL),2,,
PORSR,24.2.2 Power-on-reset status register (PORSR),Figure24-6FormatofPower-on-ResetStatusRegister(PORSR),,,
PORF,24.2.2 Power-on-reset status register (PORSR),Figure24-6FormatofPower-on-ResetStatusRegister(PORSR),2,,
PER1,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),,Clock Generator,
CTSUEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
REMCEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
UTAEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
DTCEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
TML32EN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
CMPEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
SMSEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
DACEN,"6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)",Figure6-8FormatofPeripheralEnableRegister1(PER1)(1/2),2,Clock Generator,
PER1,9.2.1 Peripheral enable register 1 (PER1),Figure9-2FormatofPeripheralEnableRegister1(PER1),,32-bit Interval Timer (TML32),
TML32EN,9.2.1 Peripheral enable register 1 (PER1),Figure9-2FormatofPeripheralEnableRegister1(PER1),2,32-bit Interval Timer (TML32),
PER1,13.3.1 Peripheral enable register 1 (PER1),Figure13-2FormatofPeripheralEnableRegister1(PER1),,D/A Converter (DAC),
DACEN,13.3.1 Peripheral enable register 1 (PER1),Figure13-2FormatofPeripheralEnableRegister1(PER1),2,D/A Converter (DAC),
PER1,14.3.1 Peripheral enable register 1 (PER1),Figure14-2FormatofPeripheralEnableRegister1(PER1),,Comparator (CMP),
CMPEN,14.3.1 Peripheral enable register 1 (PER1),Figure14-2FormatofPeripheralEnableRegister1(PER1),2,Comparator (CMP),
PER1,17.2.1 Peripheral enable register 1 (PER1),Figure17-2FormatofPeripheralEnableRegister1(PER1),,Serial Interface UARTA (UARTA),
UTAEN,17.2.1 Peripheral enable register 1 (PER1),Figure17-2FormatofPeripheralEnableRegister1(PER1),2,Serial Interface UARTA (UARTA),
PER1,18.2.1 Peripheral enable register 1 (PER1),Figure18-2FormatofPeripheralEnableRegister1(PER1),,Remote Control Signal Receiver (REMC),
REMCEN,18.2.1 Peripheral enable register 1 (PER1),Figure18-2FormatofPeripheralEnableRegister1(PER1),2,Remote Control Signal Receiver (REMC),
PER1,19.3.4 Peripheral enable register 1 (PER1),Figure19-5FormatofPeripheralEnableRegister1(PER1),,Data Transfer Controller (DTC),
DTCEN,19.3.4 Peripheral enable register 1 (PER1),Figure19-5FormatofPeripheralEnableRegister1(PER1),2,Data Transfer Controller (DTC),
PER1,29.3.1 Peripheral enable register 1 (PER1),Figure29-2FormatofPeripheralEnableRegister1(PER1),,SNOOZE Mode Sequencer (SMS),
SMSEN,29.3.1 Peripheral enable register 1 (PER1),Figure29-2FormatofPeripheralEnableRegister1(PER1),2,SNOOZE Mode Sequencer (SMS),
PER1,30.2.1 Peripheral enable register 1 (PER1),Figure30-5FormatofPeripheralEnableRegister1(PER1),,Capacitive Sensing Unit (CTSU2L),
CTSUEN,30.2.1 Peripheral enable register 1 (PER1),Figure30-5FormatofPeripheralEnableRegister1(PER1),2,Capacitive Sensing Unit (CTSU2L),
PRR1,9.2.2 Peripheral reset control register 1 (PRR1),Figure9-3FormatofPeripheralResetControlRegister1(PRR1),,32-bit Interval Timer (TML32),
TML32RES,9.2.2 Peripheral reset control register 1 (PRR1),Figure9-3FormatofPeripheralResetControlRegister1(PRR1),2,32-bit Interval Timer (TML32),
PRR1,13.3.2 Peripheral reset control register 1 (PRR1),Figure13-3FormatofPeripheralResetControlRegister1(PRR1),,D/A Converter (DAC),
DACRES,13.3.2 Peripheral reset control register 1 (PRR1),Figure13-3FormatofPeripheralResetControlRegister1(PRR1),2,D/A Converter (DAC),
PRR1,14.3.2 Peripheral reset control register 1 (PRR1),Figure14-3FormatofPeripheralResetControlRegister1(PRR1),,Comparator (CMP),
CMPRES,14.3.2 Peripheral reset control register 1 (PRR1),Figure14-3FormatofPeripheralResetControlRegister1(PRR1),2,Comparator (CMP),
PRR1,18.2.2 Peripheral reset control register 1 (PRR1),Figure18-3FormatofPeripheralResetControlRegister1(PRR1),,Remote Control Signal Receiver (REMC),
REMCRES,18.2.2 Peripheral reset control register 1 (PRR1),Figure18-3FormatofPeripheralResetControlRegister1(PRR1),2,Remote Control Signal Receiver (REMC),
PRR1,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),,Reset Function,
CTSURES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
REMCRES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
TML32RES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
CMPRES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
SMSRES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
DACRES,24.2.4 Peripheral reset control register 1 (PRR1),Figure24-8FormatofPeripheralResetControlRegister1(PRR1),2,Reset Function,
PRR1,29.3.2 Peripheral reset control register 1 (PRR1),Figure29-3FormatofPeripheralResetControlRegister1(PRR1),,SNOOZE Mode Sequencer (SMS),
SMSRES,29.3.2 Peripheral reset control register 1 (PRR1),Figure29-3FormatofPeripheralResetControlRegister1(PRR1),2,SNOOZE Mode Sequencer (SMS),
PRR1,30.2.2 Peripheral reset control register 1 (PRR1),Figure30-6FormatofPeripheralResetControlRegister1(PRR1),,Capacitive Sensing Unit (CTSU2L),
CTSURES,30.2.2 Peripheral reset control register 1 (PRR1),Figure30-6FormatofPeripheralResetControlRegister1(PRR1),2,Capacitive Sensing Unit (CTSU2L),
BCDADJ,35.2.1 BCD correction result register (BCDADJ),Figure35-1FormatofBCDCorrectionResultRegister(BCDADJ),,,
VECTCTRL,33.6.2.17 Interrupt vector jump enable register (VECTCTRL),Figure33-25FormatofInterruptVectorJumpEnableRegister(VECTCTRL),,,
SSR00,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR00L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR01,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR01L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR02,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR02L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR03,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR03L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SIR00,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR00L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR01,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR01L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR02,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR02L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR03,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR03L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SMR00,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR01,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR02,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR03,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SCR00,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR01,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR02,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR03,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SE0,15.3.11 Serial channel enable status register m (SEm),Figure15-15FormatofSerialChannelEnableStatusRegisterm(SEm),,,
SE0L,15.3.11 Serial channel enable status register m (SEm),Figure15-15FormatofSerialChannelEnableStatusRegisterm(SEm),,,
SS0,15.3.9 Serial channel start register m (SSm),Figure15-13FormatofSerialChannelStartRegisterm(SSm),,,
SS0L,15.3.9 Serial channel start register m (SSm),Figure15-13FormatofSerialChannelStartRegisterm(SSm),,,
ST0,15.3.10 Serial channel stop register m (STm),Figure15-14FormatofSerialChannelStopRegisterm(STm),,,
ST0L,15.3.10 Serial channel stop register m (STm),Figure15-14FormatofSerialChannelStopRegisterm(STm),,,
SPS0,15.3.3 Serial clock select register m (SPSm),Figure15-7FormatofSerialClockSelectRegisterm(SPSm),,,
SPS0L,15.3.3 Serial clock select register m (SPSm),Figure15-7FormatofSerialClockSelectRegisterm(SPSm),,,
SO0,15.3.13 Serial output register m (SOm),Figure15-17FormatofSerialOutputRegisterm(SOm),,,
SOE0,15.3.12 Serial output enable register m (SOEm),Figure15-16FormatofSerialOutputEnableRegisterm(SOEm),,,
SOE0L,15.3.12 Serial output enable register m (SOEm),Figure15-16FormatofSerialOutputEnableRegisterm(SOEm),,,
SOL0,15.3.14 Serial output level register m (SOLm),Figure15-18FormatofSerialOutputLevelRegisterm(SOLm),,,
SOL0L,15.3.14 Serial output level register m (SOLm),Figure15-18FormatofSerialOutputLevelRegisterm(SOLm),,,
SSC0,15.3.15 Serial standby control register m (SSCm),Figure15-20FormatofSerialStandbyControlRegisterm(SSCm),,,
SSC0L,15.3.15 Serial standby control register m (SSCm),Figure15-20FormatofSerialStandbyControlRegisterm(SSCm),,,
SSR10,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR10L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR11,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR11L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR12,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR12L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR13,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SSR13L,15.3.8 Serial status register mn (SSRmn),Figure15-12FormatofSerialStatusRegistermn(SSRmn)(1/2),,,
SIR10,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR10L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR11,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR11L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR12,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR12L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR13,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SIR13L,15.3.7 Serial flag clear trigger register mn (SIRmn),Figure15-11FormatofSerialFlagClearTriggerRegistermn(SIRmn),,,
SMR10,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR11,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR12,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SMR13,15.3.4 Serial mode register mn (SMRmn),Figure15-8FormatofSerialModeRegistermn(SMRmn)(1/2),,,
SCR10,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR11,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR12,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SCR13,15.3.5 Serial communication operation setting register mn (SCRmn),Figure15-9FormatofSerialCommunicationOperationSettingRegistermn(SCRmn)(1/2),,,
SE1,15.3.11 Serial channel enable status register m (SEm),Figure15-15FormatofSerialChannelEnableStatusRegisterm(SEm),,,
SE1L,15.3.11 Serial channel enable status register m (SEm),Figure15-15FormatofSerialChannelEnableStatusRegisterm(SEm),,,
SS1,15.3.9 Serial channel start register m (SSm),Figure15-13FormatofSerialChannelStartRegisterm(SSm),,,
SS1L,15.3.9 Serial channel start register m (SSm),Figure15-13FormatofSerialChannelStartRegisterm(SSm),,,
ST1,15.3.10 Serial channel stop register m (STm),Figure15-14FormatofSerialChannelStopRegisterm(STm),,,
ST1L,15.3.10 Serial channel stop register m (STm),Figure15-14FormatofSerialChannelStopRegisterm(STm),,,
SPS1,15.3.3 Serial clock select register m (SPSm),Figure15-7FormatofSerialClockSelectRegisterm(SPSm),,,
SPS1L,15.3.3 Serial clock select register m (SPSm),Figure15-7FormatofSerialClockSelectRegisterm(SPSm),,,
SO1,15.3.13 Serial output register m (SOm),Figure15-17FormatofSerialOutputRegisterm(SOm),,,
SOE1,15.3.12 Serial output enable register m (SOEm),Figure15-16FormatofSerialOutputEnableRegisterm(SOEm),,,
SOE1L,15.3.12 Serial output enable register m (SOEm),Figure15-16FormatofSerialOutputEnableRegisterm(SOEm),,,
SOL1,15.3.14 Serial output level register m (SOLm),Figure15-18FormatofSerialOutputLevelRegisterm(SOLm),,,
SOL1L,15.3.14 Serial output level register m (SOLm),Figure15-18FormatofSerialOutputLevelRegisterm(SOLm),,,
SSC1,15.3.15 Serial standby control register m (SSCm),Figure15-20FormatofSerialStandbyControlRegisterm(SSCm),,,
SSC1L,15.3.15 Serial standby control register m (SSCm),Figure15-20FormatofSerialStandbyControlRegisterm(SSCm),,,
TCR00,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR01,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR02,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR03,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR04,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR05,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR06,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR07,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TMR00,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR01,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR02,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR03,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR04,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR05,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR06,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR07,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TSR00,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR00L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR01,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR01L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR02,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR02L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR03,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR03L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR04,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR04L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR05,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR05L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR06,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR06L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR07,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR07L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TE0,7.3.6 Timer channel enable status register m (TEm),Figure7-16FormatofTimerChannelEnableStatusRegisterm(TEm),,,
TE0L,7.3.6 Timer channel enable status register m (TEm),Figure7-16FormatofTimerChannelEnableStatusRegisterm(TEm),,,
TS0,7.3.7 Timer channel start register m (TSm),Figure7-17FormatofTimerChannelStartRegisterm(TSm),,,
TS0L,7.3.7 Timer channel start register m (TSm),Figure7-17FormatofTimerChannelStartRegisterm(TSm),,,
TT0,7.3.8 Timer channel stop register m (TTm),Figure7-18FormatofTimerChannelStopRegisterm(TTm),,,
TT0L,7.3.8 Timer channel stop register m (TTm),Figure7-18FormatofTimerChannelStopRegisterm(TTm),,,
TPS0,7.3.3 Timer clock select register m (TPSm),Figure7-13FormatofTimerClockSelectRegisterm(TPSm)(1/2),,,
TO0,7.3.12 Timer output register m (TOm),Figure7-22FormatofTimerOutputRegisterm(TOm),,,
TO0L,7.3.12 Timer output register m (TOm),Figure7-22FormatofTimerOutputRegisterm(TOm),,,
TOE0,7.3.11 Timer output enable register m (TOEm),Figure7-21FormatofTimerOutputEnableRegisterm(TOEm),,,
TOE0L,7.3.11 Timer output enable register m (TOEm),Figure7-21FormatofTimerOutputEnableRegisterm(TOEm),,,
TOL0,7.3.13 Timer output level register m (TOLm),Figure7-23FormatofTimerOutputLevelRegisterm(TOLm),,,
TOL0L,7.3.13 Timer output level register m (TOLm),Figure7-23FormatofTimerOutputLevelRegisterm(TOLm),,,
TOM0,7.3.14 Timer output mode register m (TOMm),Figure7-24FormatofTimerOutputModeRegisterm(TOMm),,,
TOM0L,7.3.14 Timer output mode register m (TOMm),Figure7-24FormatofTimerOutputModeRegisterm(TOMm),,,
TCR10,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR11,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR12,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR13,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR14,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR15,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR16,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TCR17,7.2.1 Timer counter register mn (TCRmn),Figure7-8FormatofTimerCounterRegistermn(TCRmn),,,
TMR10,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR11,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR12,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR13,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR14,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR15,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR16,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TMR17,7.3.4 Timer mode register mn (TMRmn),Figure7-14FormatofTimerModeRegistermn(TMRmn)(1/3),,,
TSR10,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR10L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR11,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR11L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR12,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR12L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR13,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR13L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR14,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR14L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR15,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR15L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR16,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR16L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR17,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TSR17L,7.3.5 Timer status register mn (TSRmn),Figure7-15FormatofTimerStatusRegistermn(TSRmn),,,
TE1,7.3.6 Timer channel enable status register m (TEm),Figure7-16FormatofTimerChannelEnableStatusRegisterm(TEm),,,
TE1L,7.3.6 Timer channel enable status register m (TEm),Figure7-16FormatofTimerChannelEnableStatusRegisterm(TEm),,,
TS1,7.3.7 Timer channel start register m (TSm),Figure7-17FormatofTimerChannelStartRegisterm(TSm),,,
TS1L,7.3.7 Timer channel start register m (TSm),Figure7-17FormatofTimerChannelStartRegisterm(TSm),,,
TT1,7.3.8 Timer channel stop register m (TTm),Figure7-18FormatofTimerChannelStopRegisterm(TTm),,,
TT1L,7.3.8 Timer channel stop register m (TTm),Figure7-18FormatofTimerChannelStopRegisterm(TTm),,,
TPS1,7.3.3 Timer clock select register m (TPSm),Figure7-13FormatofTimerClockSelectRegisterm(TPSm)(1/2),,,
TO1,7.3.12 Timer output register m (TOm),Figure7-22FormatofTimerOutputRegisterm(TOm),,,
TO1L,7.3.12 Timer output register m (TOm),Figure7-22FormatofTimerOutputRegisterm(TOm),,,
TOE1,7.3.11 Timer output enable register m (TOEm),Figure7-21FormatofTimerOutputEnableRegisterm(TOEm),,,
TOE1L,7.3.11 Timer output enable register m (TOEm),Figure7-21FormatofTimerOutputEnableRegisterm(TOEm),,,
TOL1,7.3.13 Timer output level register m (TOLm),Figure7-23FormatofTimerOutputLevelRegisterm(TOLm),,,
TOL1L,7.3.13 Timer output level register m (TOLm),Figure7-23FormatofTimerOutputLevelRegisterm(TOLm),,,
TOM1,7.3.14 Timer output mode register m (TOMm),Figure7-24FormatofTimerOutputModeRegisterm(TOMm),,,
TOM1L,7.3.14 Timer output mode register m (TOMm),Figure7-24FormatofTimerOutputModeRegisterm(TOMm),,,
MIOTRM,6.3.13 Middle-speed on-chip oscillator trimming register (MIOTRM),Figure6-15FormatofMiddle-speedOn-chipOscillatorTrimmingRegister(MIOTRM),,,
LIOTRM,6.3.14 Low-speed on-chip oscillator trimming register (LIOTRM),Figure6-16FormatofLow-speedOn-chipOscillatorTrimmingRegister(LIOTRM),,,
MOSCDIV,6.3.11 High-speed system clock division register (MOSCDIV),Figure6-13FormatofHigh-speedSystemClockDivisionRegister(MOSCDIV),,,
WKUPMD,6.3.15 Standby mode release setting register (WKUPMD),Figure6-17FormatofStandbyModeReleaseSettingRegister(WKUPMD),,Clock Generator,
FWKUP,6.3.15 Standby mode release setting register (WKUPMD),Figure6-17FormatofStandbyModeReleaseSettingRegister(WKUPMD),2,Clock Generator,
WKUPMD,23.2.1 Standby mode release setting register (WKUPMD),Figure23-1FormatofStandbyModeReleaseSettingRegister(WKUPMD),,Standby Function,
FWKUP,23.2.1 Standby mode release setting register (WKUPMD),Figure23-1FormatofStandbyModeReleaseSettingRegister(WKUPMD),2,Standby Function,
PSMCR,23.2.2 Memory power reduction control register (PSMCR),Figure23-2FormatofMemoryPowerReductionControlRegister(PSMCR),,,
RAMSDS,23.2.2 Memory power reduction control register (PSMCR),Figure23-2FormatofMemoryPowerReductionControlRegister(PSMCR),2,,RAMSDMD
RAMSDMD,23.2.2 Memory power reduction control register (PSMCR),Figure23-2FormatofMemoryPowerReductionControlRegister(PSMCR),2,,
LVDFCLR,26.3.2 LVD detection flag clearing register (LVDFCLR),Figure26-4FormatofLVDDetectionFlagClearingRegister(LVDFCLR),,,
DLVD0FCLR,26.3.2 LVD detection flag clearing register (LVDFCLR),Figure26-4FormatofLVDDetectionFlagClearingRegister(LVDFCLR),2,,
DLVD1FCLR,26.3.2 LVD detection flag clearing register (LVDFCLR),Figure26-4FormatofLVDDetectionFlagClearingRegister(LVDFCLR),2,,
SEC,8.3.5 Second count register (SEC),Figure8-6FormatofSecondCountRegister(SEC),,,
MIN,8.3.6 Minute count register (MIN),Figure8-7FormatofMinuteCountRegister(MIN),,,
HOUR,8.3.7 Hour count register (HOUR),Figure8-8FormatofHourCountRegister(HOUR),,,
WEEK,8.3.9 Day-of-week count register (WEEK),Figure8-10FormatofDay-of-weekCountRegister(WEEK),,,
DAY,8.3.8 Day count register (DAY),Figure8-9FormatofDayCountRegister(DAY),,,
MONTH,8.3.10 Month count register (MONTH),Figure8-11FormatofMonthCountRegister(MONTH),,,
YEAR,8.3.11 Year count register (YEAR),Figure8-12FormatofYearCountRegister(YEAR),,,
SUBCUD,8.3.12 Time error correction register (SUBCUD),Figure8-13FormatofTimeErrorCorrectionRegister(SUBCUD),,,
ALARMWM,8.3.13 Alarm minute register (ALARMWM),Figure8-14FormatofAlarmMinuteRegister(ALARMWM),,,
ALARMWH,8.3.14 Alarm hour register (ALARMWH),Figure8-15FormatofAlarmHourRegister(ALARMWH),,,
ALARMWW,8.3.15 Alarm day-of-week register (ALARMWW),Figure8-16FormatofAlarmDay-of-weekRegister(ALARMWW),,,
RTCC0,8.3.3 Realtime clock control register 0 (RTCC0),Figure8-4FormatofRealtimeClockControlRegister0(RTCC0)(1/2),,,
RTC128EN,8.3.3 Realtime clock control register 0 (RTCC0),Figure8-4FormatofRealtimeClockControlRegister0(RTCC0)(1/2),2,,
RCLOE1,8.3.3 Realtime clock control register 0 (RTCC0),Figure8-4FormatofRealtimeClockControlRegister0(RTCC0)(1/2),2,,
RTCE,8.3.3 Realtime clock control register 0 (RTCC0),Figure8-4FormatofRealtimeClockControlRegister0(RTCC0)(1/2),2,,
RTCC1,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),,,
RWAIT,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(2/2),1,,
RWST,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),2,,
RIFG,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),2,,
WAFG,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),3,,
WALIE,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),4,,
WALE,8.3.4 Realtime clock control register 1 (RTCC1),Figure8-5FormatofRealtimeClockControlRegister1(RTCC1)(1/2),2,,
IICCTL00,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(1/5),,,
SPT0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(5/5),1,,SPTn
STT0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(4/5),1,,STTn
ACKE0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(3/5),1,,ACKEn
WTIM0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(3/5),1,,WTIMn
SPIE0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,SPIEn
WREL0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,WRELn
LREL0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,LRELn
IICE0,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(1/5),2,,IICEn
IICCTL01,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(1/3),,,
PRS0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(3/3),1,,PRSn
DFC0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(3/3),1,,DFCn
SMC0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,SMCn
DAD0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,DADn
CLD0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,CLDn
SVADIS0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,SVADISn
WUP0,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(1/3),2,,WUPn
IICWL0,16.3.7 IICA low-level width setting register n (IICWLn),Figure16-11FormatofIICALow-levelWidthSettingRegistern(IICWLn),,,
IICWH0,16.3.8 IICA high-level width setting register n (IICWHn),Figure16-12FormatofIICAHigh-levelWidthSettingRegistern(IICWHn),,,
SVA0,16.2 Configuration of Serial Interface IICA,Figure16-4FormatofSlaveAddressRegistern(SVAn),,,
IICCTL10,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(1/5),,,
SPT1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(5/5),1,,SPTn
STT1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(4/5),1,,STTn
ACKE1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(3/5),1,,ACKEn
WTIM1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(3/5),1,,WTIMn
SPIE1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,SPIEn
WREL1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,WRELn
LREL1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(2/5),1,,LRELn
IICE1,16.3.3 IICA control register n0 (IICCTLn0),Figure16-7FormatofIICAControlRegistern0(IICCTLn0)(1/5),2,,IICEn
IICCTL11,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(1/3),,,
PRS1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(3/3),1,,PRSn
DFC1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(3/3),1,,DFCn
SMC1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,SMCn
DAD1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,DADn
CLD1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,CLDn
SVADIS1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(2/3),1,,SVADISn
WUP1,16.3.6 IICA control register n1 (IICCTLn1),Figure16-10FormatofIICAControlRegistern1(IICCTLn1)(1/3),2,,WUPn
IICWL1,16.3.7 IICA low-level width setting register n (IICWLn),Figure16-11FormatofIICALow-levelWidthSettingRegistern(IICWLn),,,
IICWH1,16.3.8 IICA high-level width setting register n (IICWHn),Figure16-12FormatofIICAHigh-levelWidthSettingRegistern(IICWHn),,,
SVA1,16.2 Configuration of Serial Interface IICA,Figure16-4FormatofSlaveAddressRegistern(SVAn),,,
PMCT0,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT2,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT3,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT5,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT6,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT7,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCT15,4.3.8 Port mode control T registers (PMCTxx),Figure4-8FormatofPortModeControlTRegisters(PMCTxx),,,
PMCE0,4.3.9 Port mode control E registers (PMCEx),Figure4-9FormatofPortModeControlERegisters(PMCEx),,,
PMCE1,4.3.9 Port mode control E registers (PMCEx),Figure4-9FormatofPortModeControlERegisters(PMCEx),,,
PMCE5,4.3.9 Port mode control E registers (PMCEx),Figure4-9FormatofPortModeControlERegisters(PMCEx),,,
PMCE6,4.3.9 Port mode control E registers (PMCEx),Figure4-9FormatofPortModeControlERegisters(PMCEx),,,
CCS0,4.3.13 Output current select registers (CCSx),Figure4-13FormatofOutputCurrentSelectRegisters(CCSx),,,
CCS4,4.3.13 Output current select registers (CCSx),Figure4-13FormatofOutputCurrentSelectRegisters(CCSx),,,
CCS5,4.3.13 Output current select registers (CCSx),Figure4-13FormatofOutputCurrentSelectRegisters(CCSx),,,
CCS6,4.3.13 Output current select registers (CCSx),Figure4-13FormatofOutputCurrentSelectRegisters(CCSx),,,
CCS7,4.3.13 Output current select registers (CCSx),Figure4-13FormatofOutputCurrentSelectRegisters(CCSx),,,
CCDE,4.3.12 Output current control enable register (CCDE),Figure4-12FormatofOutputCurrentControlEnableRegister(CCDE)(1/2),,,
PTDC,4.3.14 40-mA port output control register (PTDC),Figure4-14Formatof40-mAPortOutputControlRegister(PTDC),,,
PFOE0,4.3.15 Port function output enable registers (PFOEx),Figure4-15FormatofPortFunctionOutputEnableRegister0(PFOE0),,,
PFOE1,4.3.15 Port function output enable registers (PFOEx),Figure4-16FormatofPortFunctionOutputEnableRegister1(PFOE1)(1/2),,,
PDIDIS0,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS1,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS3,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS4,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS5,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS7,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS8,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS9,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS12,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS13,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
PDIDIS14,4.3.6 Port digital input disable registers (PDIDISxx),Figure4-6FormatofPortDigitalInputDisableRegisters(PDIDISxx),,,
FLPMC,33.6.2.6 Flash programming mode control register (FLPMC),Figure33-14FormatofFlashProgrammingModeControlRegister(FLPMC),,,
FLARS,33.6.2.7 Flash area selection register (FLARS),Figure33-15FormatofFlashAreaSelectionRegister(FLARS),,,
FLAPL,"33.6.2.1 FlashaddresspointerregistersHandL(FLAPH,FLAPL)","Figure33-9FormatofFlashAddressPointerRegistersHandL(FLAPH,FLAPL)",,,
FLAPH,"33.6.2.1 FlashaddresspointerregistersHandL(FLAPH,FLAPL)","Figure33-9FormatofFlashAddressPointerRegistersHandL(FLAPH,FLAPL)",,,
FSSQ,33.6.2.9 Flash memory sequencer control register (FSSQ),Figure33-17FormatofFlashMemorySequencerControlRegister(FSSQ),,,
FSSTP,33.6.2.9 Flash memory sequencer control register (FSSQ),Figure33-17FormatofFlashMemorySequencerControlRegister(FSSQ),2,,
SQST,33.6.2.9 Flash memory sequencer control register (FSSQ),Figure33-17FormatofFlashMemorySequencerControlRegister(FSSQ),2,,
FLSEDL,"33.6.2.2 FlashendaddresspointerregistersHandL(FLSEDH,FLSEDL)","Figure33-10FormatofFlashEndAddressPointerRegistersHandL(FLSEDH,FLSEDL)",,,
FLSEDH,"33.6.2.2 FlashendaddresspointerregistersHandL(FLSEDH,FLSEDL)","Figure33-10FormatofFlashEndAddressPointerRegistersHandL(FLSEDH,FLSEDL)",,,
FLRST,33.6.2.11 Flash registers initialization register (FLRST),Figure33-19FormatofFlashRegistersInitializationRegister(FLRST),,,
FSASTL,"33.6.2.12 Flash memory sequencer status registers H and L (FSASTH, FSASTL)","Figure33-20FormatofFlashMemorySequencerStatusRegistersHandL(FSASTH,FSASTL)(1/2)",,,
FSASTH,"33.6.2.12 Flash memory sequencer status registers H and L (FSASTH, FSASTL)","Figure33-20FormatofFlashMemorySequencerStatusRegistersHandL(FSASTH,FSASTL)(1/2)",,,
FLWL,"33.6.2.3 FlashwritebufferregistersHandL(FLWH,FLWL)","Figure33-11FormatofFlashWriteBufferRegistersHandL(FLWH,FLWL)",,,
FLWH,"33.6.2.3 FlashwritebufferregistersHandL(FLWH,FLWL)","Figure33-11FormatofFlashWriteBufferRegistersHandL(FLWH,FLWL)",,,
DTCBAR,19.3.12 DTC base address register (DTCBAR),Figure19-13FormatoftheDTCBaseAddressRegister(DTCBAR),,,
DTCEN0,19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4),Figure19-12FormatofDTCActivationEnableRegisteri(DTCENi)(i=0to4)(1/2),,,
DTCEN1,19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4),Figure19-12FormatofDTCActivationEnableRegisteri(DTCENi)(i=0to4)(1/2),,,
DTCEN2,19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4),Figure19-12FormatofDTCActivationEnableRegisteri(DTCENi)(i=0to4)(1/2),,,
DTCEN3,19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4),Figure19-12FormatofDTCActivationEnableRegisteri(DTCENi)(i=0to4)(1/2),,,
DTCEN4,19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4),Figure19-12FormatofDTCActivationEnableRegisteri(DTCENi)(i=0to4)(1/2),,,
CRC0CTL,27.3.1 Flash memory CRC operation function (high-speed CRC),Figure27-1FormatofFlashMemoryCRCControlRegister(CRC0CTL)(1/2),,,
CRC0EN,27.3.1 Flash memory CRC operation function (high-speed CRC),Figure27-1FormatofFlashMemoryCRCControlRegister(CRC0CTL)(1/2),2,,
PGCRCL,27.3.1 Flash memory CRC operation function (high-speed CRC),Figure27-2FormatofFlashMemoryCRCOperationResultRegister(PGCRCL),,,
CRCD,27.3.2 CRC operation (general-purpose CRC),Figure27-5FormatofCRCDataRegister(CRCD),,,
TXBA0,"17.2.2 Transmit buffer register (TXBAn) (n = 0, 1)",Figure17-3FormatofTransmitBufferRegister(TXBAn),,,
RXBA0,"17.2.3 Receive buffer register (RXBAn) (n = 0, 1)",Figure17-4FormatofReceiveBufferRegister(RXBAn),,,
ASIMA00,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),,,
ISRMA0,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,ISRMAn
ISSMA0,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,ISSMAn
RXEA0,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,RXEAn
TXEA0,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,TXEAn
UARTAEN0,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,UARTAENn
ASIMA01,"17.2.5 Operation mode setting register 1 (ASIMAn1) (n = 0, 1)",Figure17-6FormatofOperationModeSettingRegister1(ASIMAn1),,,
BRGCA0,"17.2.6 Baud rate generator control register (BRGCAn) (n = 0, 1)",Figure17-7FormatofBaudRateGeneratorControlRegister(BRGCAn),,,
ASISA0,"17.2.7 Status register (ASISAn) (n = 0, 1)",Figure17-8FormatofStatusRegister(ASISAn)(1/2),,,
ASCTA0,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),,,
OVECTA0,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,OVECTAn
FECTA0,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,FECTAn
PECTA0,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,PECTAn
TXBA1,"17.2.2 Transmit buffer register (TXBAn) (n = 0, 1)",Figure17-3FormatofTransmitBufferRegister(TXBAn),,,
RXBA1,"17.2.3 Receive buffer register (RXBAn) (n = 0, 1)",Figure17-4FormatofReceiveBufferRegister(RXBAn),,,
ASIMA10,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),,,
ISRMA1,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,ISRMAn
ISSMA1,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,ISSMAn
RXEA1,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,RXEAn
TXEA1,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,TXEAn
UARTAEN1,"17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)",Figure17-5FormatofOperationModeSettingRegister0(ASIMAn0),2,,UARTAENn
ASIMA11,"17.2.5 Operation mode setting register 1 (ASIMAn1) (n = 0, 1)",Figure17-6FormatofOperationModeSettingRegister1(ASIMAn1),,,
BRGCA1,"17.2.6 Baud rate generator control register (BRGCAn) (n = 0, 1)",Figure17-7FormatofBaudRateGeneratorControlRegister(BRGCAn),,,
ASISA1,"17.2.7 Status register (ASISAn) (n = 0, 1)",Figure17-8FormatofStatusRegister(ASISAn)(1/2),,,
ASCTA1,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),,,
OVECTA1,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,OVECTAn
FECTA1,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,FECTAn
PECTA1,"17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)",Figure17-9FormatofStatusClearTriggerRegister(ASCTAn),2,,PECTAn
UTA0CK,17.2.9 UARTA clock select register 0 (UTA0CK),Figure17-10FormatofUARTA0ClockSelectRegister(UTA0CK),,,
UTA1CK,17.2.10 UARTA clock select register 1 (UTA1CK),Figure17-11FormatofUARTA1ClockSelectRegister(UTA1CK),,,
DACS0,"13.3.4 D/A conversion value setting register i (DACSi) (i = 0, 1)","Figure13-5FormatofD/AConversionValueSettingRegisteri(DACSi)(i=0,1)",,,
DACS1,"13.3.4 D/A conversion value setting register i (DACSi) (i = 0, 1)","Figure13-5FormatofD/AConversionValueSettingRegisteri(DACSi)(i=0,1)",,,
DAM,13.3.3 D/A converter mode register (DAM),Figure13-4FormatofD/AConverterModeRegister(DAM),,,
DACE0,13.3.3 D/A converter mode register (DAM),Figure13-4FormatofD/AConverterModeRegister(DAM),1,,DACEi
DACE1,13.3.3 D/A converter mode register (DAM),Figure13-4FormatofD/AConverterModeRegister(DAM),1,,DACEi
COMPMDR,14.3.3 Comparator mode setting register (COMPMDR),Figure14-4FormatofComparatorModeSettingRegister(COMPMDR),,,
C0ENB,14.3.3 Comparator mode setting register (COMPMDR),Figure14-4FormatofComparatorModeSettingRegister(COMPMDR),2,,
C1ENB,14.3.3 Comparator mode setting register (COMPMDR),Figure14-4FormatofComparatorModeSettingRegister(COMPMDR),2,,
COMPFIR,14.3.4 Comparator filter control register (COMPFIR),Figure14-5FormatofComparatorFilterControlRegister(COMPFIR),,,
COMPOCR,14.3.5 Comparator output control register (COMPOCR),Figure14-6FormatofComparatorOutputControlRegister(COMPOCR),,,
C0IE,14.3.5 Comparator output control register (COMPOCR),Figure14-6FormatofComparatorOutputControlRegister(COMPOCR),2,,
C0OE,14.3.5 Comparator output control register (COMPOCR),Figure14-6FormatofComparatorOutputControlRegister(COMPOCR),2,,
C1IE,14.3.5 Comparator output control register (COMPOCR),Figure14-6FormatofComparatorOutputControlRegister(COMPOCR),2,,
C1OE,14.3.5 Comparator output control register (COMPOCR),Figure14-6FormatofComparatorOutputControlRegister(COMPOCR),2,,
ITLCMP00,"9.2.4 Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1)",Figure9-5FormatofIntervalTimerCompareRegisters0n(ITLCMP0n),,,
ITLCMP000,"9.2.3 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)",Figure9-4FormatofIntervalTimerCompareRegisters0mn(ITLCMP0mn),,,
ITLCMP001,"9.2.3 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)",Figure9-4FormatofIntervalTimerCompareRegisters0mn(ITLCMP0mn),,,
ITLCMP01,"9.2.4 Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1)",Figure9-5FormatofIntervalTimerCompareRegisters0n(ITLCMP0n),,,
ITLCMP012,"9.2.3 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)",Figure9-4FormatofIntervalTimerCompareRegisters0mn(ITLCMP0mn),,,
ITLCMP013,"9.2.3 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)",Figure9-4FormatofIntervalTimerCompareRegisters0mn(ITLCMP0mn),,,
ITLCAP00,9.2.5 Interval timer capture register 00 (ITLCAP00),Figure9-6FormatofIntervalTimerCaptureRegister00(ITLCAP00),,,
ITLCTL0,9.2.6 Interval timer control register (ITLCTL0),Figure9-7FormatofIntervalTimerControlRegister(ITLCTL0)(1/2),,,
ITLEN00,9.2.6 Interval timer control register (ITLCTL0),Figure9-7FormatofIntervalTimerControlRegister(ITLCTL0)(2/2),1,,
ITLEN01,9.2.6 Interval timer control register (ITLCTL0),Figure9-7FormatofIntervalTimerControlRegister(ITLCTL0)(1/2),2,,
ITLEN02,9.2.6 Interval timer control register (ITLCTL0),Figure9-7FormatofIntervalTimerControlRegister(ITLCTL0)(1/2),2,,
ITLEN03,9.2.6 Interval timer control register (ITLCTL0),Figure9-7FormatofIntervalTimerControlRegister(ITLCTL0)(1/2),2,,
ITLCSEL0,9.2.7 Interval timer clock select register 0 (ITLCSEL0),Figure9-8FormatofIntervalTimerClockSelectRegister0(ITLCSEL0),,,
ITLFDIV00,9.2.8 Interval timer frequency division register 0 (ITLFDIV00),Figure9-9FormatofIntervalTimerFrequencyDivisionRegister0(ITLFDIV00),,,
ITLFDIV01,9.2.9 Interval timer frequency division register 1 (ITLFDIV01),Figure9-10FormatofIntervalTimerFrequencyDivisionRegister1(ITLFDIV01),,,
ITLCC0,9.2.10 Interval timer capture control register 0 (ITLCC0),Figure9-11FormatofIntervalTimerCaptureControlRegister0(ITLCC0),,,
CAPR0,9.2.10 Interval timer capture control register 0 (ITLCC0),Figure9-11FormatofIntervalTimerCaptureControlRegister0(ITLCC0),2,,
CAPF0CR,9.2.10 Interval timer capture control register 0 (ITLCC0),Figure9-11FormatofIntervalTimerCaptureControlRegister0(ITLCC0),2,,
ITLS0,9.2.11 Interval timer status register (ITLS0),Figure9-12FormatofIntervalTimerStatusRegister(ITLS0),,,
ITLMKF0,9.2.12 Interval timer match detection mask register (ITLMKF0),Figure9-13FormatofIntervalTimerMatchDetectionMaskRegister(ITLMKF0),,,
SMSI0,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI1,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI2,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI3,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI4,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI5,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI6,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI7,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI8,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI9,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI10,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI11,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI12,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI13,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI14,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI15,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI16,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI17,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI18,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI19,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI20,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI21,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI22,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI23,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI24,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI25,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI26,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI27,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI28,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI29,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI30,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSI31,29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31),Figure29-4FormatofSequencerInstructionRegistersp(SMSIp),,,
SMSG0,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG1,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG2,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG3,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG4,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG5,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG6,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG7,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG8,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG9,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG10,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG11,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG12,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG13,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG14,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSG15,29.3.4 Sequencer general-purpose registers n (SMSGn) (n = 0 to 15),Figure29-5FormatofSequencerGeneral-PurposeRegistersn(SMSGn),,,
SMSC,29.3.5 Sequencer control register (SMSC),Figure29-6FormatofSequencerControlRegister(SMSC)(1/2),,,
LONGWAIT,29.3.5 Sequencer control register (SMSC),Figure29-6FormatofSequencerControlRegister(SMSC)(1/2),2,,
SMSTRGWAIT,29.3.5 Sequencer control register (SMSC),Figure29-6FormatofSequencerControlRegister(SMSC)(1/2),6,,SMSTRG
SMSSTOP,29.3.5 Sequencer control register (SMSC),Figure29-6FormatofSequencerControlRegister(SMSC)(1/2),3,,
SMSSTART,29.3.5 Sequencer control register (SMSC),Figure29-6FormatofSequencerControlRegister(SMSC)(1/2),2,,
SMSS,29.3.6 Sequencer status register (SMSS),Figure29-7FormatofSequencerStatusRegister(SMSS),,,
SMSSTAT,29.3.6 Sequencer status register (SMSS),Figure29-7FormatofSequencerStatusRegister(SMSS),2,,
FLSIVC0,"33.6.2.18 Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)","Figure33-26FormatofInterruptVectorChangeRegisters0and1(FLSIVC0,FLSIVC1)",,,
FLSIVC1,"33.6.2.18 Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)","Figure33-26FormatofInterruptVectorChangeRegisters0and1(FLSIVC0,FLSIVC1)",,,
GFLASH0,27.3.3 Flash memory guard function,Figure27-7FormatofCodeFlashMemoryGuardRegister(GFLASH0),,,
GFLASH1,27.3.3 Flash memory guard function,Figure27-8FormatofDataFlashMemoryGuardRegister(GFLASH1),,,
GFLASH2,27.3.3 Flash memory guard function,Figure27-9FormatofFlashSecurityAreaGuardRegister(GFLASH2),,,
GIAWCTL,27.3.8 Guard function of invalid memory access detection control register,Figure27-16FormatofGuardRegisterofIAWCTLRegister(GIAWCTL),,,
CTSUCRAL,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCR0,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCR1,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCRAH,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCR2,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCR3,"30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)","Figure30-7FormatofCTSUControlRegistersALandAH(CTSUCRAL,CTSUCRAH)(1/7)",,,
CTSUCRBL,"30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)","Figure30-8FormatofCTSUControlRegistersBLandBH(CTSUCRBL,CTSUCRBH)(1/3)",,,
CTSUSDPRS,"30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)","Figure30-8FormatofCTSUControlRegistersBLandBH(CTSUCRBL,CTSUCRBH)(1/3)",,,
CTSUSST,"30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)","Figure30-8FormatofCTSUControlRegistersBLandBH(CTSUCRBL,CTSUCRBH)(1/3)",,,
CTSUCRBH,"30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)","Figure30-8FormatofCTSUControlRegistersBLandBH(CTSUCRBL,CTSUCRBH)(1/3)",,,
CTSUDCLKC,"30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)","Figure30-8FormatofCTSUControlRegistersBLandBH(CTSUCRBL,CTSUCRBH)(1/3)",,,
CTSUMCHL,"30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)","Figure30-9FormatofCTSUMeasurementChannelRegistersLandH(CTSUMCHL,CTSUMCHH)(1/2)",,,
CTSUMCH0,"30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)","Figure30-9FormatofCTSUMeasurementChannelRegistersLandH(CTSUMCHL,CTSUMCHH)(1/2)",,,
CTSUMCH1,"30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)","Figure30-9FormatofCTSUMeasurementChannelRegistersLandH(CTSUMCHL,CTSUMCHH)(1/2)",,,
CTSUMCHH,"30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)","Figure30-9FormatofCTSUMeasurementChannelRegistersLandH(CTSUMCHL,CTSUMCHH)(1/2)",,,
CTSUMFAF,"30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)","Figure30-9FormatofCTSUMeasurementChannelRegistersLandH(CTSUMCHL,CTSUMCHH)(1/2)",,,
CTSUCHACAL,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC0,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC1,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHACAH,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC2,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC3,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHACBL,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC4,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC5,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHACBH,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC6,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHAC7,"30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)","Figure30-10FormatofCTSUChannelEnableControlRegistersAL,AH,BL,andBH(CTSUCHACAL,CTSUCHACAH,CTSUCHACBL,CTSUCHACBH)(1/2)",,,
CTSUCHTRCAL,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC0,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC1,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRCAH,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC2,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC3,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRCBL,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC4,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC5,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRCBH,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC6,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUCHTRC7,"30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)","Figure30-11FormatofCTSUChannelTransmit/ReceiveControlRegistersAL,AH,BL,andBH(CTSUCHTRCAL,CTSUCHTRCAH,CTSUCHTRCBL,CTSUCHTRCBH)(1/2)",,,
CTSUSRL,30.2.8 CTSU status register L (CTSUSRL),Figure30-12FormatofCTSUStatusRegisterL(CTSUSRL)(1/2),,,
CTSUST1,30.2.8 CTSU status register L (CTSUSRL),Figure30-12FormatofCTSUStatusRegisterL(CTSUSRL)(1/2),,,
CTSUST,30.2.8 CTSU status register L (CTSUSRL),Figure30-12FormatofCTSUStatusRegisterL(CTSUSRL)(1/2),,,
CTSUSO0,"30.2.9 CTSU sensor offset registers 0 and 1 (CTSUSO0, CTSUSO1)","Figure30-13FormatofCTSUSensorOffsetRegisters0and1(CTSUSO0,CTSUSO1)(1/2)",,,
CTSUSO1,"30.2.9 CTSU sensor offset registers 0 and 1 (CTSUSO0, CTSUSO1)","Figure30-13FormatofCTSUSensorOffsetRegisters0and1(CTSUSO0,CTSUSO1)(1/2)",,,
CTSUSC,"30.2.10 CTSU sensor counter registers L and H (CTSUSC, CTSUUC)","Figure30-14FormatofCTSUSensorCounterRegistersLandH(CTSUSC,CTSUUC)",,,
CTSUUC,"30.2.10 CTSU sensor counter registers L and H (CTSUSC, CTSUUC)","Figure30-14FormatofCTSUSensorCounterRegistersLandH(CTSUSC,CTSUUC)",,,
CTSUDBGR0,"30.2.11 CTSU calibration registers L and H (CTSUDBGR0, CTSUDBGR1)","Figure30-15FormatofCTSUCalibrationRegistersLandH(CTSUDBGR0,CTSUDBGR1)(1/3)",,,
CTSUDBGR1,"30.2.11 CTSU calibration registers L and H (CTSUDBGR0, CTSUDBGR1)","Figure30-15FormatofCTSUCalibrationRegistersLandH(CTSUDBGR0,CTSUDBGR1)(1/3)",,,
CTSUSUCLK0,"30.2.12 CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)","Figure30-16FormatofCTSUSensorUnitClockControlRegistersAL,AH,BL,andBH(CTSUSUCLK0,CTSUSUCLK1,CTSUSUCLK2,CTSUSUCLK3)(1/2)",,,
CTSUSUCLK1,"30.2.12 CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)","Figure30-16FormatofCTSUSensorUnitClockControlRegistersAL,AH,BL,andBH(CTSUSUCLK0,CTSUSUCLK1,CTSUSUCLK2,CTSUSUCLK3)(1/2)",,,
CTSUSUCLK2,"30.2.12 CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)","Figure30-16FormatofCTSUSensorUnitClockControlRegistersAL,AH,BL,andBH(CTSUSUCLK0,CTSUSUCLK1,CTSUSUCLK2,CTSUSUCLK3)(1/2)",,,
CTSUSUCLK3,"30.2.12 CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)","Figure30-16FormatofCTSUSensorUnitClockControlRegistersAL,AH,BL,andBH(CTSUSUCLK0,CTSUSUCLK1,CTSUSUCLK2,CTSUSUCLK3)(1/2)",,,
TRNGSDR,28.1.2 Registers to control the true random number generator,Figure28-2FormatofRandomNumberSeedDataRegister(TRNGSDR),,,
TRNGSCR0,28.1.2 Registers to control the true random number generator,Figure28-1FormatofRandomNumberSeedCommandRegister0(TRNGSCR0),,,
TRNGST,28.1.2 Registers to control the true random number generator,Figure28-1FormatofRandomNumberSeedCommandRegister0(TRNGSCR0),2,,
TRNGEN,28.1.2 Registers to control the true random number generator,Figure28-1FormatofRandomNumberSeedCommandRegister0(TRNGSCR0),2,,
TRNGRDY,28.1.2 Registers to control the true random number generator,Figure28-1FormatofRandomNumberSeedCommandRegister0(TRNGSCR0),2,,
CTSUTRIM0,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
RTRIM,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
DACTRIM,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
CTSUTRIM1,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
SUADJD,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
TRESULT4,"30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)","Figure30-17FormatofCTSUTrimmingRegistersALandAH(CTSUTRIM0,CTSUTRIM1)(1/2)",,,
CTSUTRIM2,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
TRESULT0,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
TRESULT1,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
CTSUTRIM3,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
TRESULT2,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
TRESULT3,"30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)","Figure30-18FormatofCTSUTrimmingRegistersBLandBH(CTSUTRIM2,CTSUTRIM3)",,,
REMCON0,18.2.3 Function select register 0 (REMCON0),Figure18-4FormatofFunctionSelectRegister0(REMCON0)(1/2),,,
ENFLG,18.2.3 Function select register 0 (REMCON0),Figure18-4FormatofFunctionSelectRegister0(REMCON0)(2/2),1,,
INFLG,18.2.3 Function select register 0 (REMCON0),Figure18-4FormatofFunctionSelectRegister0(REMCON0)(1/2),2,,
REMCON1,18.2.4 Function select register 1 (REMCON1),Figure18-5FormatofFunctionSelectRegister1(REMCON1),,,
EN,18.2.4 Function select register 1 (REMCON1),Figure18-5FormatofFunctionSelectRegister1(REMCON1),2,,
INTMD,18.2.4 Function select register 1 (REMCON1),Figure18-5FormatofFunctionSelectRegister1(REMCON1),2,,
REMSTS,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(1/3),,,
CPFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(3/3),1,,
REFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(3/3),1,,
DRFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(2/3),3,,
BFULFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(2/3),1,,
HDFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(2/3),1,,
D0FLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(1/3),2,,
D1FLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(1/3),2,,
SDFLG,18.2.5 Status register (REMSTS),Figure18-6FormatofStatusRegister(REMSTS)(1/3),2,,
REMINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),,,
CPINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
REINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
DRINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
BFULINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
HDINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
DINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),5,,
SDINT,18.2.6 Interrupt control register (REMINT),Figure18-7FormatofInterruptControlRegister(REMINT),2,,
REMCPC,18.2.7 Compare control register (REMCPC),Figure18-8FormatofCompareControlRegister(REMCPC),,,
REMCPD,18.2.8 Compare value setting register (REMCPD),Figure18-9FormatofCompareValueSettingRegister(REMCPD),,,
HDPMIN,18.2.9 Header pattern minimum width setting register (HDPMIN),Figure18-10FormatofHeaderPatternMinimumWidthSettingRegister(HDPMIN),,,
HDPMAX,18.2.10 Header pattern maximum width setting register (HDPMAX),Figure18-11FormatofHeaderPatternMaximumWidthSettingRegister(HDPMAX),,,
D0PMIN,18.2.11 Data 0 pattern minimum width setting register (D0PMIN),Figure18-12FormatofData0PatternMinimumWidthSettingRegister(D0PMIN),,,
D0PMAX,18.2.12 Data 0 pattern maximum width setting register (D0PMAX),Figure18-13FormatofData0PatternMaximumWidthSettingRegister(D0PMAX),,,
D1PMIN,18.2.13 Data 1 pattern minimum width setting register (D1PMIN),Figure18-14FormatofData1PatternMinimumWidthSettingRegister(D1PMIN),,,
D1PMAX,18.2.14 Data 1 pattern maximum width setting register (D1PMAX),Figure18-15FormatofData1PatternMaximumWidthSettingRegister(D1PMAX),,,
SDPMIN,18.2.15 Special data pattern minimum width setting register (SDPMIN),Figure18-16FormatofSpecialDataPatternMinimumWidthSettingRegister(SDPMIN),,,
SDPMAX,18.2.16 Special data pattern maximum width setting register (SDPMAX),Figure18-17FormatofSpecialDataPatternMaximumWidthSettingRegister(SDPMAX),,,
REMPE,18.2.17 Pattern end setting register (REMPE),Figure18-18FormatofPatternEndSettingRegister(REMPE),,,
REMSTC,18.2.18 Receiver standby control register (REMSTC),Figure18-19FormatofReceiverStandbyControlRegister(REMSTC),,,
SNZON,18.2.18 Receiver standby control register (REMSTC),Figure18-19FormatofReceiverStandbyControlRegister(REMSTC),3,,
REMRBIT,18.2.19 Receive bit count register (REMRBIT),Figure18-20FormatofReceiveBitCountRegister(REMRBIT),,,
RBIT0,18.2.19 Receive bit count register (REMRBIT),Figure18-20FormatofReceiveBitCountRegister(REMRBIT),5,,RBIT
REMDAT0,18.2.20 Receive data 0 register (REMDAT0),Figure18-21FormatofReceiveData0Register(REMDAT0),,,
DAT00,18.2.20 Receive data 0 register (REMDAT0),Figure18-21FormatofReceiveData0Register(REMDAT0),5,,DAT0
REMDAT1,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT2,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT3,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT4,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT5,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT6,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMDAT7,18.2.21 Receive data j register (REMDATj) (j = 1 to 7),Figure18-22FormatofReceiveDatajRegister(REMDATj),,,
REMTIM,18.2.22 Measurement result register (REMTIM),Figure18-23FormatofMeasurementResultRegister(REMTIM),,,
ELISEL0,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL1,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL2,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL3,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL4,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL5,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL6,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL7,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL8,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL9,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL10,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELISEL11,20.3.1 Input signal select registers n (ELISELn) (n = 0 to 11),Figure20-5FormatofInputSignalSelectRegistersn(ELISELn)(n=0to11)(1/3),,,
ELL1SEL0,20.3.2 Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3),Figure20-6FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=0to3)(1/2),,,
ELL1SEL1,20.3.2 Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3),Figure20-6FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=0to3)(1/2),,,
ELL1SEL2,20.3.2 Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3),Figure20-6FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=0to3)(1/2),,,
ELL1SEL3,20.3.2 Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3),Figure20-6FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=0to3)(1/2),,,
ELL1SEL4,"20.3.3 Event link L1 signal select registers n (ELL1SELn) (n = 4, 5)","Figure20-7FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=4,5)",,,
ELL1SEL5,"20.3.3 Event link L1 signal select registers n (ELL1SELn) (n = 4, 5)","Figure20-7FormatofEventLinkL1SignalSelectRegistersn(ELL1SELn)(n=4,5)",,,
ELL1SEL6,20.3.4 Event link L1 signal select register 6 (ELL1SEL6),Figure20-8FormatofEventLinkL1SignalSelectRegister6(ELL1SEL6),,,
ELL1CTL,20.3.5 Logic cell block L1 control register (ELL1CTL),Figure20-9FormatofLogicCellBlockL1ControlRegister(ELL1CTL),,,
ELL1LNK0,20.3.6 Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3),Figure20-10FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=0to3),,,
ELL1LNK1,20.3.6 Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3),Figure20-10FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=0to3),,,
ELL1LNK2,20.3.6 Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3),Figure20-10FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=0to3),,,
ELL1LNK3,20.3.6 Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3),Figure20-10FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=0to3),,,
ELL1LNK4,"20.3.7 Event link L1 output select registers n (ELL1LNKn) (n = 4, 5)","Figure20-11FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=4,5)",,,
ELL1LNK5,"20.3.7 Event link L1 output select registers n (ELL1LNKn) (n = 4, 5)","Figure20-11FormatofEventLinkL1OutputSelectRegistersn(ELL1LNKn)(n=4,5)",,,
ELL1LNK6,20.3.8 Event link L1 output select register 6 (ELL1LNK6),Figure20-12FormatofEventLinkL1OutputSelectRegister6(ELL1LNK6),,,
ELL2SEL0,20.3.9 Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3),Figure20-13FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=0to3)(1/2),,,
ELL2SEL1,20.3.9 Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3),Figure20-13FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=0to3)(1/2),,,
ELL2SEL2,20.3.9 Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3),Figure20-13FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=0to3)(1/2),,,
ELL2SEL3,20.3.9 Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3),Figure20-13FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=0to3)(1/2),,,
ELL2SEL4,"20.3.10 Event link L2 signal select registers n (ELL2SELn) (n = 4, 5)","Figure20-14FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=4,5)",,,
ELL2SEL5,"20.3.10 Event link L2 signal select registers n (ELL2SELn) (n = 4, 5)","Figure20-14FormatofEventLinkL2SignalSelectRegistersn(ELL2SELn)(n=4,5)",,,
ELL2SEL6,20.3.11 Event link L2 signal select register 6 (ELL2SEL6),Figure20-15FormatofEventLinkL2SignalSelectRegister6(ELL2SEL6),,,
ELL2CTL,20.3.12 Logic cell block L2 control register (ELL2CTL),Figure20-16FormatofLogicCellBlockL2ControlRegister(ELL2CTL),,,
ELL2LNK0,20.3.13 Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3),Figure20-17FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=0to3),,,
ELL2LNK1,20.3.13 Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3),Figure20-17FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=0to3),,,
ELL2LNK2,20.3.13 Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3),Figure20-17FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=0to3),,,
ELL2LNK3,20.3.13 Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3),Figure20-17FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=0to3),,,
ELL2LNK4,"20.3.14 Event link L2 output select registers n (ELL2LNKn) (n = 4, 5)","Figure20-18FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=4,5)",,,
ELL2LNK5,"20.3.14 Event link L2 output select registers n (ELL2LNKn) (n = 4, 5)","Figure20-18FormatofEventLinkL2OutputSelectRegistersn(ELL2LNKn)(n=4,5)",,,
ELL2LNK6,20.3.15 Event link L2 output select register 6 (ELL2LNK6),Figure20-19FormatofEventLinkL2OutputSelectRegister6(ELL2LNK6),,,
ELL3SEL0,20.3.16 Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3),Figure20-20FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=0to3)(1/2),,,
ELL3SEL1,20.3.16 Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3),Figure20-20FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=0to3)(1/2),,,
ELL3SEL2,20.3.16 Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3),Figure20-20FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=0to3)(1/2),,,
ELL3SEL3,20.3.16 Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3),Figure20-20FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=0to3)(1/2),,,
ELL3SEL4,"20.3.17 Event link L3 signal select registers n (ELL3SELn) (n = 4, 5)","Figure20-21FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=4,5)",,,
ELL3SEL5,"20.3.17 Event link L3 signal select registers n (ELL3SELn) (n = 4, 5)","Figure20-21FormatofEventLinkL3SignalSelectRegistersn(ELL3SELn)(n=4,5)",,,
ELL3SEL6,20.3.18 Event link L3 signal select register 6 (ELL3SEL6),Figure20-22FormatofEventLinkL3SignalSelectRegister6(ELL3SEL6),,,
ELL3CTL,20.3.19 Logic cell block L3 control register (ELL3CTL),Figure20-23FormatofLogicCellBlockL3ControlRegister(ELL3CTL),,,
ELL3LNK0,20.3.20 Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3),Figure20-24FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=0to3),,,
ELL3LNK1,20.3.20 Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3),Figure20-24FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=0to3),,,
ELL3LNK2,20.3.20 Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3),Figure20-24FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=0to3),,,
ELL3LNK3,20.3.20 Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3),Figure20-24FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=0to3),,,
ELL3LNK4,"20.3.21 Event link L3 output select registers n (ELL3LNKn) (n = 4, 5)","Figure20-25FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=4,5)",,,
ELL3LNK5,"20.3.21 Event link L3 output select registers n (ELL3LNKn) (n = 4, 5)","Figure20-25FormatofEventLinkL3OutputSelectRegistersn(ELL3LNKn)(n=4,5)",,,
ELL3LNK6,20.3.22 Event link L3 output select register 6 (ELL3LNK6),Figure20-26FormatofEventLinkL3OutputSelectRegister6(ELL3LNK6),,,
ELOSEL0,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL1,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL2,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL3,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL4,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL5,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL6,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOSEL7,20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7),Figure20-27FormatofOutputSignalSelectRegistersn(ELOSELn)(n=0to7)(1/2),,,
ELOENCTL,20.3.24 Output signal enable register (ELOENCTL),Figure20-28FormatofOutputSignalEnableRegister(ELOENCTL),,,
ELOMONI,20.3.25 Output signal monitor register (ELOMONI),Figure20-29FormatofOutputSignalMonitorRegister(ELOMONI),,,
P0,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P1,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P2,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P3,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P4,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P5,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P6,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P7,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P8,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P9,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P10,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P11,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P12,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P13,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P14,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
P15,4.3.2 Port registers (Pxx),Figure4-2FormatofPortRegisters(Pxx),,,
SDR00,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO00,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
TXD0,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR01,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
RXD0,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO01,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR12,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO30,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
TXD3,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR13,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
RXD3,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO31,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
TDR00,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR01,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR01L,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR01H,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
ADCR,12.3.6 12-bit/10-bit A/D conversion result register (ADCRn),Figure12-10Formatof12-bit/10-bitA/DConversionResultRegister(ADCRn),,,
ADCRH,12.3.7 8-bit A/D conversion result register (ADCRnH),Figure12-11Formatof8-bitA/DConversionResultRegister(ADCRnH),,,
PM0,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM1,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM2,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM3,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM4,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM5,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM6,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM7,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM8,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM9,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM10,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM11,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM12,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM14,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
PM15,4.3.1 Port mode registers (PMxx),Figure4-1FormatofPortModeRegisters(PMxx),,,
ADM0,12.3.3 A/D converter mode register 0 (ADM0),Figure12-4FormatofA/DConverterModeRegister0(ADM0),,,
ADCE,12.3.3 A/D converter mode register 0 (ADM0),Figure12-4FormatofA/DConverterModeRegister0(ADM0),2,,
ADCS,12.3.3 A/D converter mode register 0 (ADM0),Figure12-4FormatofA/DConverterModeRegister0(ADM0),2,,
ADS,12.3.8 Analog input channel specification register (ADS),Figure12-12FormatofAnalogInputChannelSpecificationRegister(ADS),,A/D Converter (ADC),
ADS,27.3.10 Testing of the A/D converter,Figure27-21FormatofAnalogInputChannelSpecificationRegister(ADS),,Safety Functions,
ADM1,12.3.4 A/D converter mode register 1 (ADM1),Figure12-7FormatofA/DConverterModeRegister1(ADM1),,,
KRCTL,22.3.1 Key return control register (KRCTL),Figure22-2FormatofKeyReturnControlRegister(KRCTL),,,
KREG,22.3.1 Key return control register (KRCTL),Figure22-2FormatofKeyReturnControlRegister(KRCTL),2,,
KRMD,22.3.1 Key return control register (KRCTL),Figure22-2FormatofKeyReturnControlRegister(KRCTL),2,,
KRF,22.3.3 Key return flag register (KRF),Figure22-4FormatofKeyReturnFlagRegister(KRF),,,
KRM0,22.3.2 Key return mode register 0 (KRM0),Figure22-3FormatofKeyReturnModeRegister0(KRM0),,,
EGP0,"21.3.4 External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)","Figure21-5FormatofExternalInterruptRisingEdgeEnableRegisters(EGP0,EGP1)andExternalInterruptFallingEdgeEnableRegisters(EGN0,EGN1)",,,
EGN0,"21.3.4 External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)","Figure21-5FormatofExternalInterruptRisingEdgeEnableRegisters(EGP0,EGP1)andExternalInterruptFallingEdgeEnableRegisters(EGN0,EGN1)",,,
EGP1,"21.3.4 External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)","Figure21-5FormatofExternalInterruptRisingEdgeEnableRegisters(EGP0,EGP1)andExternalInterruptFallingEdgeEnableRegisters(EGN0,EGN1)",,,
EGN1,"21.3.4 External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)","Figure21-5FormatofExternalInterruptRisingEdgeEnableRegisters(EGP0,EGP1)andExternalInterruptFallingEdgeEnableRegisters(EGN0,EGN1)",,,
SDR02,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO10,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
TXD1,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR03,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
RXD1,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO11,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR10,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO20,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
TXD2,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SDR11,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
RXD2,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
SIO21,15.3.6 Serial data register mn (SDRmn),Figure15-10FormatofSerialDataRegistermn(SDRmn),,,
IICA0,16.2 Configuration of Serial Interface IICA,Figure16-3FormatofIICAShiftRegistern(IICAn),,,
IICS0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),,,
SPD0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,SPDn
STD0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,STDn
ACKD0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,ACKDn
TRC0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(3/4),1,,TRCn
COI0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(2/4),1,,COIn
EXC0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(2/4),1,,EXCn
ALD0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),3,,ALDn
MSTS0,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),2,,MSTSn
IICF0,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),,,
IICRSV0,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(2/2),1,,IICRSVn
STCEN0,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),5,,STCENn
IICBSY0,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),2,,IICBSYn
STCF0,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),2,,STCFn
IICA1,16.2 Configuration of Serial Interface IICA,Figure16-3FormatofIICAShiftRegistern(IICAn),,,
IICS1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),,,
SPD1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,SPDn
STD1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,STDn
ACKD1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(4/4),1,,ACKDn
TRC1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(3/4),1,,TRCn
COI1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(2/4),1,,COIn
EXC1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(2/4),1,,EXCn
ALD1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),3,,ALDn
MSTS1,16.3.4 IICA status register n (IICSn),Figure16-8FormatofIICAStatusRegistern(IICSn)(1/4),2,,MSTSn
IICF1,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),,,
IICRSV1,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(2/2),1,,IICRSVn
STCEN1,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),5,,STCENn
IICBSY1,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),2,,IICBSYn
STCF1,16.3.5 IICA flag register n (IICFn),Figure16-9FormatofIICAFlagRegistern(IICFn)(1/2),2,,STCFn
TDR02,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR03,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR03L,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR03H,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR04,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR05,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR06,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR07,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR10,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR11,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR11L,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR11H,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR12,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR13,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR13L,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR13H,7.2.2 Timer data register mn (TDRmn),"Figure7-10FormatofTimerDataRegistermn(TDRmn)(n=1,3)",,,
TDR14,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR15,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR16,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
TDR17,7.2.2 Timer data register mn (TDRmn),"Figure7-9FormatofTimerDataRegistermn(TDRmn)(n=0,2,4to7)",,,
CMC,6.3.1 Clock operation mode control register (CMC),Figure6-2FormatofClockOperationModeControlRegister(CMC)(1/2),,,
CSC,6.3.3 Clock operation status control register (CSC),Figure6-4FormatofClockOperationStatusControlRegister(CSC),,,
HIOSTOP,6.3.3 Clock operation status control register (CSC),Figure6-4FormatofClockOperationStatusControlRegister(CSC),2,,
MIOEN,6.3.3 Clock operation status control register (CSC),Figure6-4FormatofClockOperationStatusControlRegister(CSC),2,,
XTSTOP,6.3.3 Clock operation status control register (CSC),Figure6-4FormatofClockOperationStatusControlRegister(CSC),2,,
MSTOP,6.3.3 Clock operation status control register (CSC),Figure6-4FormatofClockOperationStatusControlRegister(CSC),2,,
OSTC,6.3.4 Oscillation stabilization time counter status register (OSTC),Figure6-5FormatofOscillationStabilizationTimeCounterStatusRegister(OSTC),,,
OSTS,6.3.5 Oscillation stabilization time select register (OSTS),Figure6-6FormatofOscillationStabilizationTimeSelectRegister(OSTS),,,
CKC,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),,,
MCM1,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),2,,
MCS1,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),2,,
MCM0,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),2,,
MCS,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),3,,
CSS,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),2,,
CLS,6.3.2 System clock control register (CKC),Figure6-3FormatofSystemClockControlRegister(CKC),2,,
CKS0,10.3.1 Clock output select registers n (CKSn),Figure10-2FormatofClockOutputSelectRegistersn(CKSn),,,
PCLOE0,10.3.1 Clock output select registers n (CKSn),Figure10-2FormatofClockOutputSelectRegistersn(CKSn),2,,PCLOEn
CKS1,10.3.1 Clock output select registers n (CKSn),Figure10-2FormatofClockOutputSelectRegistersn(CKSn),,,
PCLOE1,10.3.1 Clock output select registers n (CKSn),Figure10-2FormatofClockOutputSelectRegistersn(CKSn),2,,PCLOEn
CKSEL,6.3.8 Subsystem clock select register (CKSEL),Figure6-10FormatofSubsystemClockSelectRegister(CKSEL),,,
SELLOSC,6.3.8 Subsystem clock select register (CKSEL),Figure6-10FormatofSubsystemClockSelectRegister(CKSEL),2,,
RESF,24.2.1 Reset control flag register (RESF),Figure24-4FormatofResetControlFlagRegister(RESF),,,
LVIM,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),,,
LVD0F,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),2,,LVDnF
LVD1F,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),2,,LVDnF
DLVD0F,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),1,,DLVDnF
DLVD1F,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),1,,DLVDnF
LVISEN,26.3.1 Voltage detection register (LVIM),Figure26-3FormatofVoltageDetectionRegister(LVIM),2,,
LVIS,26.3.3 Voltage detection level register (LVIS),Figure26-5FormatofVoltageDetectionLevelRegister(LVIS),,,
LVD1SEL,26.3.3 Voltage detection level register (LVIS),Figure26-5FormatofVoltageDetectionLevelRegister(LVIS),2,,
LVD1EN,26.3.3 Voltage detection level register (LVIS),Figure26-5FormatofVoltageDetectionLevelRegister(LVIS),2,,
WDTE,11.3.1 Watchdog timer enable register (WDTE),Figure11-2FormatofWatchdogTimerEnableRegister(WDTE),,,
CRCIN,27.3.2 CRC operation (general-purpose CRC),Figure27-4FormatofCRCInputRegister(CRCIN),,,
IF2,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
TMIF05,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF06,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF07,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF6,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF7,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF8,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF9,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
FLIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF2L,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
IF2H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
CMPIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF10,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CMPIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF11,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF10,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
UREIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF11,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
UREIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF12,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SREIF3,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF13H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CTSUWRIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICAIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF3,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
CTSURDIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CTSUFNIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
REMCIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
UTIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
URIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
UTIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
URIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF14,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF3L,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
IF3H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
TMIF15,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF16,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF17,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
MK2,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
TMMK05,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK06,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK07,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK6,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK7,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK8,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK9,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
FLMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK2L,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
MK2H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
CMPMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK10,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CMPMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK11,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK10,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
UREMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK11,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
UREMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK12,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SREMK3,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK13H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CTSUWRMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICAMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK3,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
CTSURDMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CTSUFNMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
REMCMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
UTMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
URMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
UTMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
URMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK14,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK3L,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
MK3H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
TMMK15,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK16,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK17,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PR02,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
TMPR005,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR006,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR007,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR06,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR07,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR08,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR09,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
FLPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR02L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR02H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CMPPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR010,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CMPPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR011,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR010,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UREPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR011,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UREPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR012,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR03,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR013H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CTSUWRPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICAPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR03,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CTSURDPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CTSUFNPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
REMCPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UTPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
URPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UTPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
URPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR014,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR03L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR03H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
TMPR015,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR016,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR017,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR12,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
TMPR105,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR106,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR107,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR16,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR17,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR18,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR19,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
FLPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR12L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR12H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CMPPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR110,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CMPPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR111,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR110,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UREPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR111,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UREPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR112,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR13,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR113H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CTSUWRPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICAPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR13,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CTSURDPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CTSUFNPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
REMCPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UTPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
URPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
UTPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
URPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR114,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR13L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR13H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
TMPR115,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR116,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR117,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
WDTIIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
LVIIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF2,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF3,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF4,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
PIF5,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF0L,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
IF0H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
CSIIF20,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF20,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
STIF2,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF21,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF21,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SRIF2,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SREIF2,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF11H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
ELCLIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SMSEIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF00,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF00,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
STIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF00,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SREIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF01H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
CSIIF10,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF10,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
STIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF11,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF11,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SRIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SREIF1,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF03H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICAIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF01,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF01,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SRIF0,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF01,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF02,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF03,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IF1L,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
IF1H,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(1/2)",,,
ADIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
RTCIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
ITLIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
KRIF,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF30,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF30,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
STIF3,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
CSIIF31,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
IICIF31,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
SRIF3,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF13,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
TMIF04,"21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)","Figure21-2FormatofInterruptRequestFlagRegisters(IF0L,IF0H,IF1L,IF1H,IF2L,IF2H,IF3L,IF3H)(2/2)",1,,xxIFx
MK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
WDTIMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
LVIMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK2,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK3,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK4,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PMK5,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK0L,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
MK0H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
CSIMK20,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK20,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
STMK2,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK21,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK21,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SRMK2,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SREMK2,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK11H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
ELCLMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SMSEMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK00,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK00,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
STMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK00,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SREMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK01H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
CSIMK10,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK10,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
STMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK11,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK11,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SRMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SREMK1,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK03H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICAMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK01,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK01,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SRMK0,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK01,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK02,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK03,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
MK1L,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
MK1H,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)",,,
ADMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
RTCMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
ITLMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
KRMK,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK30,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK30,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
STMK3,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
CSIMK31,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
IICMK31,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
SRMK3,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK13,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
TMMK04,"21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)","Figure21-3FormatofInterruptMaskFlagRegisters(MK0L,MK0H,MK1L,MK1H,MK2L,MK2H,MK3L,MK3H)(2/2)",1,,xxMKx
PR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
WDTIPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
LVIPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR02,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR03,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR04,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR05,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR00L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR00H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CSIPR020,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR020,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR02,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR021,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR021,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR02,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR02,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR011H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
ELCLPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SMSEPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR000,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR000,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR000,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR001H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CSIPR010,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR010,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR011,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR011,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR01,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR003H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICAPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR001,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR001,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR00,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR001,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR002,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR003,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR01L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR01H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
ADPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
RTCPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
ITLPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
KRPR0,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR030,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR030,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR03,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR031,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR031,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR03,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR013,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR004,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
WDTIPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
LVIPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR12,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR13,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR14,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PPR15,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR10L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR10H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CSIPR120,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR120,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR12,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR121,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR121,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR12,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR12,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR111H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
ELCLPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SMSEPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR100,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR100,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR100,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR101H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
CSIPR110,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR110,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR111,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR111,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SREPR11,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR103H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICAPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR101,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR101,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR10,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR101,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR102,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR103,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PR11L,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
PR11H,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(1/4)",,,
ADPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
RTCPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
ITLPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
KRPR1,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR130,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR130,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
STPR13,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
CSIPR131,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
IICPR131,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
SRPR13,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR113,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
TMPR104,"21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)","Figure21-4FormatofPrioritySpecificationFlagRegisters(PR00L,PR00H,PR01L,PR01H,PR02L,PR02H,PR03L,PR03H,PR10L,PR10H,PR11L,PR11H,PR12L,PR12H,PR13L,PR13H)(4/4)",1,,xxPR1x
PMC,3.1.2 Mirror area,Figure3-8FormatofProcessorModeControlRegister(PMC),,,
MAA,3.1.2 Mirror area,Figure3-8FormatofProcessorModeControlRegister(PMC),2,,
