#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  1 11:04:38 2021
# Process ID: 28052
# Current directory: C:/Users/valer/Documents/DESD-FPGA-course/RAM_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30764 C:\Users\valer\Documents\DESD-FPGA-course\RAM_template\RAM_template.xpr
# Log file: C:/Users/valer/Documents/DESD-FPGA-course/RAM_template/vivado.log
# Journal file: C:/Users/valer/Documents/DESD-FPGA-course/RAM_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/valer/Documents/DESD-FPGA-course/RAM_template/RAM_template.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
open_wave_config C:/Users/valer/Documents/DESD-FPGA-course/RAM_template/RAM_template.srcs/sim_1/imports/Memories/tb_RAM_behav.wcfg
source tb_RAM.tcl
close_sim
close_project
