

================================================================
== Vivado HLS Report for 'dct_read_data'
================================================================
* Date:           Mon Jun 13 12:21:53 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |  128|  128|         3|          2|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r [1/1] 0.00ns
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %.reset ]

ST_2: c [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_2 [1/1] 0.80ns
.reset:0  %r_2 = add i4 1, %r

ST_2: exitcond5 [1/1] 1.88ns
.reset:3  %exitcond5 = icmp eq i4 %c, -8

ST_2: c_mid2 [1/1] 1.37ns
.reset:4  %c_mid2 = select i1 %exitcond5, i4 0, i4 %c

ST_2: tmp_mid2_v_v [1/1] 1.37ns
.reset:5  %tmp_mid2_v_v = select i1 %exitcond5, i4 %r_2, i4 %r

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

ST_2: tmp_mid2 [1/1] 0.00ns
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: tmp_7_mid2 [1/1] 0.00ns
.reset:8  %tmp_7_mid2 = zext i4 %tmp_mid2_v_v to i64

ST_2: c_cast2 [1/1] 0.00ns
.reset:9  %c_cast2 = zext i4 %c_mid2 to i6

ST_2: tmp_9 [1/1] 1.72ns
.reset:13  %tmp_9 = add i6 %c_cast2, %tmp_mid2

ST_2: tmp_s [1/1] 0.00ns
.reset:14  %tmp_s = zext i6 %tmp_9 to i64

ST_2: input_addr [1/1] 0.00ns
.reset:15  %input_addr = getelementptr [64 x i16]* %input, i64 0, i64 %tmp_s

ST_2: input_load [2/2] 2.71ns
.reset:16  %input_load = load i16* %input_addr, align 2

ST_2: buf_addr [1/1] 0.00ns
.reset:17  %buf_addr = getelementptr [8 x i128]* %buf, i64 0, i64 %tmp_7_mid2

ST_2: tmp_4 [1/1] 0.00ns
.reset:19  %tmp_4 = trunc i4 %c_mid2 to i3

ST_2: c_2 [1/1] 0.80ns
.reset:46  %c_2 = add i4 1, %c_mid2


 <State 3>: 5.47ns
ST_3: input_load [1/2] 2.71ns
.reset:16  %input_load = load i16* %input_addr, align 2

ST_3: buf_load [2/2] 2.71ns
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_3: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_4, i4 0)

ST_3: tmp_3 [1/1] 0.00ns
.reset:21  %tmp_3 = or i7 %tmp_2, 15

ST_3: tmp_5 [1/1] 1.97ns
.reset:22  %tmp_5 = icmp ugt i7 %tmp_2, %tmp_3

ST_3: tmp_6 [1/1] 0.00ns
.reset:23  %tmp_6 = zext i7 %tmp_2 to i8

ST_3: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:25  %tmp_8 = zext i16 %input_load to i128

ST_3: tmp_10 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:26  %tmp_10 = xor i8 %tmp_6, 127

ST_3: tmp_13 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:29  %tmp_13 = select i1 %tmp_5, i8 %tmp_10, i8 %tmp_6

ST_3: tmp_15 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:31  %tmp_15 = zext i8 %tmp_13 to i128

ST_3: tmp_18 [1/1] 2.76ns (out node of the LUT)
.reset:34  %tmp_18 = shl i128 %tmp_8, %tmp_15


 <State 4>: 6.79ns
ST_4: stg_39 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_Col_str)

ST_4: empty [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: stg_41 [1/1] 0.00ns
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_4: tmp_1 [1/1] 0.00ns
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_4: stg_43 [1/1] 0.00ns
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: buf_load [1/2] 2.71ns
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_4: tmp_7 [1/1] 0.00ns
.reset:24  %tmp_7 = zext i7 %tmp_3 to i8

ST_4: tmp_11 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:27  %tmp_11 = select i1 %tmp_5, i8 %tmp_6, i8 %tmp_7

ST_4: tmp_12 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:28  %tmp_12 = select i1 %tmp_5, i8 %tmp_7, i8 %tmp_6

ST_4: tmp_14 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:30  %tmp_14 = xor i8 %tmp_11, 127

ST_4: tmp_16 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:32  %tmp_16 = zext i8 %tmp_12 to i128

ST_4: tmp_17 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:33  %tmp_17 = zext i8 %tmp_14 to i128

ST_4: tmp_19 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:35  %tmp_19 = call i128 @llvm.part.select.i128(i128 %tmp_18, i32 127, i32 0)

ST_4: tmp_20 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:36  %tmp_20 = select i1 %tmp_5, i128 %tmp_19, i128 %tmp_18

ST_4: tmp_21 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:37  %tmp_21 = shl i128 -1, %tmp_16

ST_4: tmp_22 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:38  %tmp_22 = lshr i128 -1, %tmp_17

ST_4: p_demorgan [1/1] 1.37ns (out node of the LUT)
.reset:39  %p_demorgan = and i128 %tmp_21, %tmp_22

ST_4: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:40  %tmp_23 = xor i128 %p_demorgan, -1

ST_4: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:41  %tmp_24 = and i128 %buf_load, %tmp_23

ST_4: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:42  %tmp_25 = and i128 %tmp_20, %p_demorgan

ST_4: tmp_26 [1/1] 1.37ns (out node of the LUT)
.reset:43  %tmp_26 = or i128 %tmp_24, %tmp_25

ST_4: stg_60 [1/1] 2.71ns
.reset:44  store i128 %tmp_26, i128* %buf_addr, align 8

ST_4: empty_10 [1/1] 0.00ns
.reset:45  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

ST_4: stg_62 [1/1] 0.00ns
.reset:47  br label %1


 <State 5>: 0.00ns
ST_5: stg_63 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
r                   (phi              ) [ 001000]
c                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
stg_12              (br               ) [ 000000]
r_2                 (add              ) [ 000000]
exitcond5           (icmp             ) [ 000000]
c_mid2              (select           ) [ 000000]
tmp_mid2_v_v        (select           ) [ 011110]
tmp                 (trunc            ) [ 000000]
tmp_mid2            (bitconcatenate   ) [ 000000]
tmp_7_mid2          (zext             ) [ 000000]
c_cast2             (zext             ) [ 000000]
tmp_9               (add              ) [ 000000]
tmp_s               (zext             ) [ 000000]
input_addr          (getelementptr    ) [ 000100]
buf_addr            (getelementptr    ) [ 001110]
tmp_4               (trunc            ) [ 000100]
c_2                 (add              ) [ 011110]
input_load          (load             ) [ 000000]
tmp_2               (bitconcatenate   ) [ 000000]
tmp_3               (or               ) [ 001010]
tmp_5               (icmp             ) [ 001010]
tmp_6               (zext             ) [ 001010]
tmp_8               (zext             ) [ 000000]
tmp_10              (xor              ) [ 000000]
tmp_13              (select           ) [ 000000]
tmp_15              (zext             ) [ 000000]
tmp_18              (shl              ) [ 001010]
stg_39              (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
stg_41              (specloopname     ) [ 000000]
tmp_1               (specregionbegin  ) [ 000000]
stg_43              (specpipeline     ) [ 000000]
buf_load            (load             ) [ 000000]
tmp_7               (zext             ) [ 000000]
tmp_11              (select           ) [ 000000]
tmp_12              (select           ) [ 000000]
tmp_14              (xor              ) [ 000000]
tmp_16              (zext             ) [ 000000]
tmp_17              (zext             ) [ 000000]
tmp_19              (partselect       ) [ 000000]
tmp_20              (select           ) [ 000000]
tmp_21              (shl              ) [ 000000]
tmp_22              (lshr             ) [ 000000]
p_demorgan          (and              ) [ 000000]
tmp_23              (xor              ) [ 000000]
tmp_24              (and              ) [ 000000]
tmp_25              (and              ) [ 000000]
tmp_26              (or               ) [ 000000]
stg_60              (store            ) [ 000000]
empty_10            (specregionend    ) [ 000000]
stg_62              (br               ) [ 011110]
stg_63              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="input_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="1"/>
<pin id="79" dir="0" index="1" bw="128" slack="0"/>
<pin id="80" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/3 stg_60/4 "/>
</bind>
</comp>

<comp id="81" class="1005" name="indvar_flatten_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="1"/>
<pin id="83" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="indvar_flatten_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="r_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="r_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="c_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_next_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="c_mid2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_mid2_v_v_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_mid2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_7_mid2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_mid2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c_cast2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_9_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="c_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_8_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_15_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_18_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_7_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_11_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="7" slack="1"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_12_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="1"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_14_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_17_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_19_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="0"/>
<pin id="278" dir="0" index="1" bw="128" slack="1"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_20_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="128" slack="0"/>
<pin id="288" dir="0" index="2" bw="128" slack="1"/>
<pin id="289" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_21_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_22_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_demorgan_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="128" slack="0"/>
<pin id="305" dir="0" index="1" bw="128" slack="0"/>
<pin id="306" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_23_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="128" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_24_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="0"/>
<pin id="317" dir="0" index="1" bw="128" slack="0"/>
<pin id="318" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_25_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="128" slack="0"/>
<pin id="323" dir="0" index="1" bw="128" slack="0"/>
<pin id="324" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_26_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="128" slack="0"/>
<pin id="329" dir="0" index="1" bw="128" slack="0"/>
<pin id="330" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="exitcond_flatten_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="338" class="1005" name="indvar_flatten_next_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_mid2_v_v_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v "/>
</bind>
</comp>

<comp id="348" class="1005" name="input_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="1"/>
<pin id="350" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="buf_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_4_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="1"/>
<pin id="360" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="c_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="1"/>
<pin id="370" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_5_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_6_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_18_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="128" slack="1"/>
<pin id="388" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="85" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="85" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="96" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="107" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="107" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="132" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="96" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="146" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="174"><net_src comp="138" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="158" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="189"><net_src comp="138" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="138" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="196" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="65" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="209" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="219" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="247" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="256" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="276" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="268" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="272" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="77" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="285" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="303" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="337"><net_src comp="114" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="120" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="346"><net_src comp="146" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="351"><net_src comp="58" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="356"><net_src comp="70" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="361"><net_src comp="186" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="366"><net_src comp="190" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="371"><net_src comp="203" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="376"><net_src comp="209" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="383"><net_src comp="215" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="389"><net_src comp="241" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {4 }
 - Input state : 
	Port: dct_read_data : input_r | {2 3 }
	Port: dct_read_data : buf_r | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_12 : 2
		r_2 : 1
		exitcond5 : 1
		c_mid2 : 2
		tmp_mid2_v_v : 2
		tmp : 3
		tmp_mid2 : 4
		tmp_7_mid2 : 3
		c_cast2 : 3
		tmp_9 : 5
		tmp_s : 6
		input_addr : 7
		input_load : 8
		buf_addr : 4
		tmp_4 : 3
		c_2 : 3
	State 3
		tmp_3 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_8 : 1
		tmp_10 : 2
		tmp_13 : 2
		tmp_15 : 3
		tmp_18 : 4
	State 4
		tmp_11 : 1
		tmp_12 : 1
		tmp_14 : 2
		tmp_16 : 2
		tmp_17 : 2
		tmp_20 : 1
		tmp_21 : 3
		tmp_22 : 3
		p_demorgan : 4
		tmp_23 : 4
		tmp_24 : 4
		tmp_25 : 4
		tmp_26 : 4
		stg_60 : 4
		empty_10 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      p_demorgan_fu_303     |    0    |   188   |
|    and   |        tmp_24_fu_315       |    0    |   188   |
|          |        tmp_25_fu_321       |    0    |   188   |
|----------|----------------------------|---------|---------|
|          |        tmp_10_fu_223       |    0    |    8    |
|    xor   |        tmp_14_fu_262       |    0    |    8    |
|          |        tmp_23_fu_309       |    0    |   188   |
|----------|----------------------------|---------|---------|
|    or    |        tmp_3_fu_203        |    0    |    0    |
|          |        tmp_26_fu_327       |    0    |   188   |
|----------|----------------------------|---------|---------|
|          |        c_mid2_fu_138       |    0    |    4    |
|          |     tmp_mid2_v_v_fu_146    |    0    |    4    |
|  select  |        tmp_13_fu_229       |    0    |    8    |
|          |        tmp_11_fu_250       |    0    |    7    |
|          |        tmp_12_fu_256       |    0    |    7    |
|          |        tmp_20_fu_285       |    0    |   128   |
|----------|----------------------------|---------|---------|
|    shl   |        tmp_18_fu_241       |    0    |    37   |
|          |        tmp_21_fu_291       |    0    |    10   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_120 |    0    |    7    |
|    add   |         r_2_fu_126         |    0    |    4    |
|          |        tmp_9_fu_175        |    0    |    6    |
|          |         c_2_fu_190         |    0    |    4    |
|----------|----------------------------|---------|---------|
|   lshr   |        tmp_22_fu_297       |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_114  |    0    |    3    |
|   icmp   |      exitcond5_fu_132      |    0    |    2    |
|          |        tmp_5_fu_209        |    0    |    3    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_154         |    0    |    0    |
|          |        tmp_4_fu_186        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_158      |    0    |    0    |
|          |        tmp_2_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      tmp_7_mid2_fu_166     |    0    |    0    |
|          |       c_cast2_fu_171       |    0    |    0    |
|          |        tmp_s_fu_181        |    0    |    0    |
|          |        tmp_6_fu_215        |    0    |    0    |
|   zext   |        tmp_8_fu_219        |    0    |    0    |
|          |        tmp_15_fu_237       |    0    |    0    |
|          |        tmp_7_fu_247        |    0    |    0    |
|          |        tmp_16_fu_268       |    0    |    0    |
|          |        tmp_17_fu_272       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_19_fu_276       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1202  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      buf_addr_reg_353     |    3   |
|        c_2_reg_363        |    4   |
|         c_reg_103         |    4   |
|  exitcond_flatten_reg_334 |    1   |
|indvar_flatten_next_reg_338|    7   |
|   indvar_flatten_reg_81   |    7   |
|     input_addr_reg_348    |    6   |
|          r_reg_92         |    4   |
|       tmp_18_reg_386      |   128  |
|       tmp_3_reg_368       |    7   |
|       tmp_4_reg_358       |    3   |
|       tmp_5_reg_373       |    1   |
|       tmp_6_reg_380       |    8   |
|    tmp_mid2_v_v_reg_343   |    4   |
+---------------------------+--------+
|           Total           |   187  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1202  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   187  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   187  |  1208  |
+-----------+--------+--------+--------+
