
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.704138                       # Number of seconds simulated
sim_ticks                                704137724000                       # Number of ticks simulated
final_tick                               1204467084500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 299775                       # Simulator instruction rate (inst/s)
host_op_rate                                   299775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70360849                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203056                       # Number of bytes of host memory used
host_seconds                                 10007.52                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33596544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33646656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        50112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26537536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26537536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       524946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              525729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        414649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             414649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        71168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47713030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47784197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        71168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37687991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37687991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37687991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        71168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47713030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85472188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      525729                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     414649                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    525729                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   414649                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33646656                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26537536                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33646656                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26537536                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32786                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               32734                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32610                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33332                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               32685                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               32961                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               32854                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32448                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33270                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32883                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              32652                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32769                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33126                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              32859                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              32811                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              32911                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               26119                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25929                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25758                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25991                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25782                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               26056                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25738                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25449                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               26034                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25768                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25810                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25975                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26235                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              26049                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25924                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              26032                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  704135295500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                525729                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               414649                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  517874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   18029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   18029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   18029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   18029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       906712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.373270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.625319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    13.814303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          874463     96.44%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          31673      3.49%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            325      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            115      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             52      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             23      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             15      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       906712                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7365654250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30674370500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2628455000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20680261250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14011.38                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39339.20                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58350.57                       # Average memory access latency
system.mem_ctrls.avgRdBW                        47.78                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.69                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                47.78                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.69                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.95                       # Average write queue length over time
system.mem_ctrls.readRowHits                    32402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1221                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     748779.00                       # Average gap between requests
system.membus.throughput                     85472188                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              490456                       # Transaction distribution
system.membus.trans_dist::ReadResp             490456                       # Transaction distribution
system.membus.trans_dist::Writeback            414649                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1466107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1466107                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60184192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60184192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60184192                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2128785000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2495406000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591337271                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492711334                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36039991                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306301338                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288066872                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.046887                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27396450                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       364209                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            613000859                       # DTB read hits
system.switch_cpus.dtb.read_misses            2542178                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615543037                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184554433                       # DTB write hits
system.switch_cpus.dtb.write_misses           2250027                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186804460                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797555292                       # DTB hits
system.switch_cpus.dtb.data_misses            4792205                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802347497                       # DTB accesses
system.switch_cpus.itb.fetch_hits           477697420                       # ITB hits
system.switch_cpus.itb.fetch_misses               266                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       477697686                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1408275448                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    502834343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3294568070                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591337271                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315463322                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625100438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157765602                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      124971704                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3175                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         477697420                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15512381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1373108459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.399350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.119459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        748008021     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56426191      4.11%     58.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57884710      4.22%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37106233      2.70%     65.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144105877     10.49%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33563051      2.44%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37230454      2.71%     81.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26839103      1.95%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        231944819     16.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1373108459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.419902                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.339434                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        533978352                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     116541213                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593193520                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10381409                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      119013964                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55936853                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1261148                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3171681576                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2483607                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      119013964                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        557590327                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        21245091                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     68508902                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580233537                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26516637                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3072372393                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         94286                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          55453                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19684456                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2280876017                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3948257278                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3931038403                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17218875                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        779967498                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3758704                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          79212295                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691636242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206227951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10890003                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2592114                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833250223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          339                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518165849                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8644089                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    814033266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506500179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          264                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1373108459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.833916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    502266565     36.58%     36.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203603280     14.83%     51.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219269227     15.97%     67.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155050253     11.29%     78.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148037984     10.78%     89.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73340849      5.34%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52798542      3.85%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14708149      1.07%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4033610      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1373108459                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12435200     26.97%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22610210     49.04%     76.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11063929     23.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676896204     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048250      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408892      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645359      0.11%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640424532     25.43%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190097287      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518165849                       # Type of FU issued
system.switch_cpus.iq.rate                   1.788120                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46109339                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018311                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6437089598                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3633787175                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398890997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27103983                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13579421                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13315152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548800700                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13710934                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14717819                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203654778                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       394364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        87351                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47956250                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          131                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         8147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      119013964                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10473421                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        341490                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875244666                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13829264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691636242                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206227951                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          61462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         33285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        87351                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23683910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18035647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41719557                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2461121543                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615547268                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57044302                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              41994104                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802362996                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425245560                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186815728                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.747614                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431204046                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412206149                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495792005                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1886104810                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.712880                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793059                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    798460110                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34855277                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1254094495                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.618799                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.388956                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    606559600     48.37%     48.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264859057     21.12%     69.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110803871      8.84%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46365185      3.70%     82.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47408164      3.78%     85.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42394857      3.38%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27450154      2.19%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27771743      2.21%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80481864      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1254094495                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80481864                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3983176081                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5777012298                       # The number of ROB writes
system.switch_cpus.timesIdled                  357936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                35166989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.704138                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.704138                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.420177                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.420177                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195878370                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827204312                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8971736                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817745                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 3                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 3                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000092                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000092                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2408932638                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         588002.461180                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          588002.461180                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             389.277000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    525839                       # number of replacements
system.l2.tags.tagsinuse                 32542.680096                       # Cycle average of tags in use
system.l2.tags.total_refs                     3029984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558390                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.426286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3224.445479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    84.092594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27793.339119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.108883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1389.694020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.098402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.848185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.042410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993124                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       649533                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       564875                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1214408                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1398963                       # number of Writeback hits
system.l2.Writeback_hits::total               1398963                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       734434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                734434                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        649533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1299309                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1948842                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       649533                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1299309                       # number of overall hits
system.l2.overall_hits::total                 1948842                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       489673                       # number of ReadReq misses
system.l2.ReadReq_misses::total                490456                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        35273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35273                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       524946                       # number of demand (read+write) misses
system.l2.demand_misses::total                 525729                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          783                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       524946                       # number of overall misses
system.l2.overall_misses::total                525729                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     85043250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47163286250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     47248329500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2611306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2611306000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     85043250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49774592250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49859635500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     85043250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49774592250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49859635500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       650316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1054548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1704864                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1398963                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1398963                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       769707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            769707                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       650316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1824255                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2474571                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       650316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1824255                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2474571                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.464344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.287680                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.045827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045827                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.287759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212453                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.287759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212453                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 108612.068966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 96315.880700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 96335.511239                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 74031.298727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74031.298727                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 108612.068966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94818.499903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94839.043500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 108612.068966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94818.499903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94839.043500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               414649                       # number of writebacks
system.l2.writebacks::total                    414649                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       489673                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           490456                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        35273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35273                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       524946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            525729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       524946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           525729                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     76051750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  41535229750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  41611281500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2206084000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2206084000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     76051750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  43741313750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43817365500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     76051750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  43741313750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43817365500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.464344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.287680                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.045827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045827                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.287759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.287759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212453                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97128.671775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84822.380956                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 84842.027623                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 62543.134976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62543.134976                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97128.671775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83325.358704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83345.916813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97128.671775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83325.358704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83345.916813                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   352070579                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1704864                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1704864                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1398963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           769707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          769707                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1300632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5047473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6348105                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41620224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206285952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          247906176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             247906176                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3335730000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         975693688                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2865816500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2408934168                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12037974.998738                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12037974.998738                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            650301                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.282614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318266929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            651313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2024.014458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   267.133186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   743.149428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.260872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.725732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986604                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477033691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477033691                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477033691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477033691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477033691                       # number of overall hits
system.cpu.icache.overall_hits::total       477033691                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       663729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        663729                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       663729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         663729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       663729                       # number of overall misses
system.cpu.icache.overall_misses::total        663729                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5361617687                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361617687                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5361617687                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361617687                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5361617687                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361617687                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    477697420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    477697420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    477697420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    477697420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    477697420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    477697420                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001389                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001389                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8078.022336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8078.022336                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8078.022336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8078.022336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8078.022336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8078.022336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1952                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          582                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          488                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          582                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        13413                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13413                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        13413                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13413                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        13413                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13413                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       650316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       650316                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       650316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       650316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       650316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       650316                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3984433312                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3984433312                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3984433312                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3984433312                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3984433312                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3984433312                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001361                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6126.918778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6126.918778                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6126.918778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6126.918778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6126.918778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6126.918778                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           45                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.043945                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2408934169                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 15887562.582943                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15887562.582943                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      12.584000                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1824255                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           865869890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1825279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            474.376734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   976.890531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    47.109469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.046005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596563707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596563707                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155033588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155033588                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    751597295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        751597295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    751597295                       # number of overall hits
system.cpu.dcache.overall_hits::total       751597295                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1715169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1715169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3238082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3238082                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4953251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4953251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4953251                       # number of overall misses
system.cpu.dcache.overall_misses::total       4953251                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  91537858250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  91537858250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  32449177122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32449177122                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       263250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       263250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 123987035372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 123987035372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 123987035372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 123987035372                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598278876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598278876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756550546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756550546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756550546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756550546                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.002867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002867                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.020459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020459                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006547                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 53369.585300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53369.585300                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10021.110374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10021.110374                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        87750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25031.446089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25031.446089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25031.446089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25031.446089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        62527                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8410                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.434839                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1398963                       # number of writebacks
system.cpu.dcache.writebacks::total           1398963                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       660588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       660588                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2468408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2468408                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3128996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3128996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3128996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3128996                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1054581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1054581                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       769674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       769674                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1824255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1824255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1824255                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1824255                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  51077753750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51077753750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   7169384206                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7169384206                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  58247137956                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58247137956                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  58247137956                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58247137956                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48434.168404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48434.168404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9314.832261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9314.832261                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 31929.274118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31929.274118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 31929.274118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31929.274118                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
