-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hier_func_fifo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_input_line_0_V_V : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_1_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_1_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_1_V_V_read : OUT STD_LOGIC;
    fifo_input_line_2_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_2_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_2_V_V_read : OUT STD_LOGIC;
    fifo_input_line_3_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_3_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_3_V_V_read : OUT STD_LOGIC;
    fifo_input_line_4_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_4_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_4_V_V_read : OUT STD_LOGIC;
    fifo_input_line_5_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_5_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_5_V_V_read : OUT STD_LOGIC;
    fifo_input_line_6_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_6_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_6_V_V_read : OUT STD_LOGIC;
    fifo_input_line_7_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_7_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_7_V_V_read : OUT STD_LOGIC;
    fifo_input_line_8_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_8_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_8_V_V_read : OUT STD_LOGIC;
    fifo_input_line_9_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_9_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_9_V_V_read : OUT STD_LOGIC;
    fifo_input_line_10_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_10_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_10_V_V_read : OUT STD_LOGIC;
    fifo_input_line_11_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_11_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_11_V_V_read : OUT STD_LOGIC;
    fifo_input_line_12_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_12_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_12_V_V_read : OUT STD_LOGIC;
    fifo_input_line_13_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_13_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_13_V_V_read : OUT STD_LOGIC;
    fifo_input_line_14_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_14_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_14_V_V_read : OUT STD_LOGIC;
    fifo_input_line_15_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    fifo_input_line_15_V_V_empty_n : IN STD_LOGIC;
    fifo_input_line_15_V_V_read : OUT STD_LOGIC;
    fifo_output_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    fifo_output_V_V_TVALID : OUT STD_LOGIC;
    fifo_output_V_V_TREADY : IN STD_LOGIC );
end;


architecture behav of hier_func_fifo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_output_V_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal fifo_output_V_V_1_vld_in : STD_LOGIC;
    signal fifo_output_V_V_1_vld_out : STD_LOGIC;
    signal fifo_output_V_V_1_ack_in : STD_LOGIC;
    signal fifo_output_V_V_1_ack_out : STD_LOGIC;
    signal fifo_output_V_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal fifo_output_V_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal fifo_output_V_V_1_sel_rd : STD_LOGIC := '0';
    signal fifo_output_V_V_1_sel_wr : STD_LOGIC := '0';
    signal fifo_output_V_V_1_sel : STD_LOGIC;
    signal fifo_output_V_V_1_load_A : STD_LOGIC;
    signal fifo_output_V_V_1_load_B : STD_LOGIC;
    signal fifo_output_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal fifo_output_V_V_1_state_cmp_full : STD_LOGIC;
    signal fifo_input_line_1_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln6_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln114_fu_486_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_tmp_16_phi_fu_372_p32 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_input_line_2_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_3_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_4_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_5_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_6_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_7_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_8_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_9_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_10_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_11_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_12_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_13_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_14_V_V_blk_n : STD_LOGIC;
    signal fifo_input_line_15_V_V_blk_n : STD_LOGIC;
    signal fifo_output_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_16_reg_369 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tmp_16_reg_369_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_347 : STD_LOGIC_VECTOR (12 downto 0);
    signal buffer_num_0_reg_358 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op68_read_state2 : BOOLEAN;
    signal ap_predicate_op70_read_state2 : BOOLEAN;
    signal ap_predicate_op72_read_state2 : BOOLEAN;
    signal ap_predicate_op74_read_state2 : BOOLEAN;
    signal ap_predicate_op76_read_state2 : BOOLEAN;
    signal ap_predicate_op78_read_state2 : BOOLEAN;
    signal ap_predicate_op80_read_state2 : BOOLEAN;
    signal ap_predicate_op82_read_state2 : BOOLEAN;
    signal ap_predicate_op84_read_state2 : BOOLEAN;
    signal ap_predicate_op86_read_state2 : BOOLEAN;
    signal ap_predicate_op88_read_state2 : BOOLEAN;
    signal ap_predicate_op90_read_state2 : BOOLEAN;
    signal ap_predicate_op92_read_state2 : BOOLEAN;
    signal ap_predicate_op94_read_state2 : BOOLEAN;
    signal ap_predicate_op98_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln6_fu_466_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal buffer_num_fu_490_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln163_fu_496_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal tmp5_nbreadreq_fu_228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_16_reg_369 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_nbreadreq_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_nbreadreq_fu_212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_nbreadreq_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_nbreadreq_fu_196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_nbreadreq_fu_188_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_nbreadreq_fu_180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_nbreadreq_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_nbreadreq_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_nbreadreq_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_nbreadreq_fu_140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_nbreadreq_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_nbreadreq_fu_124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_nbreadreq_fu_116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_V_reg_423 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_V_reg_423 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln7_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_num_0_mid2_fu_478_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state5 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_634 : BOOLEAN;
    signal ap_condition_258 : BOOLEAN;
    signal ap_condition_252 : BOOLEAN;
    signal ap_condition_246 : BOOLEAN;
    signal ap_condition_240 : BOOLEAN;
    signal ap_condition_234 : BOOLEAN;
    signal ap_condition_228 : BOOLEAN;
    signal ap_condition_222 : BOOLEAN;
    signal ap_condition_216 : BOOLEAN;
    signal ap_condition_210 : BOOLEAN;
    signal ap_condition_204 : BOOLEAN;
    signal ap_condition_198 : BOOLEAN;
    signal ap_condition_192 : BOOLEAN;
    signal ap_condition_186 : BOOLEAN;
    signal ap_condition_180 : BOOLEAN;
    signal ap_condition_174 : BOOLEAN;
    signal ap_condition_432 : BOOLEAN;
    signal ap_condition_380 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((fifo_output_V_V_1_state = ap_const_lv2_1) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    fifo_output_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fifo_output_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((fifo_output_V_V_1_ack_out = ap_const_logic_1) and (fifo_output_V_V_1_vld_out = ap_const_logic_1))) then 
                                        fifo_output_V_V_1_sel_rd <= not(fifo_output_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    fifo_output_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fifo_output_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((fifo_output_V_V_1_ack_in = ap_const_logic_1) and (fifo_output_V_V_1_vld_in = ap_const_logic_1))) then 
                                        fifo_output_V_V_1_sel_wr <= not(fifo_output_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    fifo_output_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fifo_output_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((fifo_output_V_V_1_vld_in = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_2)) or ((fifo_output_V_V_1_vld_in = ap_const_logic_0) and (fifo_output_V_V_1_ack_out = ap_const_logic_1) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) then 
                    fifo_output_V_V_1_state <= ap_const_lv2_2;
                elsif ((((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_1)) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_vld_in = ap_const_logic_1) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) then 
                    fifo_output_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((fifo_output_V_V_1_vld_in = ap_const_logic_0) and (fifo_output_V_V_1_ack_out = ap_const_logic_1))) and not(((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_vld_in = ap_const_logic_1))) and (fifo_output_V_V_1_state = ap_const_lv2_3)) or ((fifo_output_V_V_1_ack_out = ap_const_logic_1) and (fifo_output_V_V_1_state = ap_const_lv2_1)) or ((fifo_output_V_V_1_vld_in = ap_const_logic_1) and (fifo_output_V_V_1_state = ap_const_lv2_2)))) then 
                    fifo_output_V_V_1_state <= ap_const_lv2_3;
                else 
                    fifo_output_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_V_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_380)) then
                if ((ap_const_boolean_1 = ap_condition_432)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_0_V_V;
                elsif ((ap_const_boolean_1 = ap_condition_174)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_1_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_180)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_2_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_186)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_3_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_192)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_4_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_198)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_5_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_204)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_6_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_210)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_7_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_216)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_8_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_222)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_9_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_228)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_10_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_234)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_11_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_240)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_12_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_246)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_13_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_252)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_14_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_condition_258)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= fifo_input_line_15_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_V_reg_423 <= ap_phi_reg_pp0_iter0_temp_V_reg_423;
                end if;
            end if; 
        end if;
    end process;

    buffer_num_0_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                buffer_num_0_reg_358 <= buffer_num_fu_490_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                buffer_num_0_reg_358 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_347 <= add_ln6_fu_466_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_347 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    tmp_16_reg_369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_380)) then
                if (((trunc_ln114_fu_486_p1 = ap_const_lv4_F) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp_nbreadreq_fu_236_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_E) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp15_nbreadreq_fu_116_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_D) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp14_nbreadreq_fu_124_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_C) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp13_nbreadreq_fu_132_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_B) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp12_nbreadreq_fu_140_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_A) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp11_nbreadreq_fu_148_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_9) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp10_nbreadreq_fu_156_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_8) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp4_nbreadreq_fu_164_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_7) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp3_nbreadreq_fu_172_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_6) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp2_nbreadreq_fu_180_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_5) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp1_nbreadreq_fu_188_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_4) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp9_nbreadreq_fu_196_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_3) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp8_nbreadreq_fu_204_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_2) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp7_nbreadreq_fu_212_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp6_nbreadreq_fu_220_p3;
                elsif (((trunc_ln114_fu_486_p1 = ap_const_lv4_0) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
                    tmp_16_reg_369 <= tmp5_nbreadreq_fu_228_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    tmp_16_reg_369 <= ap_phi_reg_pp0_iter0_tmp_16_reg_369;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((fifo_output_V_V_1_load_A = ap_const_logic_1)) then
                fifo_output_V_V_1_payload_A <= zext_ln163_fu_496_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((fifo_output_V_V_1_load_B = ap_const_logic_1)) then
                fifo_output_V_V_1_payload_B <= zext_ln163_fu_496_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_16_reg_369_pp0_iter1_reg <= tmp_16_reg_369;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_output_V_V_TREADY, fifo_output_V_V_1_state, ap_enable_reg_pp0_iter0, icmp_ln6_fu_460_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((fifo_output_V_V_1_state = ap_const_lv2_1) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln6_fu_466_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_347) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_input_line_1_V_V_empty_n, fifo_input_line_2_V_V_empty_n, fifo_input_line_3_V_V_empty_n, fifo_input_line_4_V_V_empty_n, fifo_input_line_5_V_V_empty_n, fifo_input_line_6_V_V_empty_n, fifo_input_line_7_V_V_empty_n, fifo_input_line_8_V_V_empty_n, fifo_input_line_9_V_V_empty_n, fifo_input_line_10_V_V_empty_n, fifo_input_line_11_V_V_empty_n, fifo_input_line_12_V_V_empty_n, fifo_input_line_13_V_V_empty_n, fifo_input_line_14_V_V_empty_n, fifo_input_line_15_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_predicate_op68_read_state2, ap_predicate_op70_read_state2, ap_predicate_op72_read_state2, ap_predicate_op74_read_state2, ap_predicate_op76_read_state2, ap_predicate_op78_read_state2, ap_predicate_op80_read_state2, ap_predicate_op82_read_state2, ap_predicate_op84_read_state2, ap_predicate_op86_read_state2, ap_predicate_op88_read_state2, ap_predicate_op90_read_state2, ap_predicate_op92_read_state2, ap_predicate_op94_read_state2, ap_predicate_op98_read_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((fifo_input_line_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op94_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_4_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_8_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op80_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op78_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op74_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_12_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op72_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op70_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state2 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_input_line_1_V_V_empty_n, fifo_input_line_2_V_V_empty_n, fifo_input_line_3_V_V_empty_n, fifo_input_line_4_V_V_empty_n, fifo_input_line_5_V_V_empty_n, fifo_input_line_6_V_V_empty_n, fifo_input_line_7_V_V_empty_n, fifo_input_line_8_V_V_empty_n, fifo_input_line_9_V_V_empty_n, fifo_input_line_10_V_V_empty_n, fifo_input_line_11_V_V_empty_n, fifo_input_line_12_V_V_empty_n, fifo_input_line_13_V_V_empty_n, fifo_input_line_14_V_V_empty_n, fifo_input_line_15_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op68_read_state2, ap_predicate_op70_read_state2, ap_predicate_op72_read_state2, ap_predicate_op74_read_state2, ap_predicate_op76_read_state2, ap_predicate_op78_read_state2, ap_predicate_op80_read_state2, ap_predicate_op82_read_state2, ap_predicate_op84_read_state2, ap_predicate_op86_read_state2, ap_predicate_op88_read_state2, ap_predicate_op90_read_state2, ap_predicate_op92_read_state2, ap_predicate_op94_read_state2, ap_predicate_op98_read_state2, ap_block_state3_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((fifo_input_line_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op94_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_4_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_8_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op80_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op78_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op74_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_12_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op72_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op70_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_input_line_1_V_V_empty_n, fifo_input_line_2_V_V_empty_n, fifo_input_line_3_V_V_empty_n, fifo_input_line_4_V_V_empty_n, fifo_input_line_5_V_V_empty_n, fifo_input_line_6_V_V_empty_n, fifo_input_line_7_V_V_empty_n, fifo_input_line_8_V_V_empty_n, fifo_input_line_9_V_V_empty_n, fifo_input_line_10_V_V_empty_n, fifo_input_line_11_V_V_empty_n, fifo_input_line_12_V_V_empty_n, fifo_input_line_13_V_V_empty_n, fifo_input_line_14_V_V_empty_n, fifo_input_line_15_V_V_empty_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op68_read_state2, ap_predicate_op70_read_state2, ap_predicate_op72_read_state2, ap_predicate_op74_read_state2, ap_predicate_op76_read_state2, ap_predicate_op78_read_state2, ap_predicate_op80_read_state2, ap_predicate_op82_read_state2, ap_predicate_op84_read_state2, ap_predicate_op86_read_state2, ap_predicate_op88_read_state2, ap_predicate_op90_read_state2, ap_predicate_op92_read_state2, ap_predicate_op94_read_state2, ap_predicate_op98_read_state2, ap_block_state3_io, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((fifo_input_line_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op94_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_4_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_8_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op80_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op78_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op74_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_12_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op72_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op70_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(fifo_input_line_1_V_V_empty_n, fifo_input_line_2_V_V_empty_n, fifo_input_line_3_V_V_empty_n, fifo_input_line_4_V_V_empty_n, fifo_input_line_5_V_V_empty_n, fifo_input_line_6_V_V_empty_n, fifo_input_line_7_V_V_empty_n, fifo_input_line_8_V_V_empty_n, fifo_input_line_9_V_V_empty_n, fifo_input_line_10_V_V_empty_n, fifo_input_line_11_V_V_empty_n, fifo_input_line_12_V_V_empty_n, fifo_input_line_13_V_V_empty_n, fifo_input_line_14_V_V_empty_n, fifo_input_line_15_V_V_empty_n, ap_predicate_op68_read_state2, ap_predicate_op70_read_state2, ap_predicate_op72_read_state2, ap_predicate_op74_read_state2, ap_predicate_op76_read_state2, ap_predicate_op78_read_state2, ap_predicate_op80_read_state2, ap_predicate_op82_read_state2, ap_predicate_op84_read_state2, ap_predicate_op86_read_state2, ap_predicate_op88_read_state2, ap_predicate_op90_read_state2, ap_predicate_op92_read_state2, ap_predicate_op94_read_state2, ap_predicate_op98_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter0 <= (((fifo_input_line_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op98_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op94_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_4_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_8_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op80_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op78_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op76_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op74_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_12_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op72_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op70_read_state2 = ap_const_boolean_1)) or ((fifo_input_line_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op68_read_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(fifo_output_V_V_1_ack_in, tmp_16_reg_369)
    begin
                ap_block_state3_io <= ((fifo_output_V_V_1_ack_in = ap_const_logic_0) and (tmp_16_reg_369 = ap_const_lv1_1));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(fifo_output_V_V_1_ack_in, tmp_16_reg_369_pp0_iter1_reg)
    begin
                ap_block_state4_io <= ((fifo_output_V_V_1_ack_in = ap_const_logic_0) and (tmp_16_reg_369_pp0_iter1_reg = ap_const_lv1_1));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_assign_proc : process(fifo_output_V_V_TREADY, fifo_output_V_V_1_state)
    begin
                ap_block_state5 <= ((fifo_output_V_V_1_state = ap_const_lv2_1) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_3)));
    end process;


    ap_condition_174_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_174 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_1) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_180_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_180 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_2) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_186_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_186 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_3) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_192_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_192 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_4) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_198_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_198 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_5) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_204_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_204 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_6) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_210_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_210 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_7) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_216_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_216 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_8) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_222_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_222 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_9) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_228_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_228 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_A) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_234_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_234 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_B) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_240_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_240 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_C) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_246_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_246 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_D) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_252_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_252 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_E) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_258_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_258 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_F) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_380_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_380 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_432_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_condition_432 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_634_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2)
    begin
                ap_condition_634 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln6_fu_460_p2)
    begin
        if ((icmp_ln6_fu_460_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, fifo_output_V_V_TREADY, fifo_output_V_V_1_state, ap_CS_fsm_state5)
    begin
        if ((not(((fifo_output_V_V_1_state = ap_const_lv2_1) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_tmp_16_phi_fu_372_p32_assign_proc : process(trunc_ln114_fu_486_p1, ap_phi_reg_pp0_iter0_tmp_16_reg_369, tmp6_nbreadreq_fu_220_p3, tmp7_nbreadreq_fu_212_p3, tmp8_nbreadreq_fu_204_p3, tmp9_nbreadreq_fu_196_p3, tmp1_nbreadreq_fu_188_p3, tmp2_nbreadreq_fu_180_p3, tmp3_nbreadreq_fu_172_p3, tmp4_nbreadreq_fu_164_p3, tmp10_nbreadreq_fu_156_p3, tmp11_nbreadreq_fu_148_p3, tmp12_nbreadreq_fu_140_p3, tmp13_nbreadreq_fu_132_p3, tmp14_nbreadreq_fu_124_p3, tmp15_nbreadreq_fu_116_p3, tmp_nbreadreq_fu_236_p3, ap_condition_634)
    begin
        if ((ap_const_boolean_1 = ap_condition_634)) then
            if ((trunc_ln114_fu_486_p1 = ap_const_lv4_F)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp_nbreadreq_fu_236_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_E)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp15_nbreadreq_fu_116_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_D)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp14_nbreadreq_fu_124_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_C)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp13_nbreadreq_fu_132_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_B)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp12_nbreadreq_fu_140_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_A)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp11_nbreadreq_fu_148_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_9)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp10_nbreadreq_fu_156_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_8)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp4_nbreadreq_fu_164_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_7)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp3_nbreadreq_fu_172_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_6)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp2_nbreadreq_fu_180_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_5)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp1_nbreadreq_fu_188_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_4)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp9_nbreadreq_fu_196_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_3)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp8_nbreadreq_fu_204_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_2)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp7_nbreadreq_fu_212_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_1)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= tmp6_nbreadreq_fu_220_p3;
            elsif ((trunc_ln114_fu_486_p1 = ap_const_lv4_0)) then 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= ap_const_lv1_0;
            else 
                ap_phi_mux_tmp_16_phi_fu_372_p32 <= ap_phi_reg_pp0_iter0_tmp_16_reg_369;
            end if;
        else 
            ap_phi_mux_tmp_16_phi_fu_372_p32 <= ap_phi_reg_pp0_iter0_tmp_16_reg_369;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_V_reg_423 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_16_reg_369 <= "X";

    ap_predicate_op68_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op68_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_E) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op70_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op70_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_D) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op72_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op72_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_C) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op74_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op74_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_B) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op76_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op76_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_A) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op78_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op78_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_9) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op80_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op80_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_8) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op82_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op82_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_7) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op84_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op84_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_6) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op86_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op86_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_5) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op88_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op88_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_4) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op90_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op90_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_3) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op92_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op92_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_2) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op94_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op94_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_1) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op98_read_state2_assign_proc : process(icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
                ap_predicate_op98_read_state2 <= ((trunc_ln114_fu_486_p1 = ap_const_lv4_F) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(fifo_output_V_V_TREADY, fifo_output_V_V_1_state, ap_CS_fsm_state5)
    begin
        if ((not(((fifo_output_V_V_1_state = ap_const_lv2_1) or ((fifo_output_V_V_TREADY = ap_const_logic_0) and (fifo_output_V_V_1_state = ap_const_lv2_3)))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_num_0_mid2_fu_478_p3 <= 
        ap_const_lv5_0 when (icmp_ln7_fu_472_p2(0) = '1') else 
        buffer_num_0_reg_358;
    buffer_num_fu_490_p2 <= std_logic_vector(unsigned(buffer_num_0_mid2_fu_478_p3) + unsigned(ap_const_lv5_1));

    fifo_input_line_10_V_V_blk_n_assign_proc : process(fifo_input_line_10_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_10_V_V_blk_n <= fifo_input_line_10_V_V_empty_n;
        else 
            fifo_input_line_10_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_10_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op76_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op76_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_10_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_11_V_V_blk_n_assign_proc : process(fifo_input_line_11_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_11_V_V_blk_n <= fifo_input_line_11_V_V_empty_n;
        else 
            fifo_input_line_11_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_11_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op74_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op74_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_11_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_12_V_V_blk_n_assign_proc : process(fifo_input_line_12_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_12_V_V_blk_n <= fifo_input_line_12_V_V_empty_n;
        else 
            fifo_input_line_12_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_12_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op72_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op72_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_12_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_13_V_V_blk_n_assign_proc : process(fifo_input_line_13_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_13_V_V_blk_n <= fifo_input_line_13_V_V_empty_n;
        else 
            fifo_input_line_13_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_13_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op70_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op70_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_13_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_14_V_V_blk_n_assign_proc : process(fifo_input_line_14_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_14_V_V_blk_n <= fifo_input_line_14_V_V_empty_n;
        else 
            fifo_input_line_14_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_14_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op68_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op68_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_14_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_15_V_V_blk_n_assign_proc : process(fifo_input_line_15_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_15_V_V_blk_n <= fifo_input_line_15_V_V_empty_n;
        else 
            fifo_input_line_15_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_15_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op98_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op98_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_15_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_1_V_V_blk_n_assign_proc : process(fifo_input_line_1_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_1_V_V_blk_n <= fifo_input_line_1_V_V_empty_n;
        else 
            fifo_input_line_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_1_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op94_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op94_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_1_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_2_V_V_blk_n_assign_proc : process(fifo_input_line_2_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_2_V_V_blk_n <= fifo_input_line_2_V_V_empty_n;
        else 
            fifo_input_line_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_2_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op92_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op92_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_2_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_3_V_V_blk_n_assign_proc : process(fifo_input_line_3_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_3_V_V_blk_n <= fifo_input_line_3_V_V_empty_n;
        else 
            fifo_input_line_3_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_3_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op90_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op90_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_3_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_4_V_V_blk_n_assign_proc : process(fifo_input_line_4_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_4_V_V_blk_n <= fifo_input_line_4_V_V_empty_n;
        else 
            fifo_input_line_4_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_4_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op88_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op88_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_4_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_5_V_V_blk_n_assign_proc : process(fifo_input_line_5_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_5_V_V_blk_n <= fifo_input_line_5_V_V_empty_n;
        else 
            fifo_input_line_5_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_5_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op86_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op86_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_5_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_6_V_V_blk_n_assign_proc : process(fifo_input_line_6_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_6_V_V_blk_n <= fifo_input_line_6_V_V_empty_n;
        else 
            fifo_input_line_6_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_6_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op84_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_6_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_7_V_V_blk_n_assign_proc : process(fifo_input_line_7_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_7_V_V_blk_n <= fifo_input_line_7_V_V_empty_n;
        else 
            fifo_input_line_7_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_7_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op82_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op82_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_7_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_8_V_V_blk_n_assign_proc : process(fifo_input_line_8_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_8_V_V_blk_n <= fifo_input_line_8_V_V_empty_n;
        else 
            fifo_input_line_8_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_8_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op80_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op80_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_8_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_input_line_9_V_V_blk_n_assign_proc : process(fifo_input_line_9_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln6_fu_460_p2, trunc_ln114_fu_486_p1, ap_phi_mux_tmp_16_phi_fu_372_p32)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln114_fu_486_p1 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_tmp_16_phi_fu_372_p32 = ap_const_lv1_1) and (icmp_ln6_fu_460_p2 = ap_const_lv1_0))) then 
            fifo_input_line_9_V_V_blk_n <= fifo_input_line_9_V_V_empty_n;
        else 
            fifo_input_line_9_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_input_line_9_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op78_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op78_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_input_line_9_V_V_read <= ap_const_logic_1;
        else 
            fifo_input_line_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    fifo_output_V_V_1_ack_in <= fifo_output_V_V_1_state(1);
    fifo_output_V_V_1_ack_out <= fifo_output_V_V_TREADY;

    fifo_output_V_V_1_data_out_assign_proc : process(fifo_output_V_V_1_payload_A, fifo_output_V_V_1_payload_B, fifo_output_V_V_1_sel)
    begin
        if ((fifo_output_V_V_1_sel = ap_const_logic_1)) then 
            fifo_output_V_V_1_data_out <= fifo_output_V_V_1_payload_B;
        else 
            fifo_output_V_V_1_data_out <= fifo_output_V_V_1_payload_A;
        end if; 
    end process;

    fifo_output_V_V_1_load_A <= (fifo_output_V_V_1_state_cmp_full and not(fifo_output_V_V_1_sel_wr));
    fifo_output_V_V_1_load_B <= (fifo_output_V_V_1_state_cmp_full and fifo_output_V_V_1_sel_wr);
    fifo_output_V_V_1_sel <= fifo_output_V_V_1_sel_rd;
    fifo_output_V_V_1_state_cmp_full <= '0' when (fifo_output_V_V_1_state = ap_const_lv2_1) else '1';

    fifo_output_V_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_16_reg_369, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_16_reg_369 = ap_const_lv1_1))) then 
            fifo_output_V_V_1_vld_in <= ap_const_logic_1;
        else 
            fifo_output_V_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    fifo_output_V_V_1_vld_out <= fifo_output_V_V_1_state(0);
    fifo_output_V_V_TDATA <= fifo_output_V_V_1_data_out;

    fifo_output_V_V_TDATA_blk_n_assign_proc : process(fifo_output_V_V_1_state, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_16_reg_369, ap_enable_reg_pp0_iter2, tmp_16_reg_369_pp0_iter1_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_16_reg_369_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_16_reg_369 = ap_const_lv1_1)))) then 
            fifo_output_V_V_TDATA_blk_n <= fifo_output_V_V_1_state(1);
        else 
            fifo_output_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_output_V_V_TVALID <= fifo_output_V_V_1_state(0);
    icmp_ln6_fu_460_p2 <= "1" when (indvar_flatten_reg_347 = ap_const_lv13_1000) else "0";
    icmp_ln7_fu_472_p2 <= "1" when (buffer_num_0_reg_358 = ap_const_lv5_10) else "0";
    tmp10_nbreadreq_fu_156_p3 <= (0=>(fifo_input_line_9_V_V_empty_n), others=>'-');
    tmp11_nbreadreq_fu_148_p3 <= (0=>(fifo_input_line_10_V_V_empty_n), others=>'-');
    tmp12_nbreadreq_fu_140_p3 <= (0=>(fifo_input_line_11_V_V_empty_n), others=>'-');
    tmp13_nbreadreq_fu_132_p3 <= (0=>(fifo_input_line_12_V_V_empty_n), others=>'-');
    tmp14_nbreadreq_fu_124_p3 <= (0=>(fifo_input_line_13_V_V_empty_n), others=>'-');
    tmp15_nbreadreq_fu_116_p3 <= (0=>(fifo_input_line_14_V_V_empty_n), others=>'-');
    tmp1_nbreadreq_fu_188_p3 <= (0=>(fifo_input_line_5_V_V_empty_n), others=>'-');
    tmp2_nbreadreq_fu_180_p3 <= (0=>(fifo_input_line_6_V_V_empty_n), others=>'-');
    tmp3_nbreadreq_fu_172_p3 <= (0=>(fifo_input_line_7_V_V_empty_n), others=>'-');
    tmp4_nbreadreq_fu_164_p3 <= (0=>(fifo_input_line_8_V_V_empty_n), others=>'-');
    tmp5_nbreadreq_fu_228_p3 <= ap_const_lv1_0;
    tmp6_nbreadreq_fu_220_p3 <= (0=>(fifo_input_line_1_V_V_empty_n), others=>'-');
    tmp7_nbreadreq_fu_212_p3 <= (0=>(fifo_input_line_2_V_V_empty_n), others=>'-');
    tmp8_nbreadreq_fu_204_p3 <= (0=>(fifo_input_line_3_V_V_empty_n), others=>'-');
    tmp9_nbreadreq_fu_196_p3 <= (0=>(fifo_input_line_4_V_V_empty_n), others=>'-');
    tmp_nbreadreq_fu_236_p3 <= (0=>(fifo_input_line_15_V_V_empty_n), others=>'-');
    trunc_ln114_fu_486_p1 <= buffer_num_0_mid2_fu_478_p3(4 - 1 downto 0);
    zext_ln163_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_temp_V_reg_423),16));
end behav;
