
ADC_OnInterrupts.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000259a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00802000  0000259a  0000262e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000064  00802016  00802016  00002644  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002644  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000026a0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000380  00000000  00000000  000026e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000b935  00000000  00000000  00002a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004556  00000000  00000000  0000e39d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004962  00000000  00000000  000128f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001454  00000000  00000000  00017258  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030e02  00000000  00000000  000186ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004359  00000000  00000000  000494ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000360  00000000  00000000  0004d808  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a898  00000000  00000000  0004db68  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	1c c1       	rjmp	.+568    	; 0x23e <__bad_interrupt>
       6:	00 00       	nop
       8:	1a c1       	rjmp	.+564    	; 0x23e <__bad_interrupt>
       a:	00 00       	nop
       c:	18 c1       	rjmp	.+560    	; 0x23e <__bad_interrupt>
       e:	00 00       	nop
      10:	16 c1       	rjmp	.+556    	; 0x23e <__bad_interrupt>
      12:	00 00       	nop
      14:	14 c1       	rjmp	.+552    	; 0x23e <__bad_interrupt>
      16:	00 00       	nop
      18:	12 c1       	rjmp	.+548    	; 0x23e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	10 c1       	rjmp	.+544    	; 0x23e <__bad_interrupt>
      1e:	00 00       	nop
      20:	0e c1       	rjmp	.+540    	; 0x23e <__bad_interrupt>
      22:	00 00       	nop
      24:	0c c1       	rjmp	.+536    	; 0x23e <__bad_interrupt>
      26:	00 00       	nop
      28:	0a c1       	rjmp	.+532    	; 0x23e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	08 c1       	rjmp	.+528    	; 0x23e <__bad_interrupt>
      2e:	00 00       	nop
      30:	06 c1       	rjmp	.+524    	; 0x23e <__bad_interrupt>
      32:	00 00       	nop
      34:	04 c1       	rjmp	.+520    	; 0x23e <__bad_interrupt>
      36:	00 00       	nop
      38:	88 c1       	rjmp	.+784    	; 0x34a <__vector_14>
      3a:	00 00       	nop
      3c:	b3 c1       	rjmp	.+870    	; 0x3a4 <__vector_15>
      3e:	00 00       	nop
      40:	de c1       	rjmp	.+956    	; 0x3fe <__vector_16>
      42:	00 00       	nop
      44:	09 c2       	rjmp	.+1042   	; 0x458 <__vector_17>
      46:	00 00       	nop
      48:	34 c2       	rjmp	.+1128   	; 0x4b2 <__vector_18>
      4a:	00 00       	nop
      4c:	5f c2       	rjmp	.+1214   	; 0x50c <__vector_19>
      4e:	00 00       	nop
      50:	8a c2       	rjmp	.+1300   	; 0x566 <__vector_20>
      52:	00 00       	nop
      54:	b5 c2       	rjmp	.+1386   	; 0x5c0 <__vector_21>
      56:	00 00       	nop
      58:	e0 c2       	rjmp	.+1472   	; 0x61a <__vector_22>
      5a:	00 00       	nop
      5c:	0b c3       	rjmp	.+1558   	; 0x674 <__vector_23>
      5e:	00 00       	nop
      60:	ee c0       	rjmp	.+476    	; 0x23e <__bad_interrupt>
      62:	00 00       	nop
      64:	ec c0       	rjmp	.+472    	; 0x23e <__bad_interrupt>
      66:	00 00       	nop
      68:	ea c0       	rjmp	.+468    	; 0x23e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e8 c0       	rjmp	.+464    	; 0x23e <__bad_interrupt>
      6e:	00 00       	nop
      70:	e6 c0       	rjmp	.+460    	; 0x23e <__bad_interrupt>
      72:	00 00       	nop
      74:	e4 c0       	rjmp	.+456    	; 0x23e <__bad_interrupt>
      76:	00 00       	nop
      78:	e2 c0       	rjmp	.+452    	; 0x23e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e0 c0       	rjmp	.+448    	; 0x23e <__bad_interrupt>
      7e:	00 00       	nop
      80:	de c0       	rjmp	.+444    	; 0x23e <__bad_interrupt>
      82:	00 00       	nop
      84:	dc c0       	rjmp	.+440    	; 0x23e <__bad_interrupt>
      86:	00 00       	nop
      88:	da c0       	rjmp	.+436    	; 0x23e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d8 c0       	rjmp	.+432    	; 0x23e <__bad_interrupt>
      8e:	00 00       	nop
      90:	d6 c0       	rjmp	.+428    	; 0x23e <__bad_interrupt>
      92:	00 00       	nop
      94:	d4 c0       	rjmp	.+424    	; 0x23e <__bad_interrupt>
      96:	00 00       	nop
      98:	d2 c0       	rjmp	.+420    	; 0x23e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 60 0b 	jmp	0x16c0	; 0x16c0 <__vector_39>
      a0:	0c 94 92 0b 	jmp	0x1724	; 0x1724 <__vector_40>
      a4:	0c 94 c4 0b 	jmp	0x1788	; 0x1788 <__vector_41>
      a8:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <__vector_42>
      ac:	c8 c0       	rjmp	.+400    	; 0x23e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c6 c0       	rjmp	.+396    	; 0x23e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c4 c0       	rjmp	.+392    	; 0x23e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c2 c0       	rjmp	.+388    	; 0x23e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ca c4       	rjmp	.+2452   	; 0xa52 <__vector_47>
      be:	00 00       	nop
      c0:	f5 c4       	rjmp	.+2538   	; 0xaac <__vector_48>
      c2:	00 00       	nop
      c4:	20 c5       	rjmp	.+2624   	; 0xb06 <__vector_49>
      c6:	00 00       	nop
      c8:	4b c5       	rjmp	.+2710   	; 0xb60 <__vector_50>
      ca:	00 00       	nop
      cc:	76 c5       	rjmp	.+2796   	; 0xbba <__vector_51>
      ce:	00 00       	nop
      d0:	a1 c5       	rjmp	.+2882   	; 0xc14 <__vector_52>
      d2:	00 00       	nop
      d4:	cc c5       	rjmp	.+2968   	; 0xc6e <__vector_53>
      d6:	00 00       	nop
      d8:	f7 c5       	rjmp	.+3054   	; 0xcc8 <__vector_54>
      da:	00 00       	nop
      dc:	22 c6       	rjmp	.+3140   	; 0xd22 <__vector_55>
      de:	00 00       	nop
      e0:	4d c6       	rjmp	.+3226   	; 0xd7c <__vector_56>
      e2:	00 00       	nop
      e4:	ac c0       	rjmp	.+344    	; 0x23e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	aa c0       	rjmp	.+340    	; 0x23e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a8 c0       	rjmp	.+336    	; 0x23e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a6 c0       	rjmp	.+332    	; 0x23e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a4 c0       	rjmp	.+328    	; 0x23e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a2 c0       	rjmp	.+324    	; 0x23e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a0 c0       	rjmp	.+320    	; 0x23e <__bad_interrupt>
      fe:	00 00       	nop
     100:	9e c0       	rjmp	.+316    	; 0x23e <__bad_interrupt>
     102:	00 00       	nop
     104:	9c c0       	rjmp	.+312    	; 0x23e <__bad_interrupt>
     106:	00 00       	nop
     108:	9a c0       	rjmp	.+308    	; 0x23e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	98 c0       	rjmp	.+304    	; 0x23e <__bad_interrupt>
     10e:	00 00       	nop
     110:	96 c0       	rjmp	.+300    	; 0x23e <__bad_interrupt>
     112:	00 00       	nop
     114:	94 c0       	rjmp	.+296    	; 0x23e <__bad_interrupt>
     116:	00 00       	nop
     118:	92 c0       	rjmp	.+292    	; 0x23e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <__vector_71>
     120:	0c 94 ca 0a 	jmp	0x1594	; 0x1594 <__vector_72>
     124:	0c 94 fc 0a 	jmp	0x15f8	; 0x15f8 <__vector_73>
     128:	0c 94 2e 0b 	jmp	0x165c	; 0x165c <__vector_74>
     12c:	88 c0       	rjmp	.+272    	; 0x23e <__bad_interrupt>
     12e:	00 00       	nop
     130:	86 c0       	rjmp	.+268    	; 0x23e <__bad_interrupt>
     132:	00 00       	nop
     134:	cc c2       	rjmp	.+1432   	; 0x6ce <__vector_77>
     136:	00 00       	nop
     138:	f7 c2       	rjmp	.+1518   	; 0x728 <__vector_78>
     13a:	00 00       	nop
     13c:	22 c3       	rjmp	.+1604   	; 0x782 <__vector_79>
     13e:	00 00       	nop
     140:	4d c3       	rjmp	.+1690   	; 0x7dc <__vector_80>
     142:	00 00       	nop
     144:	78 c3       	rjmp	.+1776   	; 0x836 <__vector_81>
     146:	00 00       	nop
     148:	a3 c3       	rjmp	.+1862   	; 0x890 <__vector_82>
     14a:	00 00       	nop
     14c:	ce c3       	rjmp	.+1948   	; 0x8ea <__vector_83>
     14e:	00 00       	nop
     150:	f9 c3       	rjmp	.+2034   	; 0x944 <__vector_84>
     152:	00 00       	nop
     154:	24 c4       	rjmp	.+2120   	; 0x99e <__vector_85>
     156:	00 00       	nop
     158:	4f c4       	rjmp	.+2206   	; 0x9f8 <__vector_86>
     15a:	00 00       	nop
     15c:	70 c0       	rjmp	.+224    	; 0x23e <__bad_interrupt>
     15e:	00 00       	nop
     160:	6e c0       	rjmp	.+220    	; 0x23e <__bad_interrupt>
     162:	00 00       	nop
     164:	6c c0       	rjmp	.+216    	; 0x23e <__bad_interrupt>
     166:	00 00       	nop
     168:	6a c0       	rjmp	.+212    	; 0x23e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	68 c0       	rjmp	.+208    	; 0x23e <__bad_interrupt>
     16e:	00 00       	nop
     170:	66 c0       	rjmp	.+204    	; 0x23e <__bad_interrupt>
     172:	00 00       	nop
     174:	64 c0       	rjmp	.+200    	; 0x23e <__bad_interrupt>
     176:	00 00       	nop
     178:	62 c0       	rjmp	.+196    	; 0x23e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	60 c0       	rjmp	.+192    	; 0x23e <__bad_interrupt>
     17e:	00 00       	nop
     180:	5e c0       	rjmp	.+188    	; 0x23e <__bad_interrupt>
     182:	00 00       	nop
     184:	5c c0       	rjmp	.+184    	; 0x23e <__bad_interrupt>
     186:	00 00       	nop
     188:	5a c0       	rjmp	.+180    	; 0x23e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	58 c0       	rjmp	.+176    	; 0x23e <__bad_interrupt>
     18e:	00 00       	nop
     190:	56 c0       	rjmp	.+172    	; 0x23e <__bad_interrupt>
     192:	00 00       	nop
     194:	54 c0       	rjmp	.+168    	; 0x23e <__bad_interrupt>
     196:	00 00       	nop
     198:	52 c0       	rjmp	.+164    	; 0x23e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	50 c0       	rjmp	.+160    	; 0x23e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4e c0       	rjmp	.+156    	; 0x23e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4c c0       	rjmp	.+152    	; 0x23e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4a c0       	rjmp	.+148    	; 0x23e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	48 c0       	rjmp	.+144    	; 0x23e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	12 c6       	rjmp	.+3108   	; 0xdd6 <__vector_108>
     1b2:	00 00       	nop
     1b4:	3d c6       	rjmp	.+3194   	; 0xe30 <__vector_109>
     1b6:	00 00       	nop
     1b8:	68 c6       	rjmp	.+3280   	; 0xe8a <__vector_110>
     1ba:	00 00       	nop
     1bc:	93 c6       	rjmp	.+3366   	; 0xee4 <__vector_111>
     1be:	00 00       	nop
     1c0:	be c6       	rjmp	.+3452   	; 0xf3e <__vector_112>
     1c2:	00 00       	nop
     1c4:	e9 c6       	rjmp	.+3538   	; 0xf98 <__vector_113>
     1c6:	00 00       	nop
     1c8:	3a c0       	rjmp	.+116    	; 0x23e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	38 c0       	rjmp	.+112    	; 0x23e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	36 c0       	rjmp	.+108    	; 0x23e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	34 c0       	rjmp	.+104    	; 0x23e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	32 c0       	rjmp	.+100    	; 0x23e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	30 c0       	rjmp	.+96     	; 0x23e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2e c0       	rjmp	.+92     	; 0x23e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2c c0       	rjmp	.+88     	; 0x23e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2a c0       	rjmp	.+84     	; 0x23e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	28 c0       	rjmp	.+80     	; 0x23e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	26 c0       	rjmp	.+76     	; 0x23e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	24 c0       	rjmp	.+72     	; 0x23e <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	22 c0       	rjmp	.+68     	; 0x23e <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e5       	ldi	r29, 0x5F	; 95
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	ea e9       	ldi	r30, 0x9A	; 154
     214:	f5 e2       	ldi	r31, 0x25	; 37
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a6 31       	cpi	r26, 0x16	; 22
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
     226:	20 e2       	ldi	r18, 0x20	; 32
     228:	a6 e1       	ldi	r26, 0x16	; 22
     22a:	b0 e2       	ldi	r27, 0x20	; 32
     22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
     22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
     230:	aa 37       	cpi	r26, 0x7A	; 122
     232:	b2 07       	cpc	r27, r18
     234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
     236:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <main>
     23a:	0c 94 cb 12 	jmp	0x2596	; 0x2596 <_exit>

0000023e <__bad_interrupt>:
     23e:	e0 ce       	rjmp	.-576    	; 0x0 <__vectors>

00000240 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	1f 92       	push	r1
     246:	cd b7       	in	r28, 0x3d	; 61
     248:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     24a:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <stdio_base>
     24e:	90 91 69 20 	lds	r25, 0x2069	; 0x802069 <stdio_base+0x1>
     252:	e0 91 60 20 	lds	r30, 0x2060	; 0x802060 <ptr_get>
     256:	f0 91 61 20 	lds	r31, 0x2061	; 0x802061 <ptr_get+0x1>
     25a:	be 01       	movw	r22, r28
     25c:	6f 5f       	subi	r22, 0xFF	; 255
     25e:	7f 4f       	sbci	r23, 0xFF	; 255
     260:	19 95       	eicall
	return c;
     262:	89 81       	ldd	r24, Y+1	; 0x01
}
     264:	08 2e       	mov	r0, r24
     266:	00 0c       	add	r0, r0
     268:	99 0b       	sbc	r25, r25
     26a:	0f 90       	pop	r0
     26c:	df 91       	pop	r29
     26e:	cf 91       	pop	r28
     270:	08 95       	ret

00000272 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     272:	81 15       	cp	r24, r1
     274:	22 e0       	ldi	r18, 0x02	; 2
     276:	92 07       	cpc	r25, r18
     278:	69 f4       	brne	.+26     	; 0x294 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     27a:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     27e:	91 e0       	ldi	r25, 0x01	; 1
     280:	98 0f       	add	r25, r24
     282:	90 93 17 20 	sts	0x2017, r25	; 0x802017 <adca_enable_count>
     286:	81 11       	cpse	r24, r1
     288:	14 c0       	rjmp	.+40     	; 0x2b2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     28a:	62 e0       	ldi	r22, 0x02	; 2
     28c:	81 e0       	ldi	r24, 0x01	; 1
     28e:	0c 94 87 0d 	jmp	0x1b0e	; 0x1b0e <sysclk_enable_module>
     292:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     294:	80 34       	cpi	r24, 0x40	; 64
     296:	92 40       	sbci	r25, 0x02	; 2
     298:	61 f4       	brne	.+24     	; 0x2b2 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     29a:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     29e:	91 e0       	ldi	r25, 0x01	; 1
     2a0:	98 0f       	add	r25, r24
     2a2:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <__data_end>
     2a6:	81 11       	cpse	r24, r1
     2a8:	04 c0       	rjmp	.+8      	; 0x2b2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2aa:	62 e0       	ldi	r22, 0x02	; 2
     2ac:	82 e0       	ldi	r24, 0x02	; 2
     2ae:	0c 94 87 0d 	jmp	0x1b0e	; 0x1b0e <sysclk_enable_module>
     2b2:	08 95       	ret

000002b4 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2b4:	81 15       	cp	r24, r1
     2b6:	22 e0       	ldi	r18, 0x02	; 2
     2b8:	92 07       	cpc	r25, r18
     2ba:	61 f4       	brne	.+24     	; 0x2d4 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     2bc:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     2c0:	81 50       	subi	r24, 0x01	; 1
     2c2:	80 93 17 20 	sts	0x2017, r24	; 0x802017 <adca_enable_count>
     2c6:	81 11       	cpse	r24, r1
     2c8:	13 c0       	rjmp	.+38     	; 0x2f0 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     2ca:	62 e0       	ldi	r22, 0x02	; 2
     2cc:	81 e0       	ldi	r24, 0x01	; 1
     2ce:	0c 94 9d 0d 	jmp	0x1b3a	; 0x1b3a <sysclk_disable_module>
     2d2:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2d4:	80 34       	cpi	r24, 0x40	; 64
     2d6:	92 40       	sbci	r25, 0x02	; 2
     2d8:	59 f4       	brne	.+22     	; 0x2f0 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     2da:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     2de:	81 50       	subi	r24, 0x01	; 1
     2e0:	80 93 16 20 	sts	0x2016, r24	; 0x802016 <__data_end>
     2e4:	81 11       	cpse	r24, r1
     2e6:	04 c0       	rjmp	.+8      	; 0x2f0 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2e8:	62 e0       	ldi	r22, 0x02	; 2
     2ea:	82 e0       	ldi	r24, 0x02	; 2
     2ec:	0c 94 9d 0d 	jmp	0x1b3a	; 0x1b3a <sysclk_disable_module>
     2f0:	08 95       	ret

000002f2 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     2f2:	ef 92       	push	r14
     2f4:	ff 92       	push	r15
     2f6:	1f 93       	push	r17
     2f8:	cf 93       	push	r28
     2fa:	df 93       	push	r29
     2fc:	1f 92       	push	r1
     2fe:	1f 92       	push	r1
     300:	cd b7       	in	r28, 0x3d	; 61
     302:	de b7       	in	r29, 0x3e	; 62
     304:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     306:	8f b7       	in	r24, 0x3f	; 63
     308:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     30a:	f8 94       	cli
	return flags;
     30c:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     30e:	c7 01       	movw	r24, r14
     310:	b0 df       	rcall	.-160    	; 0x272 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     312:	f7 01       	movw	r30, r14
     314:	80 81       	ld	r24, Z
     316:	81 60       	ori	r24, 0x01	; 1
     318:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     31a:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     31c:	80 91 6b 20 	lds	r24, 0x206B	; 0x80206b <sleepmgr_locks+0x1>
     320:	8f 3f       	cpi	r24, 0xFF	; 255
     322:	09 f4       	brne	.+2      	; 0x326 <adc_enable+0x34>
     324:	ff cf       	rjmp	.-2      	; 0x324 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     326:	8f b7       	in	r24, 0x3f	; 63
     328:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     32a:	f8 94       	cli
	return flags;
     32c:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     32e:	ea e6       	ldi	r30, 0x6A	; 106
     330:	f0 e2       	ldi	r31, 0x20	; 32
     332:	81 81       	ldd	r24, Z+1	; 0x01
     334:	8f 5f       	subi	r24, 0xFF	; 255
     336:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     338:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
     33e:	df 91       	pop	r29
     340:	cf 91       	pop	r28
     342:	1f 91       	pop	r17
     344:	ff 90       	pop	r15
     346:	ef 90       	pop	r14
     348:	08 95       	ret

0000034a <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     34a:	1f 92       	push	r1
     34c:	0f 92       	push	r0
     34e:	0f b6       	in	r0, 0x3f	; 63
     350:	0f 92       	push	r0
     352:	11 24       	eor	r1, r1
     354:	0b b6       	in	r0, 0x3b	; 59
     356:	0f 92       	push	r0
     358:	2f 93       	push	r18
     35a:	3f 93       	push	r19
     35c:	4f 93       	push	r20
     35e:	5f 93       	push	r21
     360:	6f 93       	push	r22
     362:	7f 93       	push	r23
     364:	8f 93       	push	r24
     366:	9f 93       	push	r25
     368:	af 93       	push	r26
     36a:	bf 93       	push	r27
     36c:	ef 93       	push	r30
     36e:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     370:	e0 91 5e 20 	lds	r30, 0x205E	; 0x80205e <tc_tcc0_ovf_callback>
     374:	f0 91 5f 20 	lds	r31, 0x205F	; 0x80205f <tc_tcc0_ovf_callback+0x1>
     378:	30 97       	sbiw	r30, 0x00	; 0
     37a:	09 f0       	breq	.+2      	; 0x37e <__vector_14+0x34>
		tc_tcc0_ovf_callback();
     37c:	19 95       	eicall
	}
}
     37e:	ff 91       	pop	r31
     380:	ef 91       	pop	r30
     382:	bf 91       	pop	r27
     384:	af 91       	pop	r26
     386:	9f 91       	pop	r25
     388:	8f 91       	pop	r24
     38a:	7f 91       	pop	r23
     38c:	6f 91       	pop	r22
     38e:	5f 91       	pop	r21
     390:	4f 91       	pop	r20
     392:	3f 91       	pop	r19
     394:	2f 91       	pop	r18
     396:	0f 90       	pop	r0
     398:	0b be       	out	0x3b, r0	; 59
     39a:	0f 90       	pop	r0
     39c:	0f be       	out	0x3f, r0	; 63
     39e:	0f 90       	pop	r0
     3a0:	1f 90       	pop	r1
     3a2:	18 95       	reti

000003a4 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     3a4:	1f 92       	push	r1
     3a6:	0f 92       	push	r0
     3a8:	0f b6       	in	r0, 0x3f	; 63
     3aa:	0f 92       	push	r0
     3ac:	11 24       	eor	r1, r1
     3ae:	0b b6       	in	r0, 0x3b	; 59
     3b0:	0f 92       	push	r0
     3b2:	2f 93       	push	r18
     3b4:	3f 93       	push	r19
     3b6:	4f 93       	push	r20
     3b8:	5f 93       	push	r21
     3ba:	6f 93       	push	r22
     3bc:	7f 93       	push	r23
     3be:	8f 93       	push	r24
     3c0:	9f 93       	push	r25
     3c2:	af 93       	push	r26
     3c4:	bf 93       	push	r27
     3c6:	ef 93       	push	r30
     3c8:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     3ca:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <tc_tcc0_err_callback>
     3ce:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <tc_tcc0_err_callback+0x1>
     3d2:	30 97       	sbiw	r30, 0x00	; 0
     3d4:	09 f0       	breq	.+2      	; 0x3d8 <__vector_15+0x34>
		tc_tcc0_err_callback();
     3d6:	19 95       	eicall
	}
}
     3d8:	ff 91       	pop	r31
     3da:	ef 91       	pop	r30
     3dc:	bf 91       	pop	r27
     3de:	af 91       	pop	r26
     3e0:	9f 91       	pop	r25
     3e2:	8f 91       	pop	r24
     3e4:	7f 91       	pop	r23
     3e6:	6f 91       	pop	r22
     3e8:	5f 91       	pop	r21
     3ea:	4f 91       	pop	r20
     3ec:	3f 91       	pop	r19
     3ee:	2f 91       	pop	r18
     3f0:	0f 90       	pop	r0
     3f2:	0b be       	out	0x3b, r0	; 59
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     3fe:	1f 92       	push	r1
     400:	0f 92       	push	r0
     402:	0f b6       	in	r0, 0x3f	; 63
     404:	0f 92       	push	r0
     406:	11 24       	eor	r1, r1
     408:	0b b6       	in	r0, 0x3b	; 59
     40a:	0f 92       	push	r0
     40c:	2f 93       	push	r18
     40e:	3f 93       	push	r19
     410:	4f 93       	push	r20
     412:	5f 93       	push	r21
     414:	6f 93       	push	r22
     416:	7f 93       	push	r23
     418:	8f 93       	push	r24
     41a:	9f 93       	push	r25
     41c:	af 93       	push	r26
     41e:	bf 93       	push	r27
     420:	ef 93       	push	r30
     422:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     424:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <tc_tcc0_cca_callback>
     428:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <tc_tcc0_cca_callback+0x1>
     42c:	30 97       	sbiw	r30, 0x00	; 0
     42e:	09 f0       	breq	.+2      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
		tc_tcc0_cca_callback();
     430:	19 95       	eicall
	}
}
     432:	ff 91       	pop	r31
     434:	ef 91       	pop	r30
     436:	bf 91       	pop	r27
     438:	af 91       	pop	r26
     43a:	9f 91       	pop	r25
     43c:	8f 91       	pop	r24
     43e:	7f 91       	pop	r23
     440:	6f 91       	pop	r22
     442:	5f 91       	pop	r21
     444:	4f 91       	pop	r20
     446:	3f 91       	pop	r19
     448:	2f 91       	pop	r18
     44a:	0f 90       	pop	r0
     44c:	0b be       	out	0x3b, r0	; 59
     44e:	0f 90       	pop	r0
     450:	0f be       	out	0x3f, r0	; 63
     452:	0f 90       	pop	r0
     454:	1f 90       	pop	r1
     456:	18 95       	reti

00000458 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     458:	1f 92       	push	r1
     45a:	0f 92       	push	r0
     45c:	0f b6       	in	r0, 0x3f	; 63
     45e:	0f 92       	push	r0
     460:	11 24       	eor	r1, r1
     462:	0b b6       	in	r0, 0x3b	; 59
     464:	0f 92       	push	r0
     466:	2f 93       	push	r18
     468:	3f 93       	push	r19
     46a:	4f 93       	push	r20
     46c:	5f 93       	push	r21
     46e:	6f 93       	push	r22
     470:	7f 93       	push	r23
     472:	8f 93       	push	r24
     474:	9f 93       	push	r25
     476:	af 93       	push	r26
     478:	bf 93       	push	r27
     47a:	ef 93       	push	r30
     47c:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     47e:	e0 91 58 20 	lds	r30, 0x2058	; 0x802058 <tc_tcc0_ccb_callback>
     482:	f0 91 59 20 	lds	r31, 0x2059	; 0x802059 <tc_tcc0_ccb_callback+0x1>
     486:	30 97       	sbiw	r30, 0x00	; 0
     488:	09 f0       	breq	.+2      	; 0x48c <__vector_17+0x34>
		tc_tcc0_ccb_callback();
     48a:	19 95       	eicall
	}
}
     48c:	ff 91       	pop	r31
     48e:	ef 91       	pop	r30
     490:	bf 91       	pop	r27
     492:	af 91       	pop	r26
     494:	9f 91       	pop	r25
     496:	8f 91       	pop	r24
     498:	7f 91       	pop	r23
     49a:	6f 91       	pop	r22
     49c:	5f 91       	pop	r21
     49e:	4f 91       	pop	r20
     4a0:	3f 91       	pop	r19
     4a2:	2f 91       	pop	r18
     4a4:	0f 90       	pop	r0
     4a6:	0b be       	out	0x3b, r0	; 59
     4a8:	0f 90       	pop	r0
     4aa:	0f be       	out	0x3f, r0	; 63
     4ac:	0f 90       	pop	r0
     4ae:	1f 90       	pop	r1
     4b0:	18 95       	reti

000004b2 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     4b2:	1f 92       	push	r1
     4b4:	0f 92       	push	r0
     4b6:	0f b6       	in	r0, 0x3f	; 63
     4b8:	0f 92       	push	r0
     4ba:	11 24       	eor	r1, r1
     4bc:	0b b6       	in	r0, 0x3b	; 59
     4be:	0f 92       	push	r0
     4c0:	2f 93       	push	r18
     4c2:	3f 93       	push	r19
     4c4:	4f 93       	push	r20
     4c6:	5f 93       	push	r21
     4c8:	6f 93       	push	r22
     4ca:	7f 93       	push	r23
     4cc:	8f 93       	push	r24
     4ce:	9f 93       	push	r25
     4d0:	af 93       	push	r26
     4d2:	bf 93       	push	r27
     4d4:	ef 93       	push	r30
     4d6:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     4d8:	e0 91 56 20 	lds	r30, 0x2056	; 0x802056 <tc_tcc0_ccc_callback>
     4dc:	f0 91 57 20 	lds	r31, 0x2057	; 0x802057 <tc_tcc0_ccc_callback+0x1>
     4e0:	30 97       	sbiw	r30, 0x00	; 0
     4e2:	09 f0       	breq	.+2      	; 0x4e6 <__vector_18+0x34>
		tc_tcc0_ccc_callback();
     4e4:	19 95       	eicall
	}
}
     4e6:	ff 91       	pop	r31
     4e8:	ef 91       	pop	r30
     4ea:	bf 91       	pop	r27
     4ec:	af 91       	pop	r26
     4ee:	9f 91       	pop	r25
     4f0:	8f 91       	pop	r24
     4f2:	7f 91       	pop	r23
     4f4:	6f 91       	pop	r22
     4f6:	5f 91       	pop	r21
     4f8:	4f 91       	pop	r20
     4fa:	3f 91       	pop	r19
     4fc:	2f 91       	pop	r18
     4fe:	0f 90       	pop	r0
     500:	0b be       	out	0x3b, r0	; 59
     502:	0f 90       	pop	r0
     504:	0f be       	out	0x3f, r0	; 63
     506:	0f 90       	pop	r0
     508:	1f 90       	pop	r1
     50a:	18 95       	reti

0000050c <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     50c:	1f 92       	push	r1
     50e:	0f 92       	push	r0
     510:	0f b6       	in	r0, 0x3f	; 63
     512:	0f 92       	push	r0
     514:	11 24       	eor	r1, r1
     516:	0b b6       	in	r0, 0x3b	; 59
     518:	0f 92       	push	r0
     51a:	2f 93       	push	r18
     51c:	3f 93       	push	r19
     51e:	4f 93       	push	r20
     520:	5f 93       	push	r21
     522:	6f 93       	push	r22
     524:	7f 93       	push	r23
     526:	8f 93       	push	r24
     528:	9f 93       	push	r25
     52a:	af 93       	push	r26
     52c:	bf 93       	push	r27
     52e:	ef 93       	push	r30
     530:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     532:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <tc_tcc0_ccd_callback>
     536:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <tc_tcc0_ccd_callback+0x1>
     53a:	30 97       	sbiw	r30, 0x00	; 0
     53c:	09 f0       	breq	.+2      	; 0x540 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
     53e:	19 95       	eicall
	}
}
     540:	ff 91       	pop	r31
     542:	ef 91       	pop	r30
     544:	bf 91       	pop	r27
     546:	af 91       	pop	r26
     548:	9f 91       	pop	r25
     54a:	8f 91       	pop	r24
     54c:	7f 91       	pop	r23
     54e:	6f 91       	pop	r22
     550:	5f 91       	pop	r21
     552:	4f 91       	pop	r20
     554:	3f 91       	pop	r19
     556:	2f 91       	pop	r18
     558:	0f 90       	pop	r0
     55a:	0b be       	out	0x3b, r0	; 59
     55c:	0f 90       	pop	r0
     55e:	0f be       	out	0x3f, r0	; 63
     560:	0f 90       	pop	r0
     562:	1f 90       	pop	r1
     564:	18 95       	reti

00000566 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     566:	1f 92       	push	r1
     568:	0f 92       	push	r0
     56a:	0f b6       	in	r0, 0x3f	; 63
     56c:	0f 92       	push	r0
     56e:	11 24       	eor	r1, r1
     570:	0b b6       	in	r0, 0x3b	; 59
     572:	0f 92       	push	r0
     574:	2f 93       	push	r18
     576:	3f 93       	push	r19
     578:	4f 93       	push	r20
     57a:	5f 93       	push	r21
     57c:	6f 93       	push	r22
     57e:	7f 93       	push	r23
     580:	8f 93       	push	r24
     582:	9f 93       	push	r25
     584:	af 93       	push	r26
     586:	bf 93       	push	r27
     588:	ef 93       	push	r30
     58a:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     58c:	e0 91 52 20 	lds	r30, 0x2052	; 0x802052 <tc_tcc1_ovf_callback>
     590:	f0 91 53 20 	lds	r31, 0x2053	; 0x802053 <tc_tcc1_ovf_callback+0x1>
     594:	30 97       	sbiw	r30, 0x00	; 0
     596:	09 f0       	breq	.+2      	; 0x59a <__vector_20+0x34>
		tc_tcc1_ovf_callback();
     598:	19 95       	eicall
	}
}
     59a:	ff 91       	pop	r31
     59c:	ef 91       	pop	r30
     59e:	bf 91       	pop	r27
     5a0:	af 91       	pop	r26
     5a2:	9f 91       	pop	r25
     5a4:	8f 91       	pop	r24
     5a6:	7f 91       	pop	r23
     5a8:	6f 91       	pop	r22
     5aa:	5f 91       	pop	r21
     5ac:	4f 91       	pop	r20
     5ae:	3f 91       	pop	r19
     5b0:	2f 91       	pop	r18
     5b2:	0f 90       	pop	r0
     5b4:	0b be       	out	0x3b, r0	; 59
     5b6:	0f 90       	pop	r0
     5b8:	0f be       	out	0x3f, r0	; 63
     5ba:	0f 90       	pop	r0
     5bc:	1f 90       	pop	r1
     5be:	18 95       	reti

000005c0 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     5c0:	1f 92       	push	r1
     5c2:	0f 92       	push	r0
     5c4:	0f b6       	in	r0, 0x3f	; 63
     5c6:	0f 92       	push	r0
     5c8:	11 24       	eor	r1, r1
     5ca:	0b b6       	in	r0, 0x3b	; 59
     5cc:	0f 92       	push	r0
     5ce:	2f 93       	push	r18
     5d0:	3f 93       	push	r19
     5d2:	4f 93       	push	r20
     5d4:	5f 93       	push	r21
     5d6:	6f 93       	push	r22
     5d8:	7f 93       	push	r23
     5da:	8f 93       	push	r24
     5dc:	9f 93       	push	r25
     5de:	af 93       	push	r26
     5e0:	bf 93       	push	r27
     5e2:	ef 93       	push	r30
     5e4:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     5e6:	e0 91 50 20 	lds	r30, 0x2050	; 0x802050 <tc_tcc1_err_callback>
     5ea:	f0 91 51 20 	lds	r31, 0x2051	; 0x802051 <tc_tcc1_err_callback+0x1>
     5ee:	30 97       	sbiw	r30, 0x00	; 0
     5f0:	09 f0       	breq	.+2      	; 0x5f4 <__vector_21+0x34>
		tc_tcc1_err_callback();
     5f2:	19 95       	eicall
	}
}
     5f4:	ff 91       	pop	r31
     5f6:	ef 91       	pop	r30
     5f8:	bf 91       	pop	r27
     5fa:	af 91       	pop	r26
     5fc:	9f 91       	pop	r25
     5fe:	8f 91       	pop	r24
     600:	7f 91       	pop	r23
     602:	6f 91       	pop	r22
     604:	5f 91       	pop	r21
     606:	4f 91       	pop	r20
     608:	3f 91       	pop	r19
     60a:	2f 91       	pop	r18
     60c:	0f 90       	pop	r0
     60e:	0b be       	out	0x3b, r0	; 59
     610:	0f 90       	pop	r0
     612:	0f be       	out	0x3f, r0	; 63
     614:	0f 90       	pop	r0
     616:	1f 90       	pop	r1
     618:	18 95       	reti

0000061a <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     61a:	1f 92       	push	r1
     61c:	0f 92       	push	r0
     61e:	0f b6       	in	r0, 0x3f	; 63
     620:	0f 92       	push	r0
     622:	11 24       	eor	r1, r1
     624:	0b b6       	in	r0, 0x3b	; 59
     626:	0f 92       	push	r0
     628:	2f 93       	push	r18
     62a:	3f 93       	push	r19
     62c:	4f 93       	push	r20
     62e:	5f 93       	push	r21
     630:	6f 93       	push	r22
     632:	7f 93       	push	r23
     634:	8f 93       	push	r24
     636:	9f 93       	push	r25
     638:	af 93       	push	r26
     63a:	bf 93       	push	r27
     63c:	ef 93       	push	r30
     63e:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     640:	e0 91 4e 20 	lds	r30, 0x204E	; 0x80204e <tc_tcc1_cca_callback>
     644:	f0 91 4f 20 	lds	r31, 0x204F	; 0x80204f <tc_tcc1_cca_callback+0x1>
     648:	30 97       	sbiw	r30, 0x00	; 0
     64a:	09 f0       	breq	.+2      	; 0x64e <__vector_22+0x34>
		tc_tcc1_cca_callback();
     64c:	19 95       	eicall
	}
}
     64e:	ff 91       	pop	r31
     650:	ef 91       	pop	r30
     652:	bf 91       	pop	r27
     654:	af 91       	pop	r26
     656:	9f 91       	pop	r25
     658:	8f 91       	pop	r24
     65a:	7f 91       	pop	r23
     65c:	6f 91       	pop	r22
     65e:	5f 91       	pop	r21
     660:	4f 91       	pop	r20
     662:	3f 91       	pop	r19
     664:	2f 91       	pop	r18
     666:	0f 90       	pop	r0
     668:	0b be       	out	0x3b, r0	; 59
     66a:	0f 90       	pop	r0
     66c:	0f be       	out	0x3f, r0	; 63
     66e:	0f 90       	pop	r0
     670:	1f 90       	pop	r1
     672:	18 95       	reti

00000674 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     674:	1f 92       	push	r1
     676:	0f 92       	push	r0
     678:	0f b6       	in	r0, 0x3f	; 63
     67a:	0f 92       	push	r0
     67c:	11 24       	eor	r1, r1
     67e:	0b b6       	in	r0, 0x3b	; 59
     680:	0f 92       	push	r0
     682:	2f 93       	push	r18
     684:	3f 93       	push	r19
     686:	4f 93       	push	r20
     688:	5f 93       	push	r21
     68a:	6f 93       	push	r22
     68c:	7f 93       	push	r23
     68e:	8f 93       	push	r24
     690:	9f 93       	push	r25
     692:	af 93       	push	r26
     694:	bf 93       	push	r27
     696:	ef 93       	push	r30
     698:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     69a:	e0 91 4c 20 	lds	r30, 0x204C	; 0x80204c <tc_tcc1_ccb_callback>
     69e:	f0 91 4d 20 	lds	r31, 0x204D	; 0x80204d <tc_tcc1_ccb_callback+0x1>
     6a2:	30 97       	sbiw	r30, 0x00	; 0
     6a4:	09 f0       	breq	.+2      	; 0x6a8 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
     6a6:	19 95       	eicall
	}
}
     6a8:	ff 91       	pop	r31
     6aa:	ef 91       	pop	r30
     6ac:	bf 91       	pop	r27
     6ae:	af 91       	pop	r26
     6b0:	9f 91       	pop	r25
     6b2:	8f 91       	pop	r24
     6b4:	7f 91       	pop	r23
     6b6:	6f 91       	pop	r22
     6b8:	5f 91       	pop	r21
     6ba:	4f 91       	pop	r20
     6bc:	3f 91       	pop	r19
     6be:	2f 91       	pop	r18
     6c0:	0f 90       	pop	r0
     6c2:	0b be       	out	0x3b, r0	; 59
     6c4:	0f 90       	pop	r0
     6c6:	0f be       	out	0x3f, r0	; 63
     6c8:	0f 90       	pop	r0
     6ca:	1f 90       	pop	r1
     6cc:	18 95       	reti

000006ce <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     6ce:	1f 92       	push	r1
     6d0:	0f 92       	push	r0
     6d2:	0f b6       	in	r0, 0x3f	; 63
     6d4:	0f 92       	push	r0
     6d6:	11 24       	eor	r1, r1
     6d8:	0b b6       	in	r0, 0x3b	; 59
     6da:	0f 92       	push	r0
     6dc:	2f 93       	push	r18
     6de:	3f 93       	push	r19
     6e0:	4f 93       	push	r20
     6e2:	5f 93       	push	r21
     6e4:	6f 93       	push	r22
     6e6:	7f 93       	push	r23
     6e8:	8f 93       	push	r24
     6ea:	9f 93       	push	r25
     6ec:	af 93       	push	r26
     6ee:	bf 93       	push	r27
     6f0:	ef 93       	push	r30
     6f2:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     6f4:	e0 91 4a 20 	lds	r30, 0x204A	; 0x80204a <tc_tcd0_ovf_callback>
     6f8:	f0 91 4b 20 	lds	r31, 0x204B	; 0x80204b <tc_tcd0_ovf_callback+0x1>
     6fc:	30 97       	sbiw	r30, 0x00	; 0
     6fe:	09 f0       	breq	.+2      	; 0x702 <__vector_77+0x34>
		tc_tcd0_ovf_callback();
     700:	19 95       	eicall
	}
}
     702:	ff 91       	pop	r31
     704:	ef 91       	pop	r30
     706:	bf 91       	pop	r27
     708:	af 91       	pop	r26
     70a:	9f 91       	pop	r25
     70c:	8f 91       	pop	r24
     70e:	7f 91       	pop	r23
     710:	6f 91       	pop	r22
     712:	5f 91       	pop	r21
     714:	4f 91       	pop	r20
     716:	3f 91       	pop	r19
     718:	2f 91       	pop	r18
     71a:	0f 90       	pop	r0
     71c:	0b be       	out	0x3b, r0	; 59
     71e:	0f 90       	pop	r0
     720:	0f be       	out	0x3f, r0	; 63
     722:	0f 90       	pop	r0
     724:	1f 90       	pop	r1
     726:	18 95       	reti

00000728 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     728:	1f 92       	push	r1
     72a:	0f 92       	push	r0
     72c:	0f b6       	in	r0, 0x3f	; 63
     72e:	0f 92       	push	r0
     730:	11 24       	eor	r1, r1
     732:	0b b6       	in	r0, 0x3b	; 59
     734:	0f 92       	push	r0
     736:	2f 93       	push	r18
     738:	3f 93       	push	r19
     73a:	4f 93       	push	r20
     73c:	5f 93       	push	r21
     73e:	6f 93       	push	r22
     740:	7f 93       	push	r23
     742:	8f 93       	push	r24
     744:	9f 93       	push	r25
     746:	af 93       	push	r26
     748:	bf 93       	push	r27
     74a:	ef 93       	push	r30
     74c:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     74e:	e0 91 48 20 	lds	r30, 0x2048	; 0x802048 <tc_tcd0_err_callback>
     752:	f0 91 49 20 	lds	r31, 0x2049	; 0x802049 <tc_tcd0_err_callback+0x1>
     756:	30 97       	sbiw	r30, 0x00	; 0
     758:	09 f0       	breq	.+2      	; 0x75c <__vector_78+0x34>
		tc_tcd0_err_callback();
     75a:	19 95       	eicall
	}
}
     75c:	ff 91       	pop	r31
     75e:	ef 91       	pop	r30
     760:	bf 91       	pop	r27
     762:	af 91       	pop	r26
     764:	9f 91       	pop	r25
     766:	8f 91       	pop	r24
     768:	7f 91       	pop	r23
     76a:	6f 91       	pop	r22
     76c:	5f 91       	pop	r21
     76e:	4f 91       	pop	r20
     770:	3f 91       	pop	r19
     772:	2f 91       	pop	r18
     774:	0f 90       	pop	r0
     776:	0b be       	out	0x3b, r0	; 59
     778:	0f 90       	pop	r0
     77a:	0f be       	out	0x3f, r0	; 63
     77c:	0f 90       	pop	r0
     77e:	1f 90       	pop	r1
     780:	18 95       	reti

00000782 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     782:	1f 92       	push	r1
     784:	0f 92       	push	r0
     786:	0f b6       	in	r0, 0x3f	; 63
     788:	0f 92       	push	r0
     78a:	11 24       	eor	r1, r1
     78c:	0b b6       	in	r0, 0x3b	; 59
     78e:	0f 92       	push	r0
     790:	2f 93       	push	r18
     792:	3f 93       	push	r19
     794:	4f 93       	push	r20
     796:	5f 93       	push	r21
     798:	6f 93       	push	r22
     79a:	7f 93       	push	r23
     79c:	8f 93       	push	r24
     79e:	9f 93       	push	r25
     7a0:	af 93       	push	r26
     7a2:	bf 93       	push	r27
     7a4:	ef 93       	push	r30
     7a6:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     7a8:	e0 91 46 20 	lds	r30, 0x2046	; 0x802046 <tc_tcd0_cca_callback>
     7ac:	f0 91 47 20 	lds	r31, 0x2047	; 0x802047 <tc_tcd0_cca_callback+0x1>
     7b0:	30 97       	sbiw	r30, 0x00	; 0
     7b2:	09 f0       	breq	.+2      	; 0x7b6 <__vector_79+0x34>
		tc_tcd0_cca_callback();
     7b4:	19 95       	eicall
	}
}
     7b6:	ff 91       	pop	r31
     7b8:	ef 91       	pop	r30
     7ba:	bf 91       	pop	r27
     7bc:	af 91       	pop	r26
     7be:	9f 91       	pop	r25
     7c0:	8f 91       	pop	r24
     7c2:	7f 91       	pop	r23
     7c4:	6f 91       	pop	r22
     7c6:	5f 91       	pop	r21
     7c8:	4f 91       	pop	r20
     7ca:	3f 91       	pop	r19
     7cc:	2f 91       	pop	r18
     7ce:	0f 90       	pop	r0
     7d0:	0b be       	out	0x3b, r0	; 59
     7d2:	0f 90       	pop	r0
     7d4:	0f be       	out	0x3f, r0	; 63
     7d6:	0f 90       	pop	r0
     7d8:	1f 90       	pop	r1
     7da:	18 95       	reti

000007dc <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     7dc:	1f 92       	push	r1
     7de:	0f 92       	push	r0
     7e0:	0f b6       	in	r0, 0x3f	; 63
     7e2:	0f 92       	push	r0
     7e4:	11 24       	eor	r1, r1
     7e6:	0b b6       	in	r0, 0x3b	; 59
     7e8:	0f 92       	push	r0
     7ea:	2f 93       	push	r18
     7ec:	3f 93       	push	r19
     7ee:	4f 93       	push	r20
     7f0:	5f 93       	push	r21
     7f2:	6f 93       	push	r22
     7f4:	7f 93       	push	r23
     7f6:	8f 93       	push	r24
     7f8:	9f 93       	push	r25
     7fa:	af 93       	push	r26
     7fc:	bf 93       	push	r27
     7fe:	ef 93       	push	r30
     800:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     802:	e0 91 44 20 	lds	r30, 0x2044	; 0x802044 <tc_tcd0_ccb_callback>
     806:	f0 91 45 20 	lds	r31, 0x2045	; 0x802045 <tc_tcd0_ccb_callback+0x1>
     80a:	30 97       	sbiw	r30, 0x00	; 0
     80c:	09 f0       	breq	.+2      	; 0x810 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
     80e:	19 95       	eicall
	}
}
     810:	ff 91       	pop	r31
     812:	ef 91       	pop	r30
     814:	bf 91       	pop	r27
     816:	af 91       	pop	r26
     818:	9f 91       	pop	r25
     81a:	8f 91       	pop	r24
     81c:	7f 91       	pop	r23
     81e:	6f 91       	pop	r22
     820:	5f 91       	pop	r21
     822:	4f 91       	pop	r20
     824:	3f 91       	pop	r19
     826:	2f 91       	pop	r18
     828:	0f 90       	pop	r0
     82a:	0b be       	out	0x3b, r0	; 59
     82c:	0f 90       	pop	r0
     82e:	0f be       	out	0x3f, r0	; 63
     830:	0f 90       	pop	r0
     832:	1f 90       	pop	r1
     834:	18 95       	reti

00000836 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     836:	1f 92       	push	r1
     838:	0f 92       	push	r0
     83a:	0f b6       	in	r0, 0x3f	; 63
     83c:	0f 92       	push	r0
     83e:	11 24       	eor	r1, r1
     840:	0b b6       	in	r0, 0x3b	; 59
     842:	0f 92       	push	r0
     844:	2f 93       	push	r18
     846:	3f 93       	push	r19
     848:	4f 93       	push	r20
     84a:	5f 93       	push	r21
     84c:	6f 93       	push	r22
     84e:	7f 93       	push	r23
     850:	8f 93       	push	r24
     852:	9f 93       	push	r25
     854:	af 93       	push	r26
     856:	bf 93       	push	r27
     858:	ef 93       	push	r30
     85a:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     85c:	e0 91 42 20 	lds	r30, 0x2042	; 0x802042 <tc_tcd0_ccc_callback>
     860:	f0 91 43 20 	lds	r31, 0x2043	; 0x802043 <tc_tcd0_ccc_callback+0x1>
     864:	30 97       	sbiw	r30, 0x00	; 0
     866:	09 f0       	breq	.+2      	; 0x86a <__vector_81+0x34>
		tc_tcd0_ccc_callback();
     868:	19 95       	eicall
	}
}
     86a:	ff 91       	pop	r31
     86c:	ef 91       	pop	r30
     86e:	bf 91       	pop	r27
     870:	af 91       	pop	r26
     872:	9f 91       	pop	r25
     874:	8f 91       	pop	r24
     876:	7f 91       	pop	r23
     878:	6f 91       	pop	r22
     87a:	5f 91       	pop	r21
     87c:	4f 91       	pop	r20
     87e:	3f 91       	pop	r19
     880:	2f 91       	pop	r18
     882:	0f 90       	pop	r0
     884:	0b be       	out	0x3b, r0	; 59
     886:	0f 90       	pop	r0
     888:	0f be       	out	0x3f, r0	; 63
     88a:	0f 90       	pop	r0
     88c:	1f 90       	pop	r1
     88e:	18 95       	reti

00000890 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     890:	1f 92       	push	r1
     892:	0f 92       	push	r0
     894:	0f b6       	in	r0, 0x3f	; 63
     896:	0f 92       	push	r0
     898:	11 24       	eor	r1, r1
     89a:	0b b6       	in	r0, 0x3b	; 59
     89c:	0f 92       	push	r0
     89e:	2f 93       	push	r18
     8a0:	3f 93       	push	r19
     8a2:	4f 93       	push	r20
     8a4:	5f 93       	push	r21
     8a6:	6f 93       	push	r22
     8a8:	7f 93       	push	r23
     8aa:	8f 93       	push	r24
     8ac:	9f 93       	push	r25
     8ae:	af 93       	push	r26
     8b0:	bf 93       	push	r27
     8b2:	ef 93       	push	r30
     8b4:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     8b6:	e0 91 40 20 	lds	r30, 0x2040	; 0x802040 <tc_tcd0_ccd_callback>
     8ba:	f0 91 41 20 	lds	r31, 0x2041	; 0x802041 <tc_tcd0_ccd_callback+0x1>
     8be:	30 97       	sbiw	r30, 0x00	; 0
     8c0:	09 f0       	breq	.+2      	; 0x8c4 <__vector_82+0x34>
		tc_tcd0_ccd_callback();
     8c2:	19 95       	eicall
	}
}
     8c4:	ff 91       	pop	r31
     8c6:	ef 91       	pop	r30
     8c8:	bf 91       	pop	r27
     8ca:	af 91       	pop	r26
     8cc:	9f 91       	pop	r25
     8ce:	8f 91       	pop	r24
     8d0:	7f 91       	pop	r23
     8d2:	6f 91       	pop	r22
     8d4:	5f 91       	pop	r21
     8d6:	4f 91       	pop	r20
     8d8:	3f 91       	pop	r19
     8da:	2f 91       	pop	r18
     8dc:	0f 90       	pop	r0
     8de:	0b be       	out	0x3b, r0	; 59
     8e0:	0f 90       	pop	r0
     8e2:	0f be       	out	0x3f, r0	; 63
     8e4:	0f 90       	pop	r0
     8e6:	1f 90       	pop	r1
     8e8:	18 95       	reti

000008ea <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     8ea:	1f 92       	push	r1
     8ec:	0f 92       	push	r0
     8ee:	0f b6       	in	r0, 0x3f	; 63
     8f0:	0f 92       	push	r0
     8f2:	11 24       	eor	r1, r1
     8f4:	0b b6       	in	r0, 0x3b	; 59
     8f6:	0f 92       	push	r0
     8f8:	2f 93       	push	r18
     8fa:	3f 93       	push	r19
     8fc:	4f 93       	push	r20
     8fe:	5f 93       	push	r21
     900:	6f 93       	push	r22
     902:	7f 93       	push	r23
     904:	8f 93       	push	r24
     906:	9f 93       	push	r25
     908:	af 93       	push	r26
     90a:	bf 93       	push	r27
     90c:	ef 93       	push	r30
     90e:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     910:	e0 91 3e 20 	lds	r30, 0x203E	; 0x80203e <tc_tcd1_ovf_callback>
     914:	f0 91 3f 20 	lds	r31, 0x203F	; 0x80203f <tc_tcd1_ovf_callback+0x1>
     918:	30 97       	sbiw	r30, 0x00	; 0
     91a:	09 f0       	breq	.+2      	; 0x91e <__vector_83+0x34>
		tc_tcd1_ovf_callback();
     91c:	19 95       	eicall
	}
}
     91e:	ff 91       	pop	r31
     920:	ef 91       	pop	r30
     922:	bf 91       	pop	r27
     924:	af 91       	pop	r26
     926:	9f 91       	pop	r25
     928:	8f 91       	pop	r24
     92a:	7f 91       	pop	r23
     92c:	6f 91       	pop	r22
     92e:	5f 91       	pop	r21
     930:	4f 91       	pop	r20
     932:	3f 91       	pop	r19
     934:	2f 91       	pop	r18
     936:	0f 90       	pop	r0
     938:	0b be       	out	0x3b, r0	; 59
     93a:	0f 90       	pop	r0
     93c:	0f be       	out	0x3f, r0	; 63
     93e:	0f 90       	pop	r0
     940:	1f 90       	pop	r1
     942:	18 95       	reti

00000944 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     944:	1f 92       	push	r1
     946:	0f 92       	push	r0
     948:	0f b6       	in	r0, 0x3f	; 63
     94a:	0f 92       	push	r0
     94c:	11 24       	eor	r1, r1
     94e:	0b b6       	in	r0, 0x3b	; 59
     950:	0f 92       	push	r0
     952:	2f 93       	push	r18
     954:	3f 93       	push	r19
     956:	4f 93       	push	r20
     958:	5f 93       	push	r21
     95a:	6f 93       	push	r22
     95c:	7f 93       	push	r23
     95e:	8f 93       	push	r24
     960:	9f 93       	push	r25
     962:	af 93       	push	r26
     964:	bf 93       	push	r27
     966:	ef 93       	push	r30
     968:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     96a:	e0 91 3c 20 	lds	r30, 0x203C	; 0x80203c <tc_tcd1_err_callback>
     96e:	f0 91 3d 20 	lds	r31, 0x203D	; 0x80203d <tc_tcd1_err_callback+0x1>
     972:	30 97       	sbiw	r30, 0x00	; 0
     974:	09 f0       	breq	.+2      	; 0x978 <__vector_84+0x34>
		tc_tcd1_err_callback();
     976:	19 95       	eicall
	}
}
     978:	ff 91       	pop	r31
     97a:	ef 91       	pop	r30
     97c:	bf 91       	pop	r27
     97e:	af 91       	pop	r26
     980:	9f 91       	pop	r25
     982:	8f 91       	pop	r24
     984:	7f 91       	pop	r23
     986:	6f 91       	pop	r22
     988:	5f 91       	pop	r21
     98a:	4f 91       	pop	r20
     98c:	3f 91       	pop	r19
     98e:	2f 91       	pop	r18
     990:	0f 90       	pop	r0
     992:	0b be       	out	0x3b, r0	; 59
     994:	0f 90       	pop	r0
     996:	0f be       	out	0x3f, r0	; 63
     998:	0f 90       	pop	r0
     99a:	1f 90       	pop	r1
     99c:	18 95       	reti

0000099e <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     99e:	1f 92       	push	r1
     9a0:	0f 92       	push	r0
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	0f 92       	push	r0
     9a6:	11 24       	eor	r1, r1
     9a8:	0b b6       	in	r0, 0x3b	; 59
     9aa:	0f 92       	push	r0
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	4f 93       	push	r20
     9b2:	5f 93       	push	r21
     9b4:	6f 93       	push	r22
     9b6:	7f 93       	push	r23
     9b8:	8f 93       	push	r24
     9ba:	9f 93       	push	r25
     9bc:	af 93       	push	r26
     9be:	bf 93       	push	r27
     9c0:	ef 93       	push	r30
     9c2:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
     9c4:	e0 91 3a 20 	lds	r30, 0x203A	; 0x80203a <tc_tcd1_cca_callback>
     9c8:	f0 91 3b 20 	lds	r31, 0x203B	; 0x80203b <tc_tcd1_cca_callback+0x1>
     9cc:	30 97       	sbiw	r30, 0x00	; 0
     9ce:	09 f0       	breq	.+2      	; 0x9d2 <__vector_85+0x34>
		tc_tcd1_cca_callback();
     9d0:	19 95       	eicall
	}
}
     9d2:	ff 91       	pop	r31
     9d4:	ef 91       	pop	r30
     9d6:	bf 91       	pop	r27
     9d8:	af 91       	pop	r26
     9da:	9f 91       	pop	r25
     9dc:	8f 91       	pop	r24
     9de:	7f 91       	pop	r23
     9e0:	6f 91       	pop	r22
     9e2:	5f 91       	pop	r21
     9e4:	4f 91       	pop	r20
     9e6:	3f 91       	pop	r19
     9e8:	2f 91       	pop	r18
     9ea:	0f 90       	pop	r0
     9ec:	0b be       	out	0x3b, r0	; 59
     9ee:	0f 90       	pop	r0
     9f0:	0f be       	out	0x3f, r0	; 63
     9f2:	0f 90       	pop	r0
     9f4:	1f 90       	pop	r1
     9f6:	18 95       	reti

000009f8 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
     9f8:	1f 92       	push	r1
     9fa:	0f 92       	push	r0
     9fc:	0f b6       	in	r0, 0x3f	; 63
     9fe:	0f 92       	push	r0
     a00:	11 24       	eor	r1, r1
     a02:	0b b6       	in	r0, 0x3b	; 59
     a04:	0f 92       	push	r0
     a06:	2f 93       	push	r18
     a08:	3f 93       	push	r19
     a0a:	4f 93       	push	r20
     a0c:	5f 93       	push	r21
     a0e:	6f 93       	push	r22
     a10:	7f 93       	push	r23
     a12:	8f 93       	push	r24
     a14:	9f 93       	push	r25
     a16:	af 93       	push	r26
     a18:	bf 93       	push	r27
     a1a:	ef 93       	push	r30
     a1c:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
     a1e:	e0 91 38 20 	lds	r30, 0x2038	; 0x802038 <tc_tcd1_ccb_callback>
     a22:	f0 91 39 20 	lds	r31, 0x2039	; 0x802039 <tc_tcd1_ccb_callback+0x1>
     a26:	30 97       	sbiw	r30, 0x00	; 0
     a28:	09 f0       	breq	.+2      	; 0xa2c <__vector_86+0x34>
		tc_tcd1_ccb_callback();
     a2a:	19 95       	eicall
	}
}
     a2c:	ff 91       	pop	r31
     a2e:	ef 91       	pop	r30
     a30:	bf 91       	pop	r27
     a32:	af 91       	pop	r26
     a34:	9f 91       	pop	r25
     a36:	8f 91       	pop	r24
     a38:	7f 91       	pop	r23
     a3a:	6f 91       	pop	r22
     a3c:	5f 91       	pop	r21
     a3e:	4f 91       	pop	r20
     a40:	3f 91       	pop	r19
     a42:	2f 91       	pop	r18
     a44:	0f 90       	pop	r0
     a46:	0b be       	out	0x3b, r0	; 59
     a48:	0f 90       	pop	r0
     a4a:	0f be       	out	0x3f, r0	; 63
     a4c:	0f 90       	pop	r0
     a4e:	1f 90       	pop	r1
     a50:	18 95       	reti

00000a52 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
     a52:	1f 92       	push	r1
     a54:	0f 92       	push	r0
     a56:	0f b6       	in	r0, 0x3f	; 63
     a58:	0f 92       	push	r0
     a5a:	11 24       	eor	r1, r1
     a5c:	0b b6       	in	r0, 0x3b	; 59
     a5e:	0f 92       	push	r0
     a60:	2f 93       	push	r18
     a62:	3f 93       	push	r19
     a64:	4f 93       	push	r20
     a66:	5f 93       	push	r21
     a68:	6f 93       	push	r22
     a6a:	7f 93       	push	r23
     a6c:	8f 93       	push	r24
     a6e:	9f 93       	push	r25
     a70:	af 93       	push	r26
     a72:	bf 93       	push	r27
     a74:	ef 93       	push	r30
     a76:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
     a78:	e0 91 36 20 	lds	r30, 0x2036	; 0x802036 <tc_tce0_ovf_callback>
     a7c:	f0 91 37 20 	lds	r31, 0x2037	; 0x802037 <tc_tce0_ovf_callback+0x1>
     a80:	30 97       	sbiw	r30, 0x00	; 0
     a82:	09 f0       	breq	.+2      	; 0xa86 <__vector_47+0x34>
		tc_tce0_ovf_callback();
     a84:	19 95       	eicall
	}
}
     a86:	ff 91       	pop	r31
     a88:	ef 91       	pop	r30
     a8a:	bf 91       	pop	r27
     a8c:	af 91       	pop	r26
     a8e:	9f 91       	pop	r25
     a90:	8f 91       	pop	r24
     a92:	7f 91       	pop	r23
     a94:	6f 91       	pop	r22
     a96:	5f 91       	pop	r21
     a98:	4f 91       	pop	r20
     a9a:	3f 91       	pop	r19
     a9c:	2f 91       	pop	r18
     a9e:	0f 90       	pop	r0
     aa0:	0b be       	out	0x3b, r0	; 59
     aa2:	0f 90       	pop	r0
     aa4:	0f be       	out	0x3f, r0	; 63
     aa6:	0f 90       	pop	r0
     aa8:	1f 90       	pop	r1
     aaa:	18 95       	reti

00000aac <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
     aac:	1f 92       	push	r1
     aae:	0f 92       	push	r0
     ab0:	0f b6       	in	r0, 0x3f	; 63
     ab2:	0f 92       	push	r0
     ab4:	11 24       	eor	r1, r1
     ab6:	0b b6       	in	r0, 0x3b	; 59
     ab8:	0f 92       	push	r0
     aba:	2f 93       	push	r18
     abc:	3f 93       	push	r19
     abe:	4f 93       	push	r20
     ac0:	5f 93       	push	r21
     ac2:	6f 93       	push	r22
     ac4:	7f 93       	push	r23
     ac6:	8f 93       	push	r24
     ac8:	9f 93       	push	r25
     aca:	af 93       	push	r26
     acc:	bf 93       	push	r27
     ace:	ef 93       	push	r30
     ad0:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
     ad2:	e0 91 34 20 	lds	r30, 0x2034	; 0x802034 <tc_tce0_err_callback>
     ad6:	f0 91 35 20 	lds	r31, 0x2035	; 0x802035 <tc_tce0_err_callback+0x1>
     ada:	30 97       	sbiw	r30, 0x00	; 0
     adc:	09 f0       	breq	.+2      	; 0xae0 <__vector_48+0x34>
		tc_tce0_err_callback();
     ade:	19 95       	eicall
	}
}
     ae0:	ff 91       	pop	r31
     ae2:	ef 91       	pop	r30
     ae4:	bf 91       	pop	r27
     ae6:	af 91       	pop	r26
     ae8:	9f 91       	pop	r25
     aea:	8f 91       	pop	r24
     aec:	7f 91       	pop	r23
     aee:	6f 91       	pop	r22
     af0:	5f 91       	pop	r21
     af2:	4f 91       	pop	r20
     af4:	3f 91       	pop	r19
     af6:	2f 91       	pop	r18
     af8:	0f 90       	pop	r0
     afa:	0b be       	out	0x3b, r0	; 59
     afc:	0f 90       	pop	r0
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	0f 90       	pop	r0
     b02:	1f 90       	pop	r1
     b04:	18 95       	reti

00000b06 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
     b06:	1f 92       	push	r1
     b08:	0f 92       	push	r0
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	0f 92       	push	r0
     b0e:	11 24       	eor	r1, r1
     b10:	0b b6       	in	r0, 0x3b	; 59
     b12:	0f 92       	push	r0
     b14:	2f 93       	push	r18
     b16:	3f 93       	push	r19
     b18:	4f 93       	push	r20
     b1a:	5f 93       	push	r21
     b1c:	6f 93       	push	r22
     b1e:	7f 93       	push	r23
     b20:	8f 93       	push	r24
     b22:	9f 93       	push	r25
     b24:	af 93       	push	r26
     b26:	bf 93       	push	r27
     b28:	ef 93       	push	r30
     b2a:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
     b2c:	e0 91 32 20 	lds	r30, 0x2032	; 0x802032 <tc_tce0_cca_callback>
     b30:	f0 91 33 20 	lds	r31, 0x2033	; 0x802033 <tc_tce0_cca_callback+0x1>
     b34:	30 97       	sbiw	r30, 0x00	; 0
     b36:	09 f0       	breq	.+2      	; 0xb3a <__vector_49+0x34>
		tc_tce0_cca_callback();
     b38:	19 95       	eicall
	}
}
     b3a:	ff 91       	pop	r31
     b3c:	ef 91       	pop	r30
     b3e:	bf 91       	pop	r27
     b40:	af 91       	pop	r26
     b42:	9f 91       	pop	r25
     b44:	8f 91       	pop	r24
     b46:	7f 91       	pop	r23
     b48:	6f 91       	pop	r22
     b4a:	5f 91       	pop	r21
     b4c:	4f 91       	pop	r20
     b4e:	3f 91       	pop	r19
     b50:	2f 91       	pop	r18
     b52:	0f 90       	pop	r0
     b54:	0b be       	out	0x3b, r0	; 59
     b56:	0f 90       	pop	r0
     b58:	0f be       	out	0x3f, r0	; 63
     b5a:	0f 90       	pop	r0
     b5c:	1f 90       	pop	r1
     b5e:	18 95       	reti

00000b60 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
     b60:	1f 92       	push	r1
     b62:	0f 92       	push	r0
     b64:	0f b6       	in	r0, 0x3f	; 63
     b66:	0f 92       	push	r0
     b68:	11 24       	eor	r1, r1
     b6a:	0b b6       	in	r0, 0x3b	; 59
     b6c:	0f 92       	push	r0
     b6e:	2f 93       	push	r18
     b70:	3f 93       	push	r19
     b72:	4f 93       	push	r20
     b74:	5f 93       	push	r21
     b76:	6f 93       	push	r22
     b78:	7f 93       	push	r23
     b7a:	8f 93       	push	r24
     b7c:	9f 93       	push	r25
     b7e:	af 93       	push	r26
     b80:	bf 93       	push	r27
     b82:	ef 93       	push	r30
     b84:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
     b86:	e0 91 30 20 	lds	r30, 0x2030	; 0x802030 <tc_tce0_ccb_callback>
     b8a:	f0 91 31 20 	lds	r31, 0x2031	; 0x802031 <tc_tce0_ccb_callback+0x1>
     b8e:	30 97       	sbiw	r30, 0x00	; 0
     b90:	09 f0       	breq	.+2      	; 0xb94 <__vector_50+0x34>
		tc_tce0_ccb_callback();
     b92:	19 95       	eicall
	}
}
     b94:	ff 91       	pop	r31
     b96:	ef 91       	pop	r30
     b98:	bf 91       	pop	r27
     b9a:	af 91       	pop	r26
     b9c:	9f 91       	pop	r25
     b9e:	8f 91       	pop	r24
     ba0:	7f 91       	pop	r23
     ba2:	6f 91       	pop	r22
     ba4:	5f 91       	pop	r21
     ba6:	4f 91       	pop	r20
     ba8:	3f 91       	pop	r19
     baa:	2f 91       	pop	r18
     bac:	0f 90       	pop	r0
     bae:	0b be       	out	0x3b, r0	; 59
     bb0:	0f 90       	pop	r0
     bb2:	0f be       	out	0x3f, r0	; 63
     bb4:	0f 90       	pop	r0
     bb6:	1f 90       	pop	r1
     bb8:	18 95       	reti

00000bba <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
     bba:	1f 92       	push	r1
     bbc:	0f 92       	push	r0
     bbe:	0f b6       	in	r0, 0x3f	; 63
     bc0:	0f 92       	push	r0
     bc2:	11 24       	eor	r1, r1
     bc4:	0b b6       	in	r0, 0x3b	; 59
     bc6:	0f 92       	push	r0
     bc8:	2f 93       	push	r18
     bca:	3f 93       	push	r19
     bcc:	4f 93       	push	r20
     bce:	5f 93       	push	r21
     bd0:	6f 93       	push	r22
     bd2:	7f 93       	push	r23
     bd4:	8f 93       	push	r24
     bd6:	9f 93       	push	r25
     bd8:	af 93       	push	r26
     bda:	bf 93       	push	r27
     bdc:	ef 93       	push	r30
     bde:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
     be0:	e0 91 2e 20 	lds	r30, 0x202E	; 0x80202e <tc_tce0_ccc_callback>
     be4:	f0 91 2f 20 	lds	r31, 0x202F	; 0x80202f <tc_tce0_ccc_callback+0x1>
     be8:	30 97       	sbiw	r30, 0x00	; 0
     bea:	09 f0       	breq	.+2      	; 0xbee <__vector_51+0x34>
		tc_tce0_ccc_callback();
     bec:	19 95       	eicall
	}
}
     bee:	ff 91       	pop	r31
     bf0:	ef 91       	pop	r30
     bf2:	bf 91       	pop	r27
     bf4:	af 91       	pop	r26
     bf6:	9f 91       	pop	r25
     bf8:	8f 91       	pop	r24
     bfa:	7f 91       	pop	r23
     bfc:	6f 91       	pop	r22
     bfe:	5f 91       	pop	r21
     c00:	4f 91       	pop	r20
     c02:	3f 91       	pop	r19
     c04:	2f 91       	pop	r18
     c06:	0f 90       	pop	r0
     c08:	0b be       	out	0x3b, r0	; 59
     c0a:	0f 90       	pop	r0
     c0c:	0f be       	out	0x3f, r0	; 63
     c0e:	0f 90       	pop	r0
     c10:	1f 90       	pop	r1
     c12:	18 95       	reti

00000c14 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
     c14:	1f 92       	push	r1
     c16:	0f 92       	push	r0
     c18:	0f b6       	in	r0, 0x3f	; 63
     c1a:	0f 92       	push	r0
     c1c:	11 24       	eor	r1, r1
     c1e:	0b b6       	in	r0, 0x3b	; 59
     c20:	0f 92       	push	r0
     c22:	2f 93       	push	r18
     c24:	3f 93       	push	r19
     c26:	4f 93       	push	r20
     c28:	5f 93       	push	r21
     c2a:	6f 93       	push	r22
     c2c:	7f 93       	push	r23
     c2e:	8f 93       	push	r24
     c30:	9f 93       	push	r25
     c32:	af 93       	push	r26
     c34:	bf 93       	push	r27
     c36:	ef 93       	push	r30
     c38:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
     c3a:	e0 91 2c 20 	lds	r30, 0x202C	; 0x80202c <tc_tce0_ccd_callback>
     c3e:	f0 91 2d 20 	lds	r31, 0x202D	; 0x80202d <tc_tce0_ccd_callback+0x1>
     c42:	30 97       	sbiw	r30, 0x00	; 0
     c44:	09 f0       	breq	.+2      	; 0xc48 <__vector_52+0x34>
		tc_tce0_ccd_callback();
     c46:	19 95       	eicall
	}
}
     c48:	ff 91       	pop	r31
     c4a:	ef 91       	pop	r30
     c4c:	bf 91       	pop	r27
     c4e:	af 91       	pop	r26
     c50:	9f 91       	pop	r25
     c52:	8f 91       	pop	r24
     c54:	7f 91       	pop	r23
     c56:	6f 91       	pop	r22
     c58:	5f 91       	pop	r21
     c5a:	4f 91       	pop	r20
     c5c:	3f 91       	pop	r19
     c5e:	2f 91       	pop	r18
     c60:	0f 90       	pop	r0
     c62:	0b be       	out	0x3b, r0	; 59
     c64:	0f 90       	pop	r0
     c66:	0f be       	out	0x3f, r0	; 63
     c68:	0f 90       	pop	r0
     c6a:	1f 90       	pop	r1
     c6c:	18 95       	reti

00000c6e <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
     c6e:	1f 92       	push	r1
     c70:	0f 92       	push	r0
     c72:	0f b6       	in	r0, 0x3f	; 63
     c74:	0f 92       	push	r0
     c76:	11 24       	eor	r1, r1
     c78:	0b b6       	in	r0, 0x3b	; 59
     c7a:	0f 92       	push	r0
     c7c:	2f 93       	push	r18
     c7e:	3f 93       	push	r19
     c80:	4f 93       	push	r20
     c82:	5f 93       	push	r21
     c84:	6f 93       	push	r22
     c86:	7f 93       	push	r23
     c88:	8f 93       	push	r24
     c8a:	9f 93       	push	r25
     c8c:	af 93       	push	r26
     c8e:	bf 93       	push	r27
     c90:	ef 93       	push	r30
     c92:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
     c94:	e0 91 2a 20 	lds	r30, 0x202A	; 0x80202a <tc_tce1_ovf_callback>
     c98:	f0 91 2b 20 	lds	r31, 0x202B	; 0x80202b <tc_tce1_ovf_callback+0x1>
     c9c:	30 97       	sbiw	r30, 0x00	; 0
     c9e:	09 f0       	breq	.+2      	; 0xca2 <__vector_53+0x34>
		tc_tce1_ovf_callback();
     ca0:	19 95       	eicall
	}
}
     ca2:	ff 91       	pop	r31
     ca4:	ef 91       	pop	r30
     ca6:	bf 91       	pop	r27
     ca8:	af 91       	pop	r26
     caa:	9f 91       	pop	r25
     cac:	8f 91       	pop	r24
     cae:	7f 91       	pop	r23
     cb0:	6f 91       	pop	r22
     cb2:	5f 91       	pop	r21
     cb4:	4f 91       	pop	r20
     cb6:	3f 91       	pop	r19
     cb8:	2f 91       	pop	r18
     cba:	0f 90       	pop	r0
     cbc:	0b be       	out	0x3b, r0	; 59
     cbe:	0f 90       	pop	r0
     cc0:	0f be       	out	0x3f, r0	; 63
     cc2:	0f 90       	pop	r0
     cc4:	1f 90       	pop	r1
     cc6:	18 95       	reti

00000cc8 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
     cc8:	1f 92       	push	r1
     cca:	0f 92       	push	r0
     ccc:	0f b6       	in	r0, 0x3f	; 63
     cce:	0f 92       	push	r0
     cd0:	11 24       	eor	r1, r1
     cd2:	0b b6       	in	r0, 0x3b	; 59
     cd4:	0f 92       	push	r0
     cd6:	2f 93       	push	r18
     cd8:	3f 93       	push	r19
     cda:	4f 93       	push	r20
     cdc:	5f 93       	push	r21
     cde:	6f 93       	push	r22
     ce0:	7f 93       	push	r23
     ce2:	8f 93       	push	r24
     ce4:	9f 93       	push	r25
     ce6:	af 93       	push	r26
     ce8:	bf 93       	push	r27
     cea:	ef 93       	push	r30
     cec:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
     cee:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <tc_tce1_err_callback>
     cf2:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <tc_tce1_err_callback+0x1>
     cf6:	30 97       	sbiw	r30, 0x00	; 0
     cf8:	09 f0       	breq	.+2      	; 0xcfc <__vector_54+0x34>
		tc_tce1_err_callback();
     cfa:	19 95       	eicall
	}
}
     cfc:	ff 91       	pop	r31
     cfe:	ef 91       	pop	r30
     d00:	bf 91       	pop	r27
     d02:	af 91       	pop	r26
     d04:	9f 91       	pop	r25
     d06:	8f 91       	pop	r24
     d08:	7f 91       	pop	r23
     d0a:	6f 91       	pop	r22
     d0c:	5f 91       	pop	r21
     d0e:	4f 91       	pop	r20
     d10:	3f 91       	pop	r19
     d12:	2f 91       	pop	r18
     d14:	0f 90       	pop	r0
     d16:	0b be       	out	0x3b, r0	; 59
     d18:	0f 90       	pop	r0
     d1a:	0f be       	out	0x3f, r0	; 63
     d1c:	0f 90       	pop	r0
     d1e:	1f 90       	pop	r1
     d20:	18 95       	reti

00000d22 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
     d22:	1f 92       	push	r1
     d24:	0f 92       	push	r0
     d26:	0f b6       	in	r0, 0x3f	; 63
     d28:	0f 92       	push	r0
     d2a:	11 24       	eor	r1, r1
     d2c:	0b b6       	in	r0, 0x3b	; 59
     d2e:	0f 92       	push	r0
     d30:	2f 93       	push	r18
     d32:	3f 93       	push	r19
     d34:	4f 93       	push	r20
     d36:	5f 93       	push	r21
     d38:	6f 93       	push	r22
     d3a:	7f 93       	push	r23
     d3c:	8f 93       	push	r24
     d3e:	9f 93       	push	r25
     d40:	af 93       	push	r26
     d42:	bf 93       	push	r27
     d44:	ef 93       	push	r30
     d46:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
     d48:	e0 91 26 20 	lds	r30, 0x2026	; 0x802026 <tc_tce1_cca_callback>
     d4c:	f0 91 27 20 	lds	r31, 0x2027	; 0x802027 <tc_tce1_cca_callback+0x1>
     d50:	30 97       	sbiw	r30, 0x00	; 0
     d52:	09 f0       	breq	.+2      	; 0xd56 <__vector_55+0x34>
		tc_tce1_cca_callback();
     d54:	19 95       	eicall
	}
}
     d56:	ff 91       	pop	r31
     d58:	ef 91       	pop	r30
     d5a:	bf 91       	pop	r27
     d5c:	af 91       	pop	r26
     d5e:	9f 91       	pop	r25
     d60:	8f 91       	pop	r24
     d62:	7f 91       	pop	r23
     d64:	6f 91       	pop	r22
     d66:	5f 91       	pop	r21
     d68:	4f 91       	pop	r20
     d6a:	3f 91       	pop	r19
     d6c:	2f 91       	pop	r18
     d6e:	0f 90       	pop	r0
     d70:	0b be       	out	0x3b, r0	; 59
     d72:	0f 90       	pop	r0
     d74:	0f be       	out	0x3f, r0	; 63
     d76:	0f 90       	pop	r0
     d78:	1f 90       	pop	r1
     d7a:	18 95       	reti

00000d7c <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
     d7c:	1f 92       	push	r1
     d7e:	0f 92       	push	r0
     d80:	0f b6       	in	r0, 0x3f	; 63
     d82:	0f 92       	push	r0
     d84:	11 24       	eor	r1, r1
     d86:	0b b6       	in	r0, 0x3b	; 59
     d88:	0f 92       	push	r0
     d8a:	2f 93       	push	r18
     d8c:	3f 93       	push	r19
     d8e:	4f 93       	push	r20
     d90:	5f 93       	push	r21
     d92:	6f 93       	push	r22
     d94:	7f 93       	push	r23
     d96:	8f 93       	push	r24
     d98:	9f 93       	push	r25
     d9a:	af 93       	push	r26
     d9c:	bf 93       	push	r27
     d9e:	ef 93       	push	r30
     da0:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
     da2:	e0 91 24 20 	lds	r30, 0x2024	; 0x802024 <tc_tce1_ccb_callback>
     da6:	f0 91 25 20 	lds	r31, 0x2025	; 0x802025 <tc_tce1_ccb_callback+0x1>
     daa:	30 97       	sbiw	r30, 0x00	; 0
     dac:	09 f0       	breq	.+2      	; 0xdb0 <__vector_56+0x34>
		tc_tce1_ccb_callback();
     dae:	19 95       	eicall
	}
}
     db0:	ff 91       	pop	r31
     db2:	ef 91       	pop	r30
     db4:	bf 91       	pop	r27
     db6:	af 91       	pop	r26
     db8:	9f 91       	pop	r25
     dba:	8f 91       	pop	r24
     dbc:	7f 91       	pop	r23
     dbe:	6f 91       	pop	r22
     dc0:	5f 91       	pop	r21
     dc2:	4f 91       	pop	r20
     dc4:	3f 91       	pop	r19
     dc6:	2f 91       	pop	r18
     dc8:	0f 90       	pop	r0
     dca:	0b be       	out	0x3b, r0	; 59
     dcc:	0f 90       	pop	r0
     dce:	0f be       	out	0x3f, r0	; 63
     dd0:	0f 90       	pop	r0
     dd2:	1f 90       	pop	r1
     dd4:	18 95       	reti

00000dd6 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
     dd6:	1f 92       	push	r1
     dd8:	0f 92       	push	r0
     dda:	0f b6       	in	r0, 0x3f	; 63
     ddc:	0f 92       	push	r0
     dde:	11 24       	eor	r1, r1
     de0:	0b b6       	in	r0, 0x3b	; 59
     de2:	0f 92       	push	r0
     de4:	2f 93       	push	r18
     de6:	3f 93       	push	r19
     de8:	4f 93       	push	r20
     dea:	5f 93       	push	r21
     dec:	6f 93       	push	r22
     dee:	7f 93       	push	r23
     df0:	8f 93       	push	r24
     df2:	9f 93       	push	r25
     df4:	af 93       	push	r26
     df6:	bf 93       	push	r27
     df8:	ef 93       	push	r30
     dfa:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
     dfc:	e0 91 22 20 	lds	r30, 0x2022	; 0x802022 <tc_tcf0_ovf_callback>
     e00:	f0 91 23 20 	lds	r31, 0x2023	; 0x802023 <tc_tcf0_ovf_callback+0x1>
     e04:	30 97       	sbiw	r30, 0x00	; 0
     e06:	09 f0       	breq	.+2      	; 0xe0a <__vector_108+0x34>
		tc_tcf0_ovf_callback();
     e08:	19 95       	eicall
	}
}
     e0a:	ff 91       	pop	r31
     e0c:	ef 91       	pop	r30
     e0e:	bf 91       	pop	r27
     e10:	af 91       	pop	r26
     e12:	9f 91       	pop	r25
     e14:	8f 91       	pop	r24
     e16:	7f 91       	pop	r23
     e18:	6f 91       	pop	r22
     e1a:	5f 91       	pop	r21
     e1c:	4f 91       	pop	r20
     e1e:	3f 91       	pop	r19
     e20:	2f 91       	pop	r18
     e22:	0f 90       	pop	r0
     e24:	0b be       	out	0x3b, r0	; 59
     e26:	0f 90       	pop	r0
     e28:	0f be       	out	0x3f, r0	; 63
     e2a:	0f 90       	pop	r0
     e2c:	1f 90       	pop	r1
     e2e:	18 95       	reti

00000e30 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
     e30:	1f 92       	push	r1
     e32:	0f 92       	push	r0
     e34:	0f b6       	in	r0, 0x3f	; 63
     e36:	0f 92       	push	r0
     e38:	11 24       	eor	r1, r1
     e3a:	0b b6       	in	r0, 0x3b	; 59
     e3c:	0f 92       	push	r0
     e3e:	2f 93       	push	r18
     e40:	3f 93       	push	r19
     e42:	4f 93       	push	r20
     e44:	5f 93       	push	r21
     e46:	6f 93       	push	r22
     e48:	7f 93       	push	r23
     e4a:	8f 93       	push	r24
     e4c:	9f 93       	push	r25
     e4e:	af 93       	push	r26
     e50:	bf 93       	push	r27
     e52:	ef 93       	push	r30
     e54:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
     e56:	e0 91 20 20 	lds	r30, 0x2020	; 0x802020 <tc_tcf0_err_callback>
     e5a:	f0 91 21 20 	lds	r31, 0x2021	; 0x802021 <tc_tcf0_err_callback+0x1>
     e5e:	30 97       	sbiw	r30, 0x00	; 0
     e60:	09 f0       	breq	.+2      	; 0xe64 <__vector_109+0x34>
		tc_tcf0_err_callback();
     e62:	19 95       	eicall
	}
}
     e64:	ff 91       	pop	r31
     e66:	ef 91       	pop	r30
     e68:	bf 91       	pop	r27
     e6a:	af 91       	pop	r26
     e6c:	9f 91       	pop	r25
     e6e:	8f 91       	pop	r24
     e70:	7f 91       	pop	r23
     e72:	6f 91       	pop	r22
     e74:	5f 91       	pop	r21
     e76:	4f 91       	pop	r20
     e78:	3f 91       	pop	r19
     e7a:	2f 91       	pop	r18
     e7c:	0f 90       	pop	r0
     e7e:	0b be       	out	0x3b, r0	; 59
     e80:	0f 90       	pop	r0
     e82:	0f be       	out	0x3f, r0	; 63
     e84:	0f 90       	pop	r0
     e86:	1f 90       	pop	r1
     e88:	18 95       	reti

00000e8a <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
     e8a:	1f 92       	push	r1
     e8c:	0f 92       	push	r0
     e8e:	0f b6       	in	r0, 0x3f	; 63
     e90:	0f 92       	push	r0
     e92:	11 24       	eor	r1, r1
     e94:	0b b6       	in	r0, 0x3b	; 59
     e96:	0f 92       	push	r0
     e98:	2f 93       	push	r18
     e9a:	3f 93       	push	r19
     e9c:	4f 93       	push	r20
     e9e:	5f 93       	push	r21
     ea0:	6f 93       	push	r22
     ea2:	7f 93       	push	r23
     ea4:	8f 93       	push	r24
     ea6:	9f 93       	push	r25
     ea8:	af 93       	push	r26
     eaa:	bf 93       	push	r27
     eac:	ef 93       	push	r30
     eae:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
     eb0:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <tc_tcf0_cca_callback>
     eb4:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <tc_tcf0_cca_callback+0x1>
     eb8:	30 97       	sbiw	r30, 0x00	; 0
     eba:	09 f0       	breq	.+2      	; 0xebe <__vector_110+0x34>
		tc_tcf0_cca_callback();
     ebc:	19 95       	eicall
	}
}
     ebe:	ff 91       	pop	r31
     ec0:	ef 91       	pop	r30
     ec2:	bf 91       	pop	r27
     ec4:	af 91       	pop	r26
     ec6:	9f 91       	pop	r25
     ec8:	8f 91       	pop	r24
     eca:	7f 91       	pop	r23
     ecc:	6f 91       	pop	r22
     ece:	5f 91       	pop	r21
     ed0:	4f 91       	pop	r20
     ed2:	3f 91       	pop	r19
     ed4:	2f 91       	pop	r18
     ed6:	0f 90       	pop	r0
     ed8:	0b be       	out	0x3b, r0	; 59
     eda:	0f 90       	pop	r0
     edc:	0f be       	out	0x3f, r0	; 63
     ede:	0f 90       	pop	r0
     ee0:	1f 90       	pop	r1
     ee2:	18 95       	reti

00000ee4 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
     ee4:	1f 92       	push	r1
     ee6:	0f 92       	push	r0
     ee8:	0f b6       	in	r0, 0x3f	; 63
     eea:	0f 92       	push	r0
     eec:	11 24       	eor	r1, r1
     eee:	0b b6       	in	r0, 0x3b	; 59
     ef0:	0f 92       	push	r0
     ef2:	2f 93       	push	r18
     ef4:	3f 93       	push	r19
     ef6:	4f 93       	push	r20
     ef8:	5f 93       	push	r21
     efa:	6f 93       	push	r22
     efc:	7f 93       	push	r23
     efe:	8f 93       	push	r24
     f00:	9f 93       	push	r25
     f02:	af 93       	push	r26
     f04:	bf 93       	push	r27
     f06:	ef 93       	push	r30
     f08:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
     f0a:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <tc_tcf0_ccb_callback>
     f0e:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <tc_tcf0_ccb_callback+0x1>
     f12:	30 97       	sbiw	r30, 0x00	; 0
     f14:	09 f0       	breq	.+2      	; 0xf18 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
     f16:	19 95       	eicall
	}
}
     f18:	ff 91       	pop	r31
     f1a:	ef 91       	pop	r30
     f1c:	bf 91       	pop	r27
     f1e:	af 91       	pop	r26
     f20:	9f 91       	pop	r25
     f22:	8f 91       	pop	r24
     f24:	7f 91       	pop	r23
     f26:	6f 91       	pop	r22
     f28:	5f 91       	pop	r21
     f2a:	4f 91       	pop	r20
     f2c:	3f 91       	pop	r19
     f2e:	2f 91       	pop	r18
     f30:	0f 90       	pop	r0
     f32:	0b be       	out	0x3b, r0	; 59
     f34:	0f 90       	pop	r0
     f36:	0f be       	out	0x3f, r0	; 63
     f38:	0f 90       	pop	r0
     f3a:	1f 90       	pop	r1
     f3c:	18 95       	reti

00000f3e <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
     f3e:	1f 92       	push	r1
     f40:	0f 92       	push	r0
     f42:	0f b6       	in	r0, 0x3f	; 63
     f44:	0f 92       	push	r0
     f46:	11 24       	eor	r1, r1
     f48:	0b b6       	in	r0, 0x3b	; 59
     f4a:	0f 92       	push	r0
     f4c:	2f 93       	push	r18
     f4e:	3f 93       	push	r19
     f50:	4f 93       	push	r20
     f52:	5f 93       	push	r21
     f54:	6f 93       	push	r22
     f56:	7f 93       	push	r23
     f58:	8f 93       	push	r24
     f5a:	9f 93       	push	r25
     f5c:	af 93       	push	r26
     f5e:	bf 93       	push	r27
     f60:	ef 93       	push	r30
     f62:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
     f64:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <tc_tcf0_ccc_callback>
     f68:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <tc_tcf0_ccc_callback+0x1>
     f6c:	30 97       	sbiw	r30, 0x00	; 0
     f6e:	09 f0       	breq	.+2      	; 0xf72 <__vector_112+0x34>
		tc_tcf0_ccc_callback();
     f70:	19 95       	eicall
	}
}
     f72:	ff 91       	pop	r31
     f74:	ef 91       	pop	r30
     f76:	bf 91       	pop	r27
     f78:	af 91       	pop	r26
     f7a:	9f 91       	pop	r25
     f7c:	8f 91       	pop	r24
     f7e:	7f 91       	pop	r23
     f80:	6f 91       	pop	r22
     f82:	5f 91       	pop	r21
     f84:	4f 91       	pop	r20
     f86:	3f 91       	pop	r19
     f88:	2f 91       	pop	r18
     f8a:	0f 90       	pop	r0
     f8c:	0b be       	out	0x3b, r0	; 59
     f8e:	0f 90       	pop	r0
     f90:	0f be       	out	0x3f, r0	; 63
     f92:	0f 90       	pop	r0
     f94:	1f 90       	pop	r1
     f96:	18 95       	reti

00000f98 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
     f98:	1f 92       	push	r1
     f9a:	0f 92       	push	r0
     f9c:	0f b6       	in	r0, 0x3f	; 63
     f9e:	0f 92       	push	r0
     fa0:	11 24       	eor	r1, r1
     fa2:	0b b6       	in	r0, 0x3b	; 59
     fa4:	0f 92       	push	r0
     fa6:	2f 93       	push	r18
     fa8:	3f 93       	push	r19
     faa:	4f 93       	push	r20
     fac:	5f 93       	push	r21
     fae:	6f 93       	push	r22
     fb0:	7f 93       	push	r23
     fb2:	8f 93       	push	r24
     fb4:	9f 93       	push	r25
     fb6:	af 93       	push	r26
     fb8:	bf 93       	push	r27
     fba:	ef 93       	push	r30
     fbc:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
     fbe:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <tc_tcf0_ccd_callback>
     fc2:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <tc_tcf0_ccd_callback+0x1>
     fc6:	30 97       	sbiw	r30, 0x00	; 0
     fc8:	09 f0       	breq	.+2      	; 0xfcc <__vector_113+0x34>
		tc_tcf0_ccd_callback();
     fca:	19 95       	eicall
	}
}
     fcc:	ff 91       	pop	r31
     fce:	ef 91       	pop	r30
     fd0:	bf 91       	pop	r27
     fd2:	af 91       	pop	r26
     fd4:	9f 91       	pop	r25
     fd6:	8f 91       	pop	r24
     fd8:	7f 91       	pop	r23
     fda:	6f 91       	pop	r22
     fdc:	5f 91       	pop	r21
     fde:	4f 91       	pop	r20
     fe0:	3f 91       	pop	r19
     fe2:	2f 91       	pop	r18
     fe4:	0f 90       	pop	r0
     fe6:	0b be       	out	0x3b, r0	; 59
     fe8:	0f 90       	pop	r0
     fea:	0f be       	out	0x3f, r0	; 63
     fec:	0f 90       	pop	r0
     fee:	1f 90       	pop	r1
     ff0:	18 95       	reti

00000ff2 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
     ff2:	1f 93       	push	r17
     ff4:	cf 93       	push	r28
     ff6:	df 93       	push	r29
     ff8:	1f 92       	push	r1
     ffa:	1f 92       	push	r1
     ffc:	cd b7       	in	r28, 0x3d	; 61
     ffe:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1000:	2f b7       	in	r18, 0x3f	; 63
    1002:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    1004:	f8 94       	cli
	return flags;
    1006:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1008:	28 2f       	mov	r18, r24
    100a:	39 2f       	mov	r19, r25
    100c:	21 15       	cp	r18, r1
    100e:	88 e0       	ldi	r24, 0x08	; 8
    1010:	38 07       	cpc	r19, r24
    1012:	39 f4       	brne	.+14     	; 0x1022 <__EEPROM_REGION_LENGTH__+0x22>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1014:	61 e0       	ldi	r22, 0x01	; 1
    1016:	83 e0       	ldi	r24, 0x03	; 3
    1018:	7a d5       	rcall	.+2804   	; 0x1b0e <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    101a:	64 e0       	ldi	r22, 0x04	; 4
    101c:	83 e0       	ldi	r24, 0x03	; 3
    101e:	77 d5       	rcall	.+2798   	; 0x1b0e <sysclk_enable_module>
    1020:	43 c0       	rjmp	.+134    	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1022:	20 34       	cpi	r18, 0x40	; 64
    1024:	88 e0       	ldi	r24, 0x08	; 8
    1026:	38 07       	cpc	r19, r24
    1028:	39 f4       	brne	.+14     	; 0x1038 <__EEPROM_REGION_LENGTH__+0x38>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    102a:	62 e0       	ldi	r22, 0x02	; 2
    102c:	83 e0       	ldi	r24, 0x03	; 3
    102e:	6f d5       	rcall	.+2782   	; 0x1b0e <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1030:	64 e0       	ldi	r22, 0x04	; 4
    1032:	83 e0       	ldi	r24, 0x03	; 3
    1034:	6c d5       	rcall	.+2776   	; 0x1b0e <sysclk_enable_module>
    1036:	38 c0       	rjmp	.+112    	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    1038:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    103a:	89 e0       	ldi	r24, 0x09	; 9
    103c:	38 07       	cpc	r19, r24
    103e:	39 f4       	brne	.+14     	; 0x104e <__EEPROM_REGION_LENGTH__+0x4e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1040:	61 e0       	ldi	r22, 0x01	; 1
    1042:	84 e0       	ldi	r24, 0x04	; 4
    1044:	64 d5       	rcall	.+2760   	; 0x1b0e <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1046:	64 e0       	ldi	r22, 0x04	; 4
    1048:	84 e0       	ldi	r24, 0x04	; 4
    104a:	61 d5       	rcall	.+2754   	; 0x1b0e <sysclk_enable_module>
    104c:	2d c0       	rjmp	.+90     	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    104e:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1050:	89 e0       	ldi	r24, 0x09	; 9
    1052:	38 07       	cpc	r19, r24
    1054:	39 f4       	brne	.+14     	; 0x1064 <__EEPROM_REGION_LENGTH__+0x64>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1056:	62 e0       	ldi	r22, 0x02	; 2
    1058:	84 e0       	ldi	r24, 0x04	; 4
    105a:	59 d5       	rcall	.+2738   	; 0x1b0e <sysclk_enable_module>
    105c:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    105e:	84 e0       	ldi	r24, 0x04	; 4
    1060:	56 d5       	rcall	.+2732   	; 0x1b0e <sysclk_enable_module>
    1062:	22 c0       	rjmp	.+68     	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    1064:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1066:	8a e0       	ldi	r24, 0x0A	; 10
    1068:	38 07       	cpc	r19, r24
    106a:	39 f4       	brne	.+14     	; 0x107a <__EEPROM_REGION_LENGTH__+0x7a>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    106c:	61 e0       	ldi	r22, 0x01	; 1
    106e:	85 e0       	ldi	r24, 0x05	; 5
    1070:	4e d5       	rcall	.+2716   	; 0x1b0e <sysclk_enable_module>
    1072:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1074:	85 e0       	ldi	r24, 0x05	; 5
    1076:	4b d5       	rcall	.+2710   	; 0x1b0e <sysclk_enable_module>
    1078:	17 c0       	rjmp	.+46     	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    107a:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    107c:	8a e0       	ldi	r24, 0x0A	; 10
    107e:	38 07       	cpc	r19, r24
    1080:	39 f4       	brne	.+14     	; 0x1090 <__EEPROM_REGION_LENGTH__+0x90>
    1082:	62 e0       	ldi	r22, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1084:	85 e0       	ldi	r24, 0x05	; 5
    1086:	43 d5       	rcall	.+2694   	; 0x1b0e <sysclk_enable_module>
    1088:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    108a:	85 e0       	ldi	r24, 0x05	; 5
    108c:	40 d5       	rcall	.+2688   	; 0x1b0e <sysclk_enable_module>
    108e:	0c c0       	rjmp	.+24     	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    1090:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    1092:	3b 40       	sbci	r19, 0x0B	; 11
    1094:	39 f4       	brne	.+14     	; 0x10a4 <__EEPROM_REGION_LENGTH__+0xa4>
    1096:	61 e0       	ldi	r22, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1098:	86 e0       	ldi	r24, 0x06	; 6
    109a:	39 d5       	rcall	.+2674   	; 0x1b0e <sysclk_enable_module>
    109c:	64 e0       	ldi	r22, 0x04	; 4
    109e:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    10a0:	36 d5       	rcall	.+2668   	; 0x1b0e <sysclk_enable_module>
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <__EEPROM_REGION_LENGTH__+0xa8>
    10a4:	1f bf       	out	0x3f, r17	; 63
    10a6:	10 c0       	rjmp	.+32     	; 0x10c8 <__EEPROM_REGION_LENGTH__+0xc8>
    10a8:	80 91 6b 20 	lds	r24, 0x206B	; 0x80206b <sleepmgr_locks+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10ac:	8f 3f       	cpi	r24, 0xFF	; 255
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    10ae:	09 f4       	brne	.+2      	; 0x10b2 <__EEPROM_REGION_LENGTH__+0xb2>
    10b0:	ff cf       	rjmp	.-2      	; 0x10b0 <__EEPROM_REGION_LENGTH__+0xb0>
    10b2:	8f b7       	in	r24, 0x3f	; 63
    10b4:	89 83       	std	Y+1, r24	; 0x01
    10b6:	f8 94       	cli

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10b8:	99 81       	ldd	r25, Y+1	; 0x01
    10ba:	ea e6       	ldi	r30, 0x6A	; 106
	cpu_irq_disable();
    10bc:	f0 e2       	ldi	r31, 0x20	; 32
	return flags;
    10be:	81 81       	ldd	r24, Z+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    10c0:	8f 5f       	subi	r24, 0xFF	; 255
    10c2:	81 83       	std	Z+1, r24	; 0x01
    10c4:	9f bf       	out	0x3f, r25	; 63
    10c6:	1f bf       	out	0x3f, r17	; 63
    10c8:	0f 90       	pop	r0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10ca:	0f 90       	pop	r0
    10cc:	df 91       	pop	r29
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    10ce:	cf 91       	pop	r28
    10d0:	1f 91       	pop	r17
    10d2:	08 95       	ret

000010d4 <usart_putchar>:
    10d4:	fc 01       	movw	r30, r24
    10d6:	91 81       	ldd	r25, Z+1	; 0x01
    10d8:	95 ff       	sbrs	r25, 5

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    10da:	fd cf       	rjmp	.-6      	; 0x10d6 <usart_putchar+0x2>
    10dc:	60 83       	st	Z, r22
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	08 95       	ret

000010e4 <usart_getchar>:
    10e4:	fc 01       	movw	r30, r24
    10e6:	91 81       	ldd	r25, Z+1	; 0x01
    10e8:	99 23       	and	r25, r25
    10ea:	ec f7       	brge	.-6      	; 0x10e6 <usart_getchar+0x2>
    10ec:	80 81       	ld	r24, Z
    10ee:	08 95       	ret

000010f0 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    10f0:	4f 92       	push	r4
    10f2:	5f 92       	push	r5
    10f4:	6f 92       	push	r6
    10f6:	7f 92       	push	r7
    10f8:	8f 92       	push	r8
    10fa:	9f 92       	push	r9
    10fc:	af 92       	push	r10
    10fe:	bf 92       	push	r11
    1100:	ef 92       	push	r14
    1102:	ff 92       	push	r15
    1104:	0f 93       	push	r16
    1106:	1f 93       	push	r17
    1108:	cf 93       	push	r28
    110a:	7c 01       	movw	r14, r24
    110c:	4a 01       	movw	r8, r20
    110e:	5b 01       	movw	r10, r22
    1110:	28 01       	movw	r4, r16
    1112:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1114:	fc 01       	movw	r30, r24
    1116:	84 81       	ldd	r24, Z+4	; 0x04
    1118:	82 ff       	sbrs	r24, 2
    111a:	16 c0       	rjmp	.+44     	; 0x1148 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    111c:	d9 01       	movw	r26, r18
    111e:	c8 01       	movw	r24, r16
    1120:	68 94       	set
    1122:	12 f8       	bld	r1, 2
    1124:	b6 95       	lsr	r27
    1126:	a7 95       	ror	r26
    1128:	97 95       	ror	r25
    112a:	87 95       	ror	r24
    112c:	16 94       	lsr	r1
    112e:	d1 f7       	brne	.-12     	; 0x1124 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1130:	b9 01       	movw	r22, r18
    1132:	a8 01       	movw	r20, r16
    1134:	03 2e       	mov	r0, r19
    1136:	36 e1       	ldi	r19, 0x16	; 22
    1138:	76 95       	lsr	r23
    113a:	67 95       	ror	r22
    113c:	57 95       	ror	r21
    113e:	47 95       	ror	r20
    1140:	3a 95       	dec	r19
    1142:	d1 f7       	brne	.-12     	; 0x1138 <usart_set_baudrate+0x48>
    1144:	30 2d       	mov	r19, r0
    1146:	15 c0       	rjmp	.+42     	; 0x1172 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1148:	d9 01       	movw	r26, r18
    114a:	c8 01       	movw	r24, r16
    114c:	68 94       	set
    114e:	13 f8       	bld	r1, 3
    1150:	b6 95       	lsr	r27
    1152:	a7 95       	ror	r26
    1154:	97 95       	ror	r25
    1156:	87 95       	ror	r24
    1158:	16 94       	lsr	r1
    115a:	d1 f7       	brne	.-12     	; 0x1150 <usart_set_baudrate+0x60>
		min_rate /= 2;
    115c:	b9 01       	movw	r22, r18
    115e:	a8 01       	movw	r20, r16
    1160:	03 2e       	mov	r0, r19
    1162:	37 e1       	ldi	r19, 0x17	; 23
    1164:	76 95       	lsr	r23
    1166:	67 95       	ror	r22
    1168:	57 95       	ror	r21
    116a:	47 95       	ror	r20
    116c:	3a 95       	dec	r19
    116e:	d1 f7       	brne	.-12     	; 0x1164 <usart_set_baudrate+0x74>
    1170:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1172:	88 15       	cp	r24, r8
    1174:	99 05       	cpc	r25, r9
    1176:	aa 05       	cpc	r26, r10
    1178:	bb 05       	cpc	r27, r11
    117a:	08 f4       	brcc	.+2      	; 0x117e <usart_set_baudrate+0x8e>
    117c:	a2 c0       	rjmp	.+324    	; 0x12c2 <usart_set_baudrate+0x1d2>
    117e:	84 16       	cp	r8, r20
    1180:	95 06       	cpc	r9, r21
    1182:	a6 06       	cpc	r10, r22
    1184:	b7 06       	cpc	r11, r23
    1186:	08 f4       	brcc	.+2      	; 0x118a <usart_set_baudrate+0x9a>
    1188:	9e c0       	rjmp	.+316    	; 0x12c6 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    118a:	f7 01       	movw	r30, r14
    118c:	84 81       	ldd	r24, Z+4	; 0x04
    118e:	82 fd       	sbrc	r24, 2
    1190:	04 c0       	rjmp	.+8      	; 0x119a <usart_set_baudrate+0xaa>
		baud *= 2;
    1192:	88 0c       	add	r8, r8
    1194:	99 1c       	adc	r9, r9
    1196:	aa 1c       	adc	r10, r10
    1198:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    119a:	c3 01       	movw	r24, r6
    119c:	b2 01       	movw	r22, r4
    119e:	a5 01       	movw	r20, r10
    11a0:	94 01       	movw	r18, r8
    11a2:	91 d5       	rcall	.+2850   	; 0x1cc6 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    11a4:	2f 3f       	cpi	r18, 0xFF	; 255
    11a6:	31 05       	cpc	r19, r1
    11a8:	41 05       	cpc	r20, r1
    11aa:	51 05       	cpc	r21, r1
    11ac:	08 f4       	brcc	.+2      	; 0x11b0 <usart_set_baudrate+0xc0>
    11ae:	8d c0       	rjmp	.+282    	; 0x12ca <usart_set_baudrate+0x1da>
    11b0:	8f ef       	ldi	r24, 0xFF	; 255
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	a0 e0       	ldi	r26, 0x00	; 0
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	c9 ef       	ldi	r28, 0xF9	; 249
    11ba:	05 c0       	rjmp	.+10     	; 0x11c6 <usart_set_baudrate+0xd6>
    11bc:	28 17       	cp	r18, r24
    11be:	39 07       	cpc	r19, r25
    11c0:	4a 07       	cpc	r20, r26
    11c2:	5b 07       	cpc	r21, r27
    11c4:	58 f0       	brcs	.+22     	; 0x11dc <usart_set_baudrate+0xec>
			break;
		}

		limit <<= 1;
    11c6:	88 0f       	add	r24, r24
    11c8:	99 1f       	adc	r25, r25
    11ca:	aa 1f       	adc	r26, r26
    11cc:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    11ce:	cd 3f       	cpi	r28, 0xFD	; 253
    11d0:	0c f4       	brge	.+2      	; 0x11d4 <usart_set_baudrate+0xe4>
			limit |= 1;
    11d2:	81 60       	ori	r24, 0x01	; 1
    11d4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    11d6:	c7 30       	cpi	r28, 0x07	; 7
    11d8:	89 f7       	brne	.-30     	; 0x11bc <usart_set_baudrate+0xcc>
    11da:	4d c0       	rjmp	.+154    	; 0x1276 <usart_set_baudrate+0x186>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    11dc:	cc 23       	and	r28, r28
    11de:	0c f0       	brlt	.+2      	; 0x11e2 <usart_set_baudrate+0xf2>
    11e0:	4a c0       	rjmp	.+148    	; 0x1276 <usart_set_baudrate+0x186>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    11e2:	d5 01       	movw	r26, r10
    11e4:	c4 01       	movw	r24, r8
    11e6:	88 0f       	add	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	aa 1f       	adc	r26, r26
    11ec:	bb 1f       	adc	r27, r27
    11ee:	88 0f       	add	r24, r24
    11f0:	99 1f       	adc	r25, r25
    11f2:	aa 1f       	adc	r26, r26
    11f4:	bb 1f       	adc	r27, r27
    11f6:	88 0f       	add	r24, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	aa 1f       	adc	r26, r26
    11fc:	bb 1f       	adc	r27, r27
    11fe:	48 1a       	sub	r4, r24
    1200:	59 0a       	sbc	r5, r25
    1202:	6a 0a       	sbc	r6, r26
    1204:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1206:	ce 3f       	cpi	r28, 0xFE	; 254
    1208:	ec f4       	brge	.+58     	; 0x1244 <usart_set_baudrate+0x154>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    120a:	8d ef       	ldi	r24, 0xFD	; 253
    120c:	9f ef       	ldi	r25, 0xFF	; 255
    120e:	8c 1b       	sub	r24, r28
    1210:	91 09       	sbc	r25, r1
    1212:	c7 fd       	sbrc	r28, 7
    1214:	93 95       	inc	r25
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <usart_set_baudrate+0x130>
    1218:	44 0c       	add	r4, r4
    121a:	55 1c       	adc	r5, r5
    121c:	66 1c       	adc	r6, r6
    121e:	77 1c       	adc	r7, r7
    1220:	8a 95       	dec	r24
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <usart_set_baudrate+0x128>
    1224:	d5 01       	movw	r26, r10
    1226:	c4 01       	movw	r24, r8
    1228:	b6 95       	lsr	r27
    122a:	a7 95       	ror	r26
    122c:	97 95       	ror	r25
    122e:	87 95       	ror	r24
    1230:	bc 01       	movw	r22, r24
    1232:	cd 01       	movw	r24, r26
    1234:	64 0d       	add	r22, r4
    1236:	75 1d       	adc	r23, r5
    1238:	86 1d       	adc	r24, r6
    123a:	97 1d       	adc	r25, r7
    123c:	a5 01       	movw	r20, r10
    123e:	94 01       	movw	r18, r8
    1240:	42 d5       	rcall	.+2692   	; 0x1cc6 <__udivmodsi4>
    1242:	35 c0       	rjmp	.+106    	; 0x12ae <usart_set_baudrate+0x1be>
		} else {
			baud <<= exp + 3;
    1244:	83 e0       	ldi	r24, 0x03	; 3
    1246:	8c 0f       	add	r24, r28
    1248:	a5 01       	movw	r20, r10
    124a:	94 01       	movw	r18, r8
    124c:	04 c0       	rjmp	.+8      	; 0x1256 <usart_set_baudrate+0x166>
    124e:	22 0f       	add	r18, r18
    1250:	33 1f       	adc	r19, r19
    1252:	44 1f       	adc	r20, r20
    1254:	55 1f       	adc	r21, r21
    1256:	8a 95       	dec	r24
    1258:	d2 f7       	brpl	.-12     	; 0x124e <usart_set_baudrate+0x15e>
			div = (cpu_hz + baud / 2) / baud;
    125a:	da 01       	movw	r26, r20
    125c:	c9 01       	movw	r24, r18
    125e:	b6 95       	lsr	r27
    1260:	a7 95       	ror	r26
    1262:	97 95       	ror	r25
    1264:	87 95       	ror	r24
    1266:	bc 01       	movw	r22, r24
    1268:	cd 01       	movw	r24, r26
    126a:	64 0d       	add	r22, r4
    126c:	75 1d       	adc	r23, r5
    126e:	86 1d       	adc	r24, r6
    1270:	97 1d       	adc	r25, r7
    1272:	29 d5       	rcall	.+2642   	; 0x1cc6 <__udivmodsi4>
    1274:	1c c0       	rjmp	.+56     	; 0x12ae <usart_set_baudrate+0x1be>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1276:	83 e0       	ldi	r24, 0x03	; 3
    1278:	8c 0f       	add	r24, r28
    127a:	a5 01       	movw	r20, r10
    127c:	94 01       	movw	r18, r8
    127e:	04 c0       	rjmp	.+8      	; 0x1288 <usart_set_baudrate+0x198>
    1280:	22 0f       	add	r18, r18
    1282:	33 1f       	adc	r19, r19
    1284:	44 1f       	adc	r20, r20
    1286:	55 1f       	adc	r21, r21
    1288:	8a 95       	dec	r24
    128a:	d2 f7       	brpl	.-12     	; 0x1280 <usart_set_baudrate+0x190>
		div = (cpu_hz + baud / 2) / baud - 1;
    128c:	da 01       	movw	r26, r20
    128e:	c9 01       	movw	r24, r18
    1290:	b6 95       	lsr	r27
    1292:	a7 95       	ror	r26
    1294:	97 95       	ror	r25
    1296:	87 95       	ror	r24
    1298:	bc 01       	movw	r22, r24
    129a:	cd 01       	movw	r24, r26
    129c:	64 0d       	add	r22, r4
    129e:	75 1d       	adc	r23, r5
    12a0:	86 1d       	adc	r24, r6
    12a2:	97 1d       	adc	r25, r7
    12a4:	10 d5       	rcall	.+2592   	; 0x1cc6 <__udivmodsi4>
    12a6:	21 50       	subi	r18, 0x01	; 1
    12a8:	31 09       	sbc	r19, r1
    12aa:	41 09       	sbc	r20, r1
    12ac:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    12ae:	83 2f       	mov	r24, r19
    12b0:	8f 70       	andi	r24, 0x0F	; 15
    12b2:	c2 95       	swap	r28
    12b4:	c0 7f       	andi	r28, 0xF0	; 240
    12b6:	c8 2b       	or	r28, r24
    12b8:	f7 01       	movw	r30, r14
    12ba:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    12bc:	26 83       	std	Z+6, r18	; 0x06

	return true;
    12be:	81 e0       	ldi	r24, 0x01	; 1
    12c0:	18 c0       	rjmp	.+48     	; 0x12f2 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    12c2:	80 e0       	ldi	r24, 0x00	; 0
    12c4:	16 c0       	rjmp	.+44     	; 0x12f2 <usart_set_baudrate+0x202>
    12c6:	80 e0       	ldi	r24, 0x00	; 0
    12c8:	14 c0       	rjmp	.+40     	; 0x12f2 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    12ca:	d5 01       	movw	r26, r10
    12cc:	c4 01       	movw	r24, r8
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	aa 1f       	adc	r26, r26
    12d4:	bb 1f       	adc	r27, r27
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	aa 1f       	adc	r26, r26
    12dc:	bb 1f       	adc	r27, r27
    12de:	88 0f       	add	r24, r24
    12e0:	99 1f       	adc	r25, r25
    12e2:	aa 1f       	adc	r26, r26
    12e4:	bb 1f       	adc	r27, r27
    12e6:	48 1a       	sub	r4, r24
    12e8:	59 0a       	sbc	r5, r25
    12ea:	6a 0a       	sbc	r6, r26
    12ec:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    12ee:	c9 ef       	ldi	r28, 0xF9	; 249
    12f0:	8c cf       	rjmp	.-232    	; 0x120a <usart_set_baudrate+0x11a>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    12f2:	cf 91       	pop	r28
    12f4:	1f 91       	pop	r17
    12f6:	0f 91       	pop	r16
    12f8:	ff 90       	pop	r15
    12fa:	ef 90       	pop	r14
    12fc:	bf 90       	pop	r11
    12fe:	af 90       	pop	r10
    1300:	9f 90       	pop	r9
    1302:	8f 90       	pop	r8
    1304:	7f 90       	pop	r7
    1306:	6f 90       	pop	r6
    1308:	5f 90       	pop	r5
    130a:	4f 90       	pop	r4
    130c:	08 95       	ret

0000130e <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    130e:	0f 93       	push	r16
    1310:	1f 93       	push	r17
    1312:	cf 93       	push	r28
    1314:	df 93       	push	r29
    1316:	ec 01       	movw	r28, r24
    1318:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    131a:	00 97       	sbiw	r24, 0x00	; 0
    131c:	09 f4       	brne	.+2      	; 0x1320 <usart_init_rs232+0x12>
    131e:	e6 c0       	rjmp	.+460    	; 0x14ec <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1320:	80 3c       	cpi	r24, 0xC0	; 192
    1322:	91 05       	cpc	r25, r1
    1324:	21 f4       	brne	.+8      	; 0x132e <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1326:	60 e1       	ldi	r22, 0x10	; 16
    1328:	80 e0       	ldi	r24, 0x00	; 0
    132a:	f1 d3       	rcall	.+2018   	; 0x1b0e <sysclk_enable_module>
    132c:	df c0       	rjmp	.+446    	; 0x14ec <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    132e:	c0 38       	cpi	r28, 0x80	; 128
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	d8 07       	cpc	r29, r24
    1334:	21 f4       	brne	.+8      	; 0x133e <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1336:	62 e0       	ldi	r22, 0x02	; 2
    1338:	80 e0       	ldi	r24, 0x00	; 0
    133a:	e9 d3       	rcall	.+2002   	; 0x1b0e <sysclk_enable_module>
    133c:	d7 c0       	rjmp	.+430    	; 0x14ec <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    133e:	c1 15       	cp	r28, r1
    1340:	e1 e0       	ldi	r30, 0x01	; 1
    1342:	de 07       	cpc	r29, r30
    1344:	21 f4       	brne	.+8      	; 0x134e <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1346:	61 e0       	ldi	r22, 0x01	; 1
    1348:	80 e0       	ldi	r24, 0x00	; 0
    134a:	e1 d3       	rcall	.+1986   	; 0x1b0e <sysclk_enable_module>
    134c:	cf c0       	rjmp	.+414    	; 0x14ec <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    134e:	c0 38       	cpi	r28, 0x80	; 128
    1350:	f3 e0       	ldi	r31, 0x03	; 3
    1352:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1354:	21 f4       	brne	.+8      	; 0x135e <usart_init_rs232+0x50>
    1356:	61 e0       	ldi	r22, 0x01	; 1
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	d9 d3       	rcall	.+1970   	; 0x1b0e <sysclk_enable_module>
    135c:	c7 c0       	rjmp	.+398    	; 0x14ec <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    135e:	c0 39       	cpi	r28, 0x90	; 144
    1360:	83 e0       	ldi	r24, 0x03	; 3
    1362:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1364:	21 f4       	brne	.+8      	; 0x136e <usart_init_rs232+0x60>
    1366:	61 e0       	ldi	r22, 0x01	; 1
    1368:	82 e0       	ldi	r24, 0x02	; 2
    136a:	d1 d3       	rcall	.+1954   	; 0x1b0e <sysclk_enable_module>
    136c:	bf c0       	rjmp	.+382    	; 0x14ec <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    136e:	c1 15       	cp	r28, r1
    1370:	e2 e0       	ldi	r30, 0x02	; 2
    1372:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1374:	21 f4       	brne	.+8      	; 0x137e <usart_init_rs232+0x70>
    1376:	62 e0       	ldi	r22, 0x02	; 2
    1378:	81 e0       	ldi	r24, 0x01	; 1
    137a:	c9 d3       	rcall	.+1938   	; 0x1b0e <sysclk_enable_module>
    137c:	b7 c0       	rjmp	.+366    	; 0x14ec <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    137e:	c0 34       	cpi	r28, 0x40	; 64
    1380:	f2 e0       	ldi	r31, 0x02	; 2
    1382:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1384:	21 f4       	brne	.+8      	; 0x138e <usart_init_rs232+0x80>
    1386:	62 e0       	ldi	r22, 0x02	; 2
    1388:	82 e0       	ldi	r24, 0x02	; 2
    138a:	c1 d3       	rcall	.+1922   	; 0x1b0e <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    138c:	af c0       	rjmp	.+350    	; 0x14ec <usart_init_rs232+0x1de>
    138e:	c0 32       	cpi	r28, 0x20	; 32
    1390:	83 e0       	ldi	r24, 0x03	; 3
    1392:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1394:	21 f4       	brne	.+8      	; 0x139e <usart_init_rs232+0x90>
    1396:	64 e0       	ldi	r22, 0x04	; 4
    1398:	82 e0       	ldi	r24, 0x02	; 2
    139a:	b9 d3       	rcall	.+1906   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    139c:	a7 c0       	rjmp	.+334    	; 0x14ec <usart_init_rs232+0x1de>
    139e:	c1 15       	cp	r28, r1
    13a0:	e8 e0       	ldi	r30, 0x08	; 8
    13a2:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    13a4:	21 f4       	brne	.+8      	; 0x13ae <usart_init_rs232+0xa0>
    13a6:	61 e0       	ldi	r22, 0x01	; 1
    13a8:	83 e0       	ldi	r24, 0x03	; 3
    13aa:	b1 d3       	rcall	.+1890   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    13ac:	9f c0       	rjmp	.+318    	; 0x14ec <usart_init_rs232+0x1de>
    13ae:	c1 15       	cp	r28, r1
    13b0:	f9 e0       	ldi	r31, 0x09	; 9
    13b2:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    13b4:	21 f4       	brne	.+8      	; 0x13be <usart_init_rs232+0xb0>
    13b6:	61 e0       	ldi	r22, 0x01	; 1
    13b8:	84 e0       	ldi	r24, 0x04	; 4
    13ba:	a9 d3       	rcall	.+1874   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    13bc:	97 c0       	rjmp	.+302    	; 0x14ec <usart_init_rs232+0x1de>
    13be:	c1 15       	cp	r28, r1
    13c0:	8a e0       	ldi	r24, 0x0A	; 10
    13c2:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    13c4:	21 f4       	brne	.+8      	; 0x13ce <usart_init_rs232+0xc0>
    13c6:	61 e0       	ldi	r22, 0x01	; 1
    13c8:	85 e0       	ldi	r24, 0x05	; 5
    13ca:	a1 d3       	rcall	.+1858   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    13cc:	8f c0       	rjmp	.+286    	; 0x14ec <usart_init_rs232+0x1de>
    13ce:	c1 15       	cp	r28, r1
    13d0:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    13d2:	de 07       	cpc	r29, r30
    13d4:	21 f4       	brne	.+8      	; 0x13de <usart_init_rs232+0xd0>
    13d6:	61 e0       	ldi	r22, 0x01	; 1
    13d8:	86 e0       	ldi	r24, 0x06	; 6
    13da:	99 d3       	rcall	.+1842   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    13dc:	87 c0       	rjmp	.+270    	; 0x14ec <usart_init_rs232+0x1de>
    13de:	c0 34       	cpi	r28, 0x40	; 64
    13e0:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    13e2:	df 07       	cpc	r29, r31
    13e4:	21 f4       	brne	.+8      	; 0x13ee <usart_init_rs232+0xe0>
    13e6:	62 e0       	ldi	r22, 0x02	; 2
    13e8:	83 e0       	ldi	r24, 0x03	; 3
    13ea:	91 d3       	rcall	.+1826   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    13ec:	7f c0       	rjmp	.+254    	; 0x14ec <usart_init_rs232+0x1de>
    13ee:	c0 34       	cpi	r28, 0x40	; 64
    13f0:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    13f2:	d8 07       	cpc	r29, r24
    13f4:	21 f4       	brne	.+8      	; 0x13fe <usart_init_rs232+0xf0>
    13f6:	62 e0       	ldi	r22, 0x02	; 2
    13f8:	84 e0       	ldi	r24, 0x04	; 4
    13fa:	89 d3       	rcall	.+1810   	; 0x1b0e <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    13fc:	77 c0       	rjmp	.+238    	; 0x14ec <usart_init_rs232+0x1de>
    13fe:	c0 34       	cpi	r28, 0x40	; 64
    1400:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1402:	de 07       	cpc	r29, r30
    1404:	21 f4       	brne	.+8      	; 0x140e <usart_init_rs232+0x100>
    1406:	62 e0       	ldi	r22, 0x02	; 2
    1408:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    140a:	81 d3       	rcall	.+1794   	; 0x1b0e <sysclk_enable_module>
    140c:	6f c0       	rjmp	.+222    	; 0x14ec <usart_init_rs232+0x1de>
    140e:	c0 39       	cpi	r28, 0x90	; 144
    1410:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1412:	df 07       	cpc	r29, r31
    1414:	21 f4       	brne	.+8      	; 0x141e <usart_init_rs232+0x110>
    1416:	64 e0       	ldi	r22, 0x04	; 4
    1418:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    141a:	79 d3       	rcall	.+1778   	; 0x1b0e <sysclk_enable_module>
    141c:	67 c0       	rjmp	.+206    	; 0x14ec <usart_init_rs232+0x1de>
    141e:	c0 39       	cpi	r28, 0x90	; 144
    1420:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1422:	d8 07       	cpc	r29, r24
    1424:	21 f4       	brne	.+8      	; 0x142e <usart_init_rs232+0x120>
    1426:	64 e0       	ldi	r22, 0x04	; 4
    1428:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    142a:	71 d3       	rcall	.+1762   	; 0x1b0e <sysclk_enable_module>
    142c:	5f c0       	rjmp	.+190    	; 0x14ec <usart_init_rs232+0x1de>
    142e:	c0 39       	cpi	r28, 0x90	; 144
    1430:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1432:	de 07       	cpc	r29, r30
    1434:	21 f4       	brne	.+8      	; 0x143e <usart_init_rs232+0x130>
    1436:	64 e0       	ldi	r22, 0x04	; 4
    1438:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    143a:	69 d3       	rcall	.+1746   	; 0x1b0e <sysclk_enable_module>
    143c:	57 c0       	rjmp	.+174    	; 0x14ec <usart_init_rs232+0x1de>
    143e:	c0 39       	cpi	r28, 0x90	; 144
    1440:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1442:	df 07       	cpc	r29, r31
    1444:	21 f4       	brne	.+8      	; 0x144e <usart_init_rs232+0x140>
    1446:	64 e0       	ldi	r22, 0x04	; 4
    1448:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    144a:	61 d3       	rcall	.+1730   	; 0x1b0e <sysclk_enable_module>
    144c:	4f c0       	rjmp	.+158    	; 0x14ec <usart_init_rs232+0x1de>
    144e:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1450:	88 e0       	ldi	r24, 0x08	; 8
    1452:	d8 07       	cpc	r29, r24
    1454:	21 f4       	brne	.+8      	; 0x145e <usart_init_rs232+0x150>
    1456:	68 e0       	ldi	r22, 0x08	; 8
    1458:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    145a:	59 d3       	rcall	.+1714   	; 0x1b0e <sysclk_enable_module>
    145c:	47 c0       	rjmp	.+142    	; 0x14ec <usart_init_rs232+0x1de>
    145e:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1460:	e9 e0       	ldi	r30, 0x09	; 9
    1462:	de 07       	cpc	r29, r30
    1464:	21 f4       	brne	.+8      	; 0x146e <usart_init_rs232+0x160>
    1466:	68 e0       	ldi	r22, 0x08	; 8
    1468:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    146a:	51 d3       	rcall	.+1698   	; 0x1b0e <sysclk_enable_module>
    146c:	3f c0       	rjmp	.+126    	; 0x14ec <usart_init_rs232+0x1de>
    146e:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1470:	f8 e0       	ldi	r31, 0x08	; 8
    1472:	df 07       	cpc	r29, r31
    1474:	21 f4       	brne	.+8      	; 0x147e <usart_init_rs232+0x170>
    1476:	60 e1       	ldi	r22, 0x10	; 16
    1478:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    147a:	49 d3       	rcall	.+1682   	; 0x1b0e <sysclk_enable_module>
    147c:	37 c0       	rjmp	.+110    	; 0x14ec <usart_init_rs232+0x1de>
    147e:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1480:	89 e0       	ldi	r24, 0x09	; 9
    1482:	d8 07       	cpc	r29, r24
    1484:	21 f4       	brne	.+8      	; 0x148e <usart_init_rs232+0x180>
    1486:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1488:	84 e0       	ldi	r24, 0x04	; 4
    148a:	41 d3       	rcall	.+1666   	; 0x1b0e <sysclk_enable_module>
    148c:	2f c0       	rjmp	.+94     	; 0x14ec <usart_init_rs232+0x1de>
    148e:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1490:	ea e0       	ldi	r30, 0x0A	; 10
    1492:	de 07       	cpc	r29, r30
    1494:	21 f4       	brne	.+8      	; 0x149e <usart_init_rs232+0x190>
    1496:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1498:	85 e0       	ldi	r24, 0x05	; 5
    149a:	39 d3       	rcall	.+1650   	; 0x1b0e <sysclk_enable_module>
    149c:	27 c0       	rjmp	.+78     	; 0x14ec <usart_init_rs232+0x1de>
    149e:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    14a0:	fb e0       	ldi	r31, 0x0B	; 11
    14a2:	df 07       	cpc	r29, r31
    14a4:	21 f4       	brne	.+8      	; 0x14ae <usart_init_rs232+0x1a0>
    14a6:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    14a8:	86 e0       	ldi	r24, 0x06	; 6
    14aa:	31 d3       	rcall	.+1634   	; 0x1b0e <sysclk_enable_module>
    14ac:	1f c0       	rjmp	.+62     	; 0x14ec <usart_init_rs232+0x1de>
    14ae:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    14b0:	88 e0       	ldi	r24, 0x08	; 8
    14b2:	d8 07       	cpc	r29, r24
    14b4:	21 f4       	brne	.+8      	; 0x14be <usart_init_rs232+0x1b0>
    14b6:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    14b8:	83 e0       	ldi	r24, 0x03	; 3
    14ba:	29 d3       	rcall	.+1618   	; 0x1b0e <sysclk_enable_module>
    14bc:	17 c0       	rjmp	.+46     	; 0x14ec <usart_init_rs232+0x1de>
    14be:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    14c0:	e9 e0       	ldi	r30, 0x09	; 9
    14c2:	de 07       	cpc	r29, r30
    14c4:	21 f4       	brne	.+8      	; 0x14ce <usart_init_rs232+0x1c0>
    14c6:	60 e2       	ldi	r22, 0x20	; 32
    14c8:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    14ca:	21 d3       	rcall	.+1602   	; 0x1b0e <sysclk_enable_module>
    14cc:	0f c0       	rjmp	.+30     	; 0x14ec <usart_init_rs232+0x1de>
    14ce:	c0 38       	cpi	r28, 0x80	; 128
    14d0:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    14d2:	df 07       	cpc	r29, r31
    14d4:	21 f4       	brne	.+8      	; 0x14de <usart_init_rs232+0x1d0>
    14d6:	60 e4       	ldi	r22, 0x40	; 64
    14d8:	83 e0       	ldi	r24, 0x03	; 3
    14da:	19 d3       	rcall	.+1586   	; 0x1b0e <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    14dc:	07 c0       	rjmp	.+14     	; 0x14ec <usart_init_rs232+0x1de>
    14de:	c0 3a       	cpi	r28, 0xA0	; 160
    14e0:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    14e2:	d8 07       	cpc	r29, r24
    14e4:	19 f4       	brne	.+6      	; 0x14ec <usart_init_rs232+0x1de>
    14e6:	60 e4       	ldi	r22, 0x40	; 64
    14e8:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    14ea:	11 d3       	rcall	.+1570   	; 0x1b0e <sysclk_enable_module>
    14ec:	8d 81       	ldd	r24, Y+5	; 0x05
    14ee:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    14f0:	8d 83       	std	Y+5, r24	; 0x05
    14f2:	f8 01       	movw	r30, r16
    14f4:	95 81       	ldd	r25, Z+5	; 0x05
    14f6:	84 81       	ldd	r24, Z+4	; 0x04
    14f8:	89 2b       	or	r24, r25
    14fa:	96 81       	ldd	r25, Z+6	; 0x06
    14fc:	91 11       	cpse	r25, r1
    14fe:	98 e0       	ldi	r25, 0x08	; 8
    1500:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1502:	8d 83       	std	Y+5, r24	; 0x05
    1504:	f8 01       	movw	r30, r16
    1506:	40 81       	ld	r20, Z
    1508:	51 81       	ldd	r21, Z+1	; 0x01
    150a:	62 81       	ldd	r22, Z+2	; 0x02
    150c:	73 81       	ldd	r23, Z+3	; 0x03
    150e:	00 e8       	ldi	r16, 0x80	; 128
    1510:	14 e8       	ldi	r17, 0x84	; 132
    1512:	2e e1       	ldi	r18, 0x1E	; 30
    1514:	30 e0       	ldi	r19, 0x00	; 0
    1516:	ce 01       	movw	r24, r28
    1518:	eb dd       	rcall	.-1066   	; 0x10f0 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    151a:	9c 81       	ldd	r25, Y+4	; 0x04
    151c:	98 60       	ori	r25, 0x08	; 8
    151e:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1520:	9c 81       	ldd	r25, Y+4	; 0x04
    1522:	90 61       	ori	r25, 0x10	; 16
    1524:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1526:	df 91       	pop	r29
    1528:	cf 91       	pop	r28
    152a:	1f 91       	pop	r17
    152c:	0f 91       	pop	r16
    152e:	08 95       	ret

00001530 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    1530:	1f 92       	push	r1
    1532:	0f 92       	push	r0
    1534:	0f b6       	in	r0, 0x3f	; 63
    1536:	0f 92       	push	r0
    1538:	11 24       	eor	r1, r1
    153a:	0b b6       	in	r0, 0x3b	; 59
    153c:	0f 92       	push	r0
    153e:	2f 93       	push	r18
    1540:	3f 93       	push	r19
    1542:	4f 93       	push	r20
    1544:	5f 93       	push	r21
    1546:	6f 93       	push	r22
    1548:	7f 93       	push	r23
    154a:	8f 93       	push	r24
    154c:	9f 93       	push	r25
    154e:	af 93       	push	r26
    1550:	bf 93       	push	r27
    1552:	ef 93       	push	r30
    1554:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    1556:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
    155a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
    155e:	e0 91 64 20 	lds	r30, 0x2064	; 0x802064 <adca_callback>
    1562:	f0 91 65 20 	lds	r31, 0x2065	; 0x802065 <adca_callback+0x1>
    1566:	61 e0       	ldi	r22, 0x01	; 1
    1568:	80 e0       	ldi	r24, 0x00	; 0
    156a:	92 e0       	ldi	r25, 0x02	; 2
    156c:	19 95       	eicall
}
    156e:	ff 91       	pop	r31
    1570:	ef 91       	pop	r30
    1572:	bf 91       	pop	r27
    1574:	af 91       	pop	r26
    1576:	9f 91       	pop	r25
    1578:	8f 91       	pop	r24
    157a:	7f 91       	pop	r23
    157c:	6f 91       	pop	r22
    157e:	5f 91       	pop	r21
    1580:	4f 91       	pop	r20
    1582:	3f 91       	pop	r19
    1584:	2f 91       	pop	r18
    1586:	0f 90       	pop	r0
    1588:	0b be       	out	0x3b, r0	; 59
    158a:	0f 90       	pop	r0
    158c:	0f be       	out	0x3f, r0	; 63
    158e:	0f 90       	pop	r0
    1590:	1f 90       	pop	r1
    1592:	18 95       	reti

00001594 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    1594:	1f 92       	push	r1
    1596:	0f 92       	push	r0
    1598:	0f b6       	in	r0, 0x3f	; 63
    159a:	0f 92       	push	r0
    159c:	11 24       	eor	r1, r1
    159e:	0b b6       	in	r0, 0x3b	; 59
    15a0:	0f 92       	push	r0
    15a2:	2f 93       	push	r18
    15a4:	3f 93       	push	r19
    15a6:	4f 93       	push	r20
    15a8:	5f 93       	push	r21
    15aa:	6f 93       	push	r22
    15ac:	7f 93       	push	r23
    15ae:	8f 93       	push	r24
    15b0:	9f 93       	push	r25
    15b2:	af 93       	push	r26
    15b4:	bf 93       	push	r27
    15b6:	ef 93       	push	r30
    15b8:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    15ba:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
    15be:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
    15c2:	e0 91 64 20 	lds	r30, 0x2064	; 0x802064 <adca_callback>
    15c6:	f0 91 65 20 	lds	r31, 0x2065	; 0x802065 <adca_callback+0x1>
    15ca:	62 e0       	ldi	r22, 0x02	; 2
    15cc:	80 e0       	ldi	r24, 0x00	; 0
    15ce:	92 e0       	ldi	r25, 0x02	; 2
    15d0:	19 95       	eicall
}
    15d2:	ff 91       	pop	r31
    15d4:	ef 91       	pop	r30
    15d6:	bf 91       	pop	r27
    15d8:	af 91       	pop	r26
    15da:	9f 91       	pop	r25
    15dc:	8f 91       	pop	r24
    15de:	7f 91       	pop	r23
    15e0:	6f 91       	pop	r22
    15e2:	5f 91       	pop	r21
    15e4:	4f 91       	pop	r20
    15e6:	3f 91       	pop	r19
    15e8:	2f 91       	pop	r18
    15ea:	0f 90       	pop	r0
    15ec:	0b be       	out	0x3b, r0	; 59
    15ee:	0f 90       	pop	r0
    15f0:	0f be       	out	0x3f, r0	; 63
    15f2:	0f 90       	pop	r0
    15f4:	1f 90       	pop	r1
    15f6:	18 95       	reti

000015f8 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    15f8:	1f 92       	push	r1
    15fa:	0f 92       	push	r0
    15fc:	0f b6       	in	r0, 0x3f	; 63
    15fe:	0f 92       	push	r0
    1600:	11 24       	eor	r1, r1
    1602:	0b b6       	in	r0, 0x3b	; 59
    1604:	0f 92       	push	r0
    1606:	2f 93       	push	r18
    1608:	3f 93       	push	r19
    160a:	4f 93       	push	r20
    160c:	5f 93       	push	r21
    160e:	6f 93       	push	r22
    1610:	7f 93       	push	r23
    1612:	8f 93       	push	r24
    1614:	9f 93       	push	r25
    1616:	af 93       	push	r26
    1618:	bf 93       	push	r27
    161a:	ef 93       	push	r30
    161c:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    161e:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
    1622:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
    1626:	e0 91 64 20 	lds	r30, 0x2064	; 0x802064 <adca_callback>
    162a:	f0 91 65 20 	lds	r31, 0x2065	; 0x802065 <adca_callback+0x1>
    162e:	64 e0       	ldi	r22, 0x04	; 4
    1630:	80 e0       	ldi	r24, 0x00	; 0
    1632:	92 e0       	ldi	r25, 0x02	; 2
    1634:	19 95       	eicall
}
    1636:	ff 91       	pop	r31
    1638:	ef 91       	pop	r30
    163a:	bf 91       	pop	r27
    163c:	af 91       	pop	r26
    163e:	9f 91       	pop	r25
    1640:	8f 91       	pop	r24
    1642:	7f 91       	pop	r23
    1644:	6f 91       	pop	r22
    1646:	5f 91       	pop	r21
    1648:	4f 91       	pop	r20
    164a:	3f 91       	pop	r19
    164c:	2f 91       	pop	r18
    164e:	0f 90       	pop	r0
    1650:	0b be       	out	0x3b, r0	; 59
    1652:	0f 90       	pop	r0
    1654:	0f be       	out	0x3f, r0	; 63
    1656:	0f 90       	pop	r0
    1658:	1f 90       	pop	r1
    165a:	18 95       	reti

0000165c <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    165c:	1f 92       	push	r1
    165e:	0f 92       	push	r0
    1660:	0f b6       	in	r0, 0x3f	; 63
    1662:	0f 92       	push	r0
    1664:	11 24       	eor	r1, r1
    1666:	0b b6       	in	r0, 0x3b	; 59
    1668:	0f 92       	push	r0
    166a:	2f 93       	push	r18
    166c:	3f 93       	push	r19
    166e:	4f 93       	push	r20
    1670:	5f 93       	push	r21
    1672:	6f 93       	push	r22
    1674:	7f 93       	push	r23
    1676:	8f 93       	push	r24
    1678:	9f 93       	push	r25
    167a:	af 93       	push	r26
    167c:	bf 93       	push	r27
    167e:	ef 93       	push	r30
    1680:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    1682:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
    1686:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
    168a:	e0 91 64 20 	lds	r30, 0x2064	; 0x802064 <adca_callback>
    168e:	f0 91 65 20 	lds	r31, 0x2065	; 0x802065 <adca_callback+0x1>
    1692:	68 e0       	ldi	r22, 0x08	; 8
    1694:	80 e0       	ldi	r24, 0x00	; 0
    1696:	92 e0       	ldi	r25, 0x02	; 2
    1698:	19 95       	eicall
}
    169a:	ff 91       	pop	r31
    169c:	ef 91       	pop	r30
    169e:	bf 91       	pop	r27
    16a0:	af 91       	pop	r26
    16a2:	9f 91       	pop	r25
    16a4:	8f 91       	pop	r24
    16a6:	7f 91       	pop	r23
    16a8:	6f 91       	pop	r22
    16aa:	5f 91       	pop	r21
    16ac:	4f 91       	pop	r20
    16ae:	3f 91       	pop	r19
    16b0:	2f 91       	pop	r18
    16b2:	0f 90       	pop	r0
    16b4:	0b be       	out	0x3b, r0	; 59
    16b6:	0f 90       	pop	r0
    16b8:	0f be       	out	0x3f, r0	; 63
    16ba:	0f 90       	pop	r0
    16bc:	1f 90       	pop	r1
    16be:	18 95       	reti

000016c0 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    16c0:	1f 92       	push	r1
    16c2:	0f 92       	push	r0
    16c4:	0f b6       	in	r0, 0x3f	; 63
    16c6:	0f 92       	push	r0
    16c8:	11 24       	eor	r1, r1
    16ca:	0b b6       	in	r0, 0x3b	; 59
    16cc:	0f 92       	push	r0
    16ce:	2f 93       	push	r18
    16d0:	3f 93       	push	r19
    16d2:	4f 93       	push	r20
    16d4:	5f 93       	push	r21
    16d6:	6f 93       	push	r22
    16d8:	7f 93       	push	r23
    16da:	8f 93       	push	r24
    16dc:	9f 93       	push	r25
    16de:	af 93       	push	r26
    16e0:	bf 93       	push	r27
    16e2:	ef 93       	push	r30
    16e4:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    16e6:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
    16ea:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
    16ee:	e0 91 62 20 	lds	r30, 0x2062	; 0x802062 <adcb_callback>
    16f2:	f0 91 63 20 	lds	r31, 0x2063	; 0x802063 <adcb_callback+0x1>
    16f6:	61 e0       	ldi	r22, 0x01	; 1
    16f8:	80 e4       	ldi	r24, 0x40	; 64
    16fa:	92 e0       	ldi	r25, 0x02	; 2
    16fc:	19 95       	eicall
}
    16fe:	ff 91       	pop	r31
    1700:	ef 91       	pop	r30
    1702:	bf 91       	pop	r27
    1704:	af 91       	pop	r26
    1706:	9f 91       	pop	r25
    1708:	8f 91       	pop	r24
    170a:	7f 91       	pop	r23
    170c:	6f 91       	pop	r22
    170e:	5f 91       	pop	r21
    1710:	4f 91       	pop	r20
    1712:	3f 91       	pop	r19
    1714:	2f 91       	pop	r18
    1716:	0f 90       	pop	r0
    1718:	0b be       	out	0x3b, r0	; 59
    171a:	0f 90       	pop	r0
    171c:	0f be       	out	0x3f, r0	; 63
    171e:	0f 90       	pop	r0
    1720:	1f 90       	pop	r1
    1722:	18 95       	reti

00001724 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    1724:	1f 92       	push	r1
    1726:	0f 92       	push	r0
    1728:	0f b6       	in	r0, 0x3f	; 63
    172a:	0f 92       	push	r0
    172c:	11 24       	eor	r1, r1
    172e:	0b b6       	in	r0, 0x3b	; 59
    1730:	0f 92       	push	r0
    1732:	2f 93       	push	r18
    1734:	3f 93       	push	r19
    1736:	4f 93       	push	r20
    1738:	5f 93       	push	r21
    173a:	6f 93       	push	r22
    173c:	7f 93       	push	r23
    173e:	8f 93       	push	r24
    1740:	9f 93       	push	r25
    1742:	af 93       	push	r26
    1744:	bf 93       	push	r27
    1746:	ef 93       	push	r30
    1748:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    174a:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
    174e:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
    1752:	e0 91 62 20 	lds	r30, 0x2062	; 0x802062 <adcb_callback>
    1756:	f0 91 63 20 	lds	r31, 0x2063	; 0x802063 <adcb_callback+0x1>
    175a:	62 e0       	ldi	r22, 0x02	; 2
    175c:	80 e4       	ldi	r24, 0x40	; 64
    175e:	92 e0       	ldi	r25, 0x02	; 2
    1760:	19 95       	eicall
}
    1762:	ff 91       	pop	r31
    1764:	ef 91       	pop	r30
    1766:	bf 91       	pop	r27
    1768:	af 91       	pop	r26
    176a:	9f 91       	pop	r25
    176c:	8f 91       	pop	r24
    176e:	7f 91       	pop	r23
    1770:	6f 91       	pop	r22
    1772:	5f 91       	pop	r21
    1774:	4f 91       	pop	r20
    1776:	3f 91       	pop	r19
    1778:	2f 91       	pop	r18
    177a:	0f 90       	pop	r0
    177c:	0b be       	out	0x3b, r0	; 59
    177e:	0f 90       	pop	r0
    1780:	0f be       	out	0x3f, r0	; 63
    1782:	0f 90       	pop	r0
    1784:	1f 90       	pop	r1
    1786:	18 95       	reti

00001788 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    1788:	1f 92       	push	r1
    178a:	0f 92       	push	r0
    178c:	0f b6       	in	r0, 0x3f	; 63
    178e:	0f 92       	push	r0
    1790:	11 24       	eor	r1, r1
    1792:	0b b6       	in	r0, 0x3b	; 59
    1794:	0f 92       	push	r0
    1796:	2f 93       	push	r18
    1798:	3f 93       	push	r19
    179a:	4f 93       	push	r20
    179c:	5f 93       	push	r21
    179e:	6f 93       	push	r22
    17a0:	7f 93       	push	r23
    17a2:	8f 93       	push	r24
    17a4:	9f 93       	push	r25
    17a6:	af 93       	push	r26
    17a8:	bf 93       	push	r27
    17aa:	ef 93       	push	r30
    17ac:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    17ae:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
    17b2:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
    17b6:	e0 91 62 20 	lds	r30, 0x2062	; 0x802062 <adcb_callback>
    17ba:	f0 91 63 20 	lds	r31, 0x2063	; 0x802063 <adcb_callback+0x1>
    17be:	64 e0       	ldi	r22, 0x04	; 4
    17c0:	80 e4       	ldi	r24, 0x40	; 64
    17c2:	92 e0       	ldi	r25, 0x02	; 2
    17c4:	19 95       	eicall
}
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	0b be       	out	0x3b, r0	; 59
    17e2:	0f 90       	pop	r0
    17e4:	0f be       	out	0x3f, r0	; 63
    17e6:	0f 90       	pop	r0
    17e8:	1f 90       	pop	r1
    17ea:	18 95       	reti

000017ec <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    17ec:	1f 92       	push	r1
    17ee:	0f 92       	push	r0
    17f0:	0f b6       	in	r0, 0x3f	; 63
    17f2:	0f 92       	push	r0
    17f4:	11 24       	eor	r1, r1
    17f6:	0b b6       	in	r0, 0x3b	; 59
    17f8:	0f 92       	push	r0
    17fa:	2f 93       	push	r18
    17fc:	3f 93       	push	r19
    17fe:	4f 93       	push	r20
    1800:	5f 93       	push	r21
    1802:	6f 93       	push	r22
    1804:	7f 93       	push	r23
    1806:	8f 93       	push	r24
    1808:	9f 93       	push	r25
    180a:	af 93       	push	r26
    180c:	bf 93       	push	r27
    180e:	ef 93       	push	r30
    1810:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    1812:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
    1816:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
    181a:	e0 91 62 20 	lds	r30, 0x2062	; 0x802062 <adcb_callback>
    181e:	f0 91 63 20 	lds	r31, 0x2063	; 0x802063 <adcb_callback+0x1>
    1822:	68 e0       	ldi	r22, 0x08	; 8
    1824:	80 e4       	ldi	r24, 0x40	; 64
    1826:	92 e0       	ldi	r25, 0x02	; 2
    1828:	19 95       	eicall
}
    182a:	ff 91       	pop	r31
    182c:	ef 91       	pop	r30
    182e:	bf 91       	pop	r27
    1830:	af 91       	pop	r26
    1832:	9f 91       	pop	r25
    1834:	8f 91       	pop	r24
    1836:	7f 91       	pop	r23
    1838:	6f 91       	pop	r22
    183a:	5f 91       	pop	r21
    183c:	4f 91       	pop	r20
    183e:	3f 91       	pop	r19
    1840:	2f 91       	pop	r18
    1842:	0f 90       	pop	r0
    1844:	0b be       	out	0x3b, r0	; 59
    1846:	0f 90       	pop	r0
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	0f 90       	pop	r0
    184c:	1f 90       	pop	r1
    184e:	18 95       	reti

00001850 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1850:	bf 92       	push	r11
    1852:	cf 92       	push	r12
    1854:	df 92       	push	r13
    1856:	ef 92       	push	r14
    1858:	ff 92       	push	r15
    185a:	0f 93       	push	r16
    185c:	1f 93       	push	r17
    185e:	cf 93       	push	r28
    1860:	df 93       	push	r29
    1862:	1f 92       	push	r1
    1864:	cd b7       	in	r28, 0x3d	; 61
    1866:	de b7       	in	r29, 0x3e	; 62
    1868:	8c 01       	movw	r16, r24
    186a:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    186c:	81 15       	cp	r24, r1
    186e:	22 e0       	ldi	r18, 0x02	; 2
    1870:	92 07       	cpc	r25, r18
    1872:	71 f4       	brne	.+28     	; 0x1890 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    1874:	61 e2       	ldi	r22, 0x21	; 33
    1876:	70 e0       	ldi	r23, 0x00	; 0
    1878:	82 e0       	ldi	r24, 0x02	; 2
    187a:	74 d1       	rcall	.+744    	; 0x1b64 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    187c:	c8 2e       	mov	r12, r24
    187e:	d1 2c       	mov	r13, r1
    1880:	60 e2       	ldi	r22, 0x20	; 32
    1882:	70 e0       	ldi	r23, 0x00	; 0
    1884:	82 e0       	ldi	r24, 0x02	; 2
    1886:	6e d1       	rcall	.+732    	; 0x1b64 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    1888:	dc 2c       	mov	r13, r12
    188a:	cc 24       	eor	r12, r12
    188c:	c8 2a       	or	r12, r24
    188e:	10 c0       	rjmp	.+32     	; 0x18b0 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    1890:	80 34       	cpi	r24, 0x40	; 64
    1892:	92 40       	sbci	r25, 0x02	; 2
    1894:	d1 f5       	brne	.+116    	; 0x190a <adc_write_configuration+0xba>
    1896:	65 e2       	ldi	r22, 0x25	; 37
    1898:	70 e0       	ldi	r23, 0x00	; 0
    189a:	82 e0       	ldi	r24, 0x02	; 2
    189c:	63 d1       	rcall	.+710    	; 0x1b64 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    189e:	c8 2e       	mov	r12, r24
    18a0:	d1 2c       	mov	r13, r1
    18a2:	64 e2       	ldi	r22, 0x24	; 36
    18a4:	70 e0       	ldi	r23, 0x00	; 0
    18a6:	82 e0       	ldi	r24, 0x02	; 2
    18a8:	5d d1       	rcall	.+698    	; 0x1b64 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    18aa:	dc 2c       	mov	r13, r12
    18ac:	cc 24       	eor	r12, r12
    18ae:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18b0:	8f b7       	in	r24, 0x3f	; 63
    18b2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18b4:	f8 94       	cli
	return flags;
    18b6:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    18b8:	c8 01       	movw	r24, r16
    18ba:	0e 94 39 01 	call	0x272	; 0x272 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    18be:	f8 01       	movw	r30, r16
    18c0:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    18c2:	92 e0       	ldi	r25, 0x02	; 2
    18c4:	90 83       	st	Z, r25
	adc->CAL = cal;
    18c6:	c4 86       	std	Z+12, r12	; 0x0c
    18c8:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    18ca:	f7 01       	movw	r30, r14
    18cc:	25 81       	ldd	r18, Z+5	; 0x05
    18ce:	36 81       	ldd	r19, Z+6	; 0x06
    18d0:	f8 01       	movw	r30, r16
    18d2:	20 8f       	std	Z+24, r18	; 0x18
    18d4:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    18d6:	f7 01       	movw	r30, r14
    18d8:	92 81       	ldd	r25, Z+2	; 0x02
    18da:	f8 01       	movw	r30, r16
    18dc:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    18de:	f7 01       	movw	r30, r14
    18e0:	94 81       	ldd	r25, Z+4	; 0x04
    18e2:	f8 01       	movw	r30, r16
    18e4:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    18e6:	f7 01       	movw	r30, r14
    18e8:	93 81       	ldd	r25, Z+3	; 0x03
    18ea:	f8 01       	movw	r30, r16
    18ec:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    18ee:	f7 01       	movw	r30, r14
    18f0:	91 81       	ldd	r25, Z+1	; 0x01
    18f2:	f8 01       	movw	r30, r16
    18f4:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    18f6:	81 70       	andi	r24, 0x01	; 1
    18f8:	f7 01       	movw	r30, r14
    18fa:	90 81       	ld	r25, Z
    18fc:	89 2b       	or	r24, r25
    18fe:	f8 01       	movw	r30, r16
    1900:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    1902:	c8 01       	movw	r24, r16
    1904:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1908:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    190a:	0f 90       	pop	r0
    190c:	df 91       	pop	r29
    190e:	cf 91       	pop	r28
    1910:	1f 91       	pop	r17
    1912:	0f 91       	pop	r16
    1914:	ff 90       	pop	r15
    1916:	ef 90       	pop	r14
    1918:	df 90       	pop	r13
    191a:	cf 90       	pop	r12
    191c:	bf 90       	pop	r11
    191e:	08 95       	ret

00001920 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1920:	df 92       	push	r13
    1922:	ef 92       	push	r14
    1924:	ff 92       	push	r15
    1926:	0f 93       	push	r16
    1928:	1f 93       	push	r17
    192a:	cf 93       	push	r28
    192c:	df 93       	push	r29
    192e:	1f 92       	push	r1
    1930:	cd b7       	in	r28, 0x3d	; 61
    1932:	de b7       	in	r29, 0x3e	; 62
    1934:	8c 01       	movw	r16, r24
    1936:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1938:	8f b7       	in	r24, 0x3f	; 63
    193a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    193c:	f8 94       	cli
	return flags;
    193e:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    1940:	c8 01       	movw	r24, r16
    1942:	0e 94 39 01 	call	0x272	; 0x272 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    1946:	f8 01       	movw	r30, r16
    1948:	80 81       	ld	r24, Z
    194a:	80 7c       	andi	r24, 0xC0	; 192
    194c:	f7 01       	movw	r30, r14
    194e:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    1950:	f8 01       	movw	r30, r16
    1952:	80 8d       	ldd	r24, Z+24	; 0x18
    1954:	91 8d       	ldd	r25, Z+25	; 0x19
    1956:	f7 01       	movw	r30, r14
    1958:	85 83       	std	Z+5, r24	; 0x05
    195a:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    195c:	f8 01       	movw	r30, r16
    195e:	82 81       	ldd	r24, Z+2	; 0x02
    1960:	f7 01       	movw	r30, r14
    1962:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    1964:	f8 01       	movw	r30, r16
    1966:	84 81       	ldd	r24, Z+4	; 0x04
    1968:	f7 01       	movw	r30, r14
    196a:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    196c:	f8 01       	movw	r30, r16
    196e:	83 81       	ldd	r24, Z+3	; 0x03
    1970:	f7 01       	movw	r30, r14
    1972:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    1974:	f8 01       	movw	r30, r16
    1976:	81 81       	ldd	r24, Z+1	; 0x01
    1978:	f7 01       	movw	r30, r14
    197a:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    197c:	c8 01       	movw	r24, r16
    197e:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1982:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    1984:	0f 90       	pop	r0
    1986:	df 91       	pop	r29
    1988:	cf 91       	pop	r28
    198a:	1f 91       	pop	r17
    198c:	0f 91       	pop	r16
    198e:	ff 90       	pop	r15
    1990:	ef 90       	pop	r14
    1992:	df 90       	pop	r13
    1994:	08 95       	ret

00001996 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    1996:	af 92       	push	r10
    1998:	bf 92       	push	r11
    199a:	cf 92       	push	r12
    199c:	df 92       	push	r13
    199e:	ef 92       	push	r14
    19a0:	ff 92       	push	r15
    19a2:	0f 93       	push	r16
    19a4:	1f 93       	push	r17
    19a6:	cf 93       	push	r28
    19a8:	df 93       	push	r29
    19aa:	1f 92       	push	r1
    19ac:	cd b7       	in	r28, 0x3d	; 61
    19ae:	de b7       	in	r29, 0x3e	; 62
    19b0:	6c 01       	movw	r12, r24
    19b2:	b6 2e       	mov	r11, r22
    19b4:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    19b6:	86 2f       	mov	r24, r22
    19b8:	83 70       	andi	r24, 0x03	; 3
    19ba:	29 f4       	brne	.+10     	; 0x19c6 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    19bc:	96 2f       	mov	r25, r22
    19be:	96 95       	lsr	r25
    19c0:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    19c2:	82 e0       	ldi	r24, 0x02	; 2
    19c4:	02 c0       	rjmp	.+4      	; 0x19ca <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    19c6:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    19c8:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    19ca:	90 ff       	sbrs	r25, 0
		index++;
    19cc:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    19ce:	86 01       	movw	r16, r12
    19d0:	00 5e       	subi	r16, 0xE0	; 224
    19d2:	1f 4f       	sbci	r17, 0xFF	; 255
    19d4:	98 e0       	ldi	r25, 0x08	; 8
    19d6:	89 9f       	mul	r24, r25
    19d8:	00 0d       	add	r16, r0
    19da:	11 1d       	adc	r17, r1
    19dc:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    19de:	8f b7       	in	r24, 0x3f	; 63
    19e0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    19e2:	f8 94       	cli
	return flags;
    19e4:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    19e6:	c6 01       	movw	r24, r12
    19e8:	0e 94 39 01 	call	0x272	; 0x272 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    19ec:	f7 01       	movw	r30, r14
    19ee:	80 81       	ld	r24, Z
    19f0:	f8 01       	movw	r30, r16
    19f2:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    19f4:	f7 01       	movw	r30, r14
    19f6:	82 81       	ldd	r24, Z+2	; 0x02
    19f8:	f8 01       	movw	r30, r16
    19fa:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    19fc:	f7 01       	movw	r30, r14
    19fe:	81 81       	ldd	r24, Z+1	; 0x01
    1a00:	f8 01       	movw	r30, r16
    1a02:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1a04:	b0 fe       	sbrs	r11, 0
    1a06:	04 c0       	rjmp	.+8      	; 0x1a10 <adcch_write_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    1a08:	f7 01       	movw	r30, r14
    1a0a:	83 81       	ldd	r24, Z+3	; 0x03
    1a0c:	f8 01       	movw	r30, r16
    1a0e:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1a10:	c6 01       	movw	r24, r12
    1a12:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a16:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    1a18:	0f 90       	pop	r0
    1a1a:	df 91       	pop	r29
    1a1c:	cf 91       	pop	r28
    1a1e:	1f 91       	pop	r17
    1a20:	0f 91       	pop	r16
    1a22:	ff 90       	pop	r15
    1a24:	ef 90       	pop	r14
    1a26:	df 90       	pop	r13
    1a28:	cf 90       	pop	r12
    1a2a:	bf 90       	pop	r11
    1a2c:	af 90       	pop	r10
    1a2e:	08 95       	ret

00001a30 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    1a30:	af 92       	push	r10
    1a32:	bf 92       	push	r11
    1a34:	cf 92       	push	r12
    1a36:	df 92       	push	r13
    1a38:	ef 92       	push	r14
    1a3a:	ff 92       	push	r15
    1a3c:	0f 93       	push	r16
    1a3e:	1f 93       	push	r17
    1a40:	cf 93       	push	r28
    1a42:	df 93       	push	r29
    1a44:	1f 92       	push	r1
    1a46:	cd b7       	in	r28, 0x3d	; 61
    1a48:	de b7       	in	r29, 0x3e	; 62
    1a4a:	6c 01       	movw	r12, r24
    1a4c:	b6 2e       	mov	r11, r22
    1a4e:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1a50:	86 2f       	mov	r24, r22
    1a52:	83 70       	andi	r24, 0x03	; 3
    1a54:	29 f4       	brne	.+10     	; 0x1a60 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    1a56:	96 2f       	mov	r25, r22
    1a58:	96 95       	lsr	r25
    1a5a:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1a5c:	82 e0       	ldi	r24, 0x02	; 2
    1a5e:	02 c0       	rjmp	.+4      	; 0x1a64 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1a60:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1a62:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1a64:	90 ff       	sbrs	r25, 0
		index++;
    1a66:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    1a68:	86 01       	movw	r16, r12
    1a6a:	00 5e       	subi	r16, 0xE0	; 224
    1a6c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a6e:	98 e0       	ldi	r25, 0x08	; 8
    1a70:	89 9f       	mul	r24, r25
    1a72:	00 0d       	add	r16, r0
    1a74:	11 1d       	adc	r17, r1
    1a76:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a78:	8f b7       	in	r24, 0x3f	; 63
    1a7a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1a7c:	f8 94       	cli
	return flags;
    1a7e:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1a80:	c6 01       	movw	r24, r12
    1a82:	0e 94 39 01 	call	0x272	; 0x272 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    1a86:	f8 01       	movw	r30, r16
    1a88:	80 81       	ld	r24, Z
    1a8a:	f7 01       	movw	r30, r14
    1a8c:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1a8e:	f8 01       	movw	r30, r16
    1a90:	82 81       	ldd	r24, Z+2	; 0x02
    1a92:	f7 01       	movw	r30, r14
    1a94:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    1a96:	f8 01       	movw	r30, r16
    1a98:	81 81       	ldd	r24, Z+1	; 0x01
    1a9a:	f7 01       	movw	r30, r14
    1a9c:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1a9e:	b0 fe       	sbrs	r11, 0
    1aa0:	04 c0       	rjmp	.+8      	; 0x1aaa <adcch_read_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    1aa2:	f8 01       	movw	r30, r16
    1aa4:	86 81       	ldd	r24, Z+6	; 0x06
    1aa6:	f7 01       	movw	r30, r14
    1aa8:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    1aaa:	c6 01       	movw	r24, r12
    1aac:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ab0:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    1ab2:	0f 90       	pop	r0
    1ab4:	df 91       	pop	r29
    1ab6:	cf 91       	pop	r28
    1ab8:	1f 91       	pop	r17
    1aba:	0f 91       	pop	r16
    1abc:	ff 90       	pop	r15
    1abe:	ef 90       	pop	r14
    1ac0:	df 90       	pop	r13
    1ac2:	cf 90       	pop	r12
    1ac4:	bf 90       	pop	r11
    1ac6:	af 90       	pop	r10
    1ac8:	08 95       	ret

00001aca <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    1aca:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    1acc:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <stdio_base>
    1ad0:	90 91 69 20 	lds	r25, 0x2069	; 0x802069 <stdio_base+0x1>
    1ad4:	e0 91 66 20 	lds	r30, 0x2066	; 0x802066 <ptr_put>
    1ad8:	f0 91 67 20 	lds	r31, 0x2067	; 0x802067 <ptr_put+0x1>
    1adc:	19 95       	eicall
    1ade:	99 23       	and	r25, r25
    1ae0:	1c f0       	brlt	.+6      	; 0x1ae8 <_write+0x1e>
		return -1;
	}
	return 1;
    1ae2:	81 e0       	ldi	r24, 0x01	; 1
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    1ae8:	8f ef       	ldi	r24, 0xFF	; 255
    1aea:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    1aec:	08 95       	ret

00001aee <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1aee:	8f ef       	ldi	r24, 0xFF	; 255
    1af0:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
    1af4:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
    1af8:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
    1afc:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
    1b00:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
    1b04:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
    1b08:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
    1b0c:	08 95       	ret

00001b0e <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1b0e:	cf 93       	push	r28
    1b10:	df 93       	push	r29
    1b12:	1f 92       	push	r1
    1b14:	cd b7       	in	r28, 0x3d	; 61
    1b16:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b18:	9f b7       	in	r25, 0x3f	; 63
    1b1a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1b1c:	f8 94       	cli
	return flags;
    1b1e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1b20:	e8 2f       	mov	r30, r24
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	e0 59       	subi	r30, 0x90	; 144
    1b26:	ff 4f       	sbci	r31, 0xFF	; 255
    1b28:	60 95       	com	r22
    1b2a:	80 81       	ld	r24, Z
    1b2c:	68 23       	and	r22, r24
    1b2e:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b30:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1b32:	0f 90       	pop	r0
    1b34:	df 91       	pop	r29
    1b36:	cf 91       	pop	r28
    1b38:	08 95       	ret

00001b3a <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1b3a:	cf 93       	push	r28
    1b3c:	df 93       	push	r29
    1b3e:	1f 92       	push	r1
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b44:	9f b7       	in	r25, 0x3f	; 63
    1b46:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1b48:	f8 94       	cli
	return flags;
    1b4a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1b4c:	e8 2f       	mov	r30, r24
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	e0 59       	subi	r30, 0x90	; 144
    1b52:	ff 4f       	sbci	r31, 0xFF	; 255
    1b54:	80 81       	ld	r24, Z
    1b56:	68 2b       	or	r22, r24
    1b58:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b5a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1b5c:	0f 90       	pop	r0
    1b5e:	df 91       	pop	r29
    1b60:	cf 91       	pop	r28
    1b62:	08 95       	ret

00001b64 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1b64:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1b68:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1b6a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1b6c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1b70:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1b72:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1b76:	08 95       	ret

00001b78 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    1b78:	cf 93       	push	r28
    1b7a:	df 93       	push	r29
    1b7c:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
    1b7e:	b2 da       	rcall	.-2716   	; 0x10e4 <usart_getchar>
    1b80:	88 83       	st	Y, r24
}
    1b82:	df 91       	pop	r29
    1b84:	cf 91       	pop	r28
    1b86:	08 95       	ret

00001b88 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1b88:	a5 ca       	rjmp	.-2742   	; 0x10d4 <usart_putchar>
}
    1b8a:	08 95       	ret

00001b8c <main>:
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
    1b8c:	cf 93       	push	r28
    1b8e:	df 93       	push	r29
    1b90:	cd b7       	in	r28, 0x3d	; 61
    1b92:	de b7       	in	r29, 0x3e	; 62
    1b94:	2b 97       	sbiw	r28, 0x0b	; 11
    1b96:	cd bf       	out	0x3d, r28	; 61
    1b98:	de bf       	out	0x3e, r29	; 62
		.paritytype = USART_PMODE_DISABLED_gc,
		.stopbits = false
	};
	
	
	sysclk_init();
    1b9a:	a9 df       	rcall	.-174    	; 0x1aee <sysclk_init>
	tc_set_resolution(&MY_TIMER, 500000); //rozdzielczosc Timera
}

static void evsys_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1b9c:	62 e0       	ldi	r22, 0x02	; 2
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	b6 df       	rcall	.-148    	; 0x1b0e <sysclk_enable_module>
	EVSYS.CH0MUX = EVSYS_CHMUX_TCC0_OVF_gc; //
    1ba2:	80 ec       	ldi	r24, 0xC0	; 192
    1ba4:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <__TEXT_REGION_LENGTH__+0x7be180>

#define MY_TIMER TCC0

static void tc_init(void)
{
	tc_enable(&MY_TIMER); //wlaczenie timera
    1ba8:	80 e0       	ldi	r24, 0x00	; 0
    1baa:	98 e0       	ldi	r25, 0x08	; 8
    1bac:	22 da       	rcall	.-3004   	; 0xff2 <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1bae:	e0 e0       	ldi	r30, 0x00	; 0
    1bb0:	f8 e0       	ldi	r31, 0x08	; 8
    1bb2:	81 81       	ldd	r24, Z+1	; 0x01
    1bb4:	88 7f       	andi	r24, 0xF8	; 248
    1bb6:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    1bb8:	80 e5       	ldi	r24, 0x50	; 80
    1bba:	93 ec       	ldi	r25, 0xC3	; 195
    1bbc:	86 a3       	std	Z+38, r24	; 0x26
    1bbe:	97 a3       	std	Z+39, r25	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1bc0:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1bc2:	80 7f       	andi	r24, 0xF0	; 240
    1bc4:	83 60       	ori	r24, 0x03	; 3
    1bc6:	80 83       	st	Z, r24
static void adc_init(void)
{
	struct adc_config adc_conf; //konfiguracja adc
	struct adc_channel_config adcch_conf; //konfiguracja kanau adc  Channels in an ADC is the number of analog values that can be read at the same time.
	
	adc_read_configuration(&MY_ADC, &adc_conf); //czyta aktualn konfiguracje wskazanego adc i zapisuje j do bufora pod wskazanym adresem
    1bc8:	be 01       	movw	r22, r28
    1bca:	6f 5f       	subi	r22, 0xFF	; 255
    1bcc:	7f 4f       	sbci	r23, 0xFF	; 255
    1bce:	80 e0       	ldi	r24, 0x00	; 0
    1bd0:	92 e0       	ldi	r25, 0x02	; 2
    1bd2:	a6 de       	rcall	.-692    	; 0x1920 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf); //czyta aktualn konfiguracje wskazanego kanau adc i zapisuje j do bufora pod wskazanym adresem
    1bd4:	ae 01       	movw	r20, r28
    1bd6:	48 5f       	subi	r20, 0xF8	; 248
    1bd8:	5f 4f       	sbci	r21, 0xFF	; 255
    1bda:	61 e0       	ldi	r22, 0x01	; 1
    1bdc:	80 e0       	ldi	r24, 0x00	; 0
    1bde:	92 e0       	ldi	r25, 0x02	; 2
    1be0:	27 df       	rcall	.-434    	; 0x1a30 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    1be2:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
	conf->refctrl |= ref;
    1be4:	9b 81       	ldd	r25, Y+3	; 0x03
    1be6:	9f 78       	andi	r25, 0x8F	; 143
    1be8:	90 62       	ori	r25, 0x20	; 32
    1bea:	9b 83       	std	Y+3, r25	; 0x03
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    1bec:	81 7e       	andi	r24, 0xE1	; 225
    1bee:	84 60       	ori	r24, 0x04	; 4
    1bf0:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    1bf2:	81 e0       	ldi	r24, 0x01	; 1
    1bf4:	8c 83       	std	Y+4, r24	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    1bf6:	1d 82       	std	Y+5, r1	; 0x05
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    1bf8:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    1bfa:	18 e0       	ldi	r17, 0x08	; 8
    1bfc:	19 87       	std	Y+9, r17	; 0x09
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_8, ADC_REF_AREFA); //pod wskazan konfiguracj wpisujemy: wynik bez znaku, rozdzielczo 8 bitw,  vref zewntrzny z portu A; rozdzielczosc moze byc jeszcze 8 bitowa lub 12 left-adjusted, LSB = Vref/ 2^res = 0.24mV
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_EVENT_SINGLE, 1, 0); 
	adc_set_clock_rate(&adc_conf, 500000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE, ADC_GAIN);
	
	adc_write_configuration(&MY_ADC, &adc_conf);
    1bfe:	be 01       	movw	r22, r28
    1c00:	6f 5f       	subi	r22, 0xFF	; 255
    1c02:	7f 4f       	sbci	r23, 0xFF	; 255
    1c04:	80 e0       	ldi	r24, 0x00	; 0
    1c06:	92 e0       	ldi	r25, 0x02	; 2
    1c08:	23 de       	rcall	.-954    	; 0x1850 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
    1c0a:	ae 01       	movw	r20, r28
    1c0c:	48 5f       	subi	r20, 0xF8	; 248
    1c0e:	5f 4f       	sbci	r21, 0xFF	; 255
    1c10:	61 e0       	ldi	r22, 0x01	; 1
    1c12:	80 e0       	ldi	r24, 0x00	; 0
    1c14:	92 e0       	ldi	r25, 0x02	; 2
    1c16:	bf de       	rcall	.-642    	; 0x1996 <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1c18:	80 ea       	ldi	r24, 0xA0	; 160
    1c1a:	9a e0       	ldi	r25, 0x0A	; 10
    1c1c:	80 93 68 20 	sts	0x2068, r24	; 0x802068 <stdio_base>
    1c20:	90 93 69 20 	sts	0x2069, r25	; 0x802069 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1c24:	84 ec       	ldi	r24, 0xC4	; 196
    1c26:	9d e0       	ldi	r25, 0x0D	; 13
    1c28:	80 93 66 20 	sts	0x2066, r24	; 0x802066 <ptr_put>
    1c2c:	90 93 67 20 	sts	0x2067, r25	; 0x802067 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1c30:	8c eb       	ldi	r24, 0xBC	; 188
    1c32:	9d e0       	ldi	r25, 0x0D	; 13
    1c34:	80 93 60 20 	sts	0x2060, r24	; 0x802060 <ptr_get>
    1c38:	90 93 61 20 	sts	0x2061, r25	; 0x802061 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1c3c:	e6 e0       	ldi	r30, 0x06	; 6
    1c3e:	f0 e2       	ldi	r31, 0x20	; 32
    1c40:	84 81       	ldd	r24, Z+4	; 0x04
    1c42:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    1c44:	85 81       	ldd	r24, Z+5	; 0x05
    1c46:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1c48:	86 81       	ldd	r24, Z+6	; 0x06
    1c4a:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    1c4c:	80 81       	ld	r24, Z
    1c4e:	91 81       	ldd	r25, Z+1	; 0x01
    1c50:	a2 81       	ldd	r26, Z+2	; 0x02
    1c52:	b3 81       	ldd	r27, Z+3	; 0x03
    1c54:	89 83       	std	Y+1, r24	; 0x01
    1c56:	9a 83       	std	Y+2, r25	; 0x02
    1c58:	ab 83       	std	Y+3, r26	; 0x03
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    1c5a:	bc 83       	std	Y+4, r27	; 0x04
    1c5c:	60 e1       	ldi	r22, 0x10	; 16
    1c5e:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    1c60:	56 df       	rcall	.-340    	; 0x1b0e <sysclk_enable_module>
    1c62:	be 01       	movw	r22, r28
    1c64:	6f 5f       	subi	r22, 0xFF	; 255
    1c66:	7f 4f       	sbci	r23, 0xFF	; 255
    1c68:	80 ea       	ldi	r24, 0xA0	; 160
    1c6a:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    1c6c:	50 db       	rcall	.-2400   	; 0x130e <usart_init_rs232>
    1c6e:	60 e2       	ldi	r22, 0x20	; 32
    1c70:	71 e0       	ldi	r23, 0x01	; 1
    1c72:	85 e6       	ldi	r24, 0x65	; 101
    1c74:	9d e0       	ldi	r25, 0x0D	; 13
    1c76:	49 d0       	rcall	.+146    	; 0x1d0a <fdevopen>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1c78:	10 93 81 06 	sts	0x0681, r17	; 0x800681 <__TEXT_REGION_LENGTH__+0x7be681>
	stdio_serial_init(&USARTE0, &USART_SERIAL_OPTIONS);
	ioport_set_pin_dir(UART_TXPIN, IOPORT_DIR_OUTPUT);
	
	
	unsigned char result;
	adc_enable(&MY_ADC);
    1c7c:	80 e0       	ldi	r24, 0x00	; 0
    1c7e:	92 e0       	ldi	r25, 0x02	; 2
    1c80:	0e 94 79 01 	call	0x2f2	; 0x2f2 <adc_enable>
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
    1c84:	00 e0       	ldi	r16, 0x00	; 0
    1c86:	12 e0       	ldi	r17, 0x02	; 2
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    1c88:	dd 24       	eor	r13, r13
    1c8a:	d3 94       	inc	r13
		
	while(1) {	
		
			adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
			result =  adc_get_unsigned_result(&MY_ADC, MY_ADC_CH);
			printf(" %d  \n\r" ,result);
    1c8c:	0f 2e       	mov	r0, r31
    1c8e:	fd e0       	ldi	r31, 0x0D	; 13
    1c90:	ef 2e       	mov	r14, r31
    1c92:	f0 e2       	ldi	r31, 0x20	; 32
    1c94:	ff 2e       	mov	r15, r31
    1c96:	f0 2d       	mov	r31, r0
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
    1c98:	f8 01       	movw	r30, r16
    1c9a:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
    1c9c:	80 ff       	sbrs	r24, 0
    1c9e:	fc cf       	rjmp	.-8      	; 0x1c98 <main+0x10c>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
    1ca0:	d6 82       	std	Z+6, r13	; 0x06

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1ca2:	8f b7       	in	r24, 0x3f	; 63
    1ca4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
	return flags;
    1ca6:	f8 94       	cli
	ADC_CH_t *adc_ch;

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();
	val = adc_ch->RES;
    1ca8:	29 81       	ldd	r18, Y+1	; 0x01
    1caa:	84 a1       	ldd	r24, Z+36	; 0x24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cac:	95 a1       	ldd	r25, Z+37	; 0x25
    1cae:	2f bf       	out	0x3f, r18	; 63
    1cb0:	99 27       	eor	r25, r25
    1cb2:	9f 93       	push	r25
    1cb4:	8f 93       	push	r24
    1cb6:	ff 92       	push	r15
    1cb8:	ef 92       	push	r14
    1cba:	71 d0       	rcall	.+226    	; 0x1d9e <printf>

	}
    1cbc:	0f 90       	pop	r0
    1cbe:	0f 90       	pop	r0
    1cc0:	0f 90       	pop	r0
    1cc2:	0f 90       	pop	r0
    1cc4:	e9 cf       	rjmp	.-46     	; 0x1c98 <main+0x10c>

00001cc6 <__udivmodsi4>:
    1cc6:	a1 e2       	ldi	r26, 0x21	; 33
    1cc8:	1a 2e       	mov	r1, r26
    1cca:	aa 1b       	sub	r26, r26
    1ccc:	bb 1b       	sub	r27, r27
    1cce:	fd 01       	movw	r30, r26
    1cd0:	0d c0       	rjmp	.+26     	; 0x1cec <__udivmodsi4_ep>

00001cd2 <__udivmodsi4_loop>:
    1cd2:	aa 1f       	adc	r26, r26
    1cd4:	bb 1f       	adc	r27, r27
    1cd6:	ee 1f       	adc	r30, r30
    1cd8:	ff 1f       	adc	r31, r31
    1cda:	a2 17       	cp	r26, r18
    1cdc:	b3 07       	cpc	r27, r19
    1cde:	e4 07       	cpc	r30, r20
    1ce0:	f5 07       	cpc	r31, r21
    1ce2:	20 f0       	brcs	.+8      	; 0x1cec <__udivmodsi4_ep>
    1ce4:	a2 1b       	sub	r26, r18
    1ce6:	b3 0b       	sbc	r27, r19
    1ce8:	e4 0b       	sbc	r30, r20
    1cea:	f5 0b       	sbc	r31, r21

00001cec <__udivmodsi4_ep>:
    1cec:	66 1f       	adc	r22, r22
    1cee:	77 1f       	adc	r23, r23
    1cf0:	88 1f       	adc	r24, r24
    1cf2:	99 1f       	adc	r25, r25
    1cf4:	1a 94       	dec	r1
    1cf6:	69 f7       	brne	.-38     	; 0x1cd2 <__udivmodsi4_loop>
    1cf8:	60 95       	com	r22
    1cfa:	70 95       	com	r23
    1cfc:	80 95       	com	r24
    1cfe:	90 95       	com	r25
    1d00:	9b 01       	movw	r18, r22
    1d02:	ac 01       	movw	r20, r24
    1d04:	bd 01       	movw	r22, r26
    1d06:	cf 01       	movw	r24, r30
    1d08:	08 95       	ret

00001d0a <fdevopen>:
    1d0a:	0f 93       	push	r16
    1d0c:	1f 93       	push	r17
    1d0e:	cf 93       	push	r28
    1d10:	df 93       	push	r29
    1d12:	00 97       	sbiw	r24, 0x00	; 0
    1d14:	31 f4       	brne	.+12     	; 0x1d22 <fdevopen+0x18>
    1d16:	61 15       	cp	r22, r1
    1d18:	71 05       	cpc	r23, r1
    1d1a:	19 f4       	brne	.+6      	; 0x1d22 <fdevopen+0x18>
    1d1c:	80 e0       	ldi	r24, 0x00	; 0
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	39 c0       	rjmp	.+114    	; 0x1d94 <fdevopen+0x8a>
    1d22:	8b 01       	movw	r16, r22
    1d24:	ec 01       	movw	r28, r24
    1d26:	6e e0       	ldi	r22, 0x0E	; 14
    1d28:	70 e0       	ldi	r23, 0x00	; 0
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	41 d2       	rcall	.+1154   	; 0x21b2 <calloc>
    1d30:	fc 01       	movw	r30, r24
    1d32:	89 2b       	or	r24, r25
    1d34:	99 f3       	breq	.-26     	; 0x1d1c <fdevopen+0x12>
    1d36:	80 e8       	ldi	r24, 0x80	; 128
    1d38:	83 83       	std	Z+3, r24	; 0x03
    1d3a:	01 15       	cp	r16, r1
    1d3c:	11 05       	cpc	r17, r1
    1d3e:	71 f0       	breq	.+28     	; 0x1d5c <fdevopen+0x52>
    1d40:	02 87       	std	Z+10, r16	; 0x0a
    1d42:	13 87       	std	Z+11, r17	; 0x0b
    1d44:	81 e8       	ldi	r24, 0x81	; 129
    1d46:	83 83       	std	Z+3, r24	; 0x03
    1d48:	80 91 70 20 	lds	r24, 0x2070	; 0x802070 <__iob>
    1d4c:	90 91 71 20 	lds	r25, 0x2071	; 0x802071 <__iob+0x1>
    1d50:	89 2b       	or	r24, r25
    1d52:	21 f4       	brne	.+8      	; 0x1d5c <fdevopen+0x52>
    1d54:	e0 93 70 20 	sts	0x2070, r30	; 0x802070 <__iob>
    1d58:	f0 93 71 20 	sts	0x2071, r31	; 0x802071 <__iob+0x1>
    1d5c:	20 97       	sbiw	r28, 0x00	; 0
    1d5e:	c9 f0       	breq	.+50     	; 0x1d92 <fdevopen+0x88>
    1d60:	c0 87       	std	Z+8, r28	; 0x08
    1d62:	d1 87       	std	Z+9, r29	; 0x09
    1d64:	83 81       	ldd	r24, Z+3	; 0x03
    1d66:	82 60       	ori	r24, 0x02	; 2
    1d68:	83 83       	std	Z+3, r24	; 0x03
    1d6a:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <__iob+0x2>
    1d6e:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <__iob+0x3>
    1d72:	89 2b       	or	r24, r25
    1d74:	71 f4       	brne	.+28     	; 0x1d92 <fdevopen+0x88>
    1d76:	e0 93 72 20 	sts	0x2072, r30	; 0x802072 <__iob+0x2>
    1d7a:	f0 93 73 20 	sts	0x2073, r31	; 0x802073 <__iob+0x3>
    1d7e:	80 91 74 20 	lds	r24, 0x2074	; 0x802074 <__iob+0x4>
    1d82:	90 91 75 20 	lds	r25, 0x2075	; 0x802075 <__iob+0x5>
    1d86:	89 2b       	or	r24, r25
    1d88:	21 f4       	brne	.+8      	; 0x1d92 <fdevopen+0x88>
    1d8a:	e0 93 74 20 	sts	0x2074, r30	; 0x802074 <__iob+0x4>
    1d8e:	f0 93 75 20 	sts	0x2075, r31	; 0x802075 <__iob+0x5>
    1d92:	cf 01       	movw	r24, r30
    1d94:	df 91       	pop	r29
    1d96:	cf 91       	pop	r28
    1d98:	1f 91       	pop	r17
    1d9a:	0f 91       	pop	r16
    1d9c:	08 95       	ret

00001d9e <printf>:
    1d9e:	cf 93       	push	r28
    1da0:	df 93       	push	r29
    1da2:	cd b7       	in	r28, 0x3d	; 61
    1da4:	de b7       	in	r29, 0x3e	; 62
    1da6:	ae 01       	movw	r20, r28
    1da8:	4a 5f       	subi	r20, 0xFA	; 250
    1daa:	5f 4f       	sbci	r21, 0xFF	; 255
    1dac:	fa 01       	movw	r30, r20
    1dae:	61 91       	ld	r22, Z+
    1db0:	71 91       	ld	r23, Z+
    1db2:	af 01       	movw	r20, r30
    1db4:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <__iob+0x2>
    1db8:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <__iob+0x3>
    1dbc:	03 d0       	rcall	.+6      	; 0x1dc4 <vfprintf>
    1dbe:	df 91       	pop	r29
    1dc0:	cf 91       	pop	r28
    1dc2:	08 95       	ret

00001dc4 <vfprintf>:
    1dc4:	2f 92       	push	r2
    1dc6:	3f 92       	push	r3
    1dc8:	4f 92       	push	r4
    1dca:	5f 92       	push	r5
    1dcc:	6f 92       	push	r6
    1dce:	7f 92       	push	r7
    1dd0:	8f 92       	push	r8
    1dd2:	9f 92       	push	r9
    1dd4:	af 92       	push	r10
    1dd6:	bf 92       	push	r11
    1dd8:	cf 92       	push	r12
    1dda:	df 92       	push	r13
    1ddc:	ef 92       	push	r14
    1dde:	ff 92       	push	r15
    1de0:	0f 93       	push	r16
    1de2:	1f 93       	push	r17
    1de4:	cf 93       	push	r28
    1de6:	df 93       	push	r29
    1de8:	cd b7       	in	r28, 0x3d	; 61
    1dea:	de b7       	in	r29, 0x3e	; 62
    1dec:	2b 97       	sbiw	r28, 0x0b	; 11
    1dee:	cd bf       	out	0x3d, r28	; 61
    1df0:	de bf       	out	0x3e, r29	; 62
    1df2:	6c 01       	movw	r12, r24
    1df4:	7b 01       	movw	r14, r22
    1df6:	8a 01       	movw	r16, r20
    1df8:	fc 01       	movw	r30, r24
    1dfa:	16 82       	std	Z+6, r1	; 0x06
    1dfc:	17 82       	std	Z+7, r1	; 0x07
    1dfe:	83 81       	ldd	r24, Z+3	; 0x03
    1e00:	81 ff       	sbrs	r24, 1
    1e02:	bf c1       	rjmp	.+894    	; 0x2182 <vfprintf+0x3be>
    1e04:	ce 01       	movw	r24, r28
    1e06:	01 96       	adiw	r24, 0x01	; 1
    1e08:	3c 01       	movw	r6, r24
    1e0a:	f6 01       	movw	r30, r12
    1e0c:	93 81       	ldd	r25, Z+3	; 0x03
    1e0e:	f7 01       	movw	r30, r14
    1e10:	93 fd       	sbrc	r25, 3
    1e12:	85 91       	lpm	r24, Z+
    1e14:	93 ff       	sbrs	r25, 3
    1e16:	81 91       	ld	r24, Z+
    1e18:	7f 01       	movw	r14, r30
    1e1a:	88 23       	and	r24, r24
    1e1c:	09 f4       	brne	.+2      	; 0x1e20 <vfprintf+0x5c>
    1e1e:	ad c1       	rjmp	.+858    	; 0x217a <vfprintf+0x3b6>
    1e20:	85 32       	cpi	r24, 0x25	; 37
    1e22:	39 f4       	brne	.+14     	; 0x1e32 <vfprintf+0x6e>
    1e24:	93 fd       	sbrc	r25, 3
    1e26:	85 91       	lpm	r24, Z+
    1e28:	93 ff       	sbrs	r25, 3
    1e2a:	81 91       	ld	r24, Z+
    1e2c:	7f 01       	movw	r14, r30
    1e2e:	85 32       	cpi	r24, 0x25	; 37
    1e30:	21 f4       	brne	.+8      	; 0x1e3a <vfprintf+0x76>
    1e32:	b6 01       	movw	r22, r12
    1e34:	90 e0       	ldi	r25, 0x00	; 0
    1e36:	15 d3       	rcall	.+1578   	; 0x2462 <fputc>
    1e38:	e8 cf       	rjmp	.-48     	; 0x1e0a <vfprintf+0x46>
    1e3a:	91 2c       	mov	r9, r1
    1e3c:	21 2c       	mov	r2, r1
    1e3e:	31 2c       	mov	r3, r1
    1e40:	ff e1       	ldi	r31, 0x1F	; 31
    1e42:	f3 15       	cp	r31, r3
    1e44:	d8 f0       	brcs	.+54     	; 0x1e7c <vfprintf+0xb8>
    1e46:	8b 32       	cpi	r24, 0x2B	; 43
    1e48:	79 f0       	breq	.+30     	; 0x1e68 <vfprintf+0xa4>
    1e4a:	38 f4       	brcc	.+14     	; 0x1e5a <vfprintf+0x96>
    1e4c:	80 32       	cpi	r24, 0x20	; 32
    1e4e:	79 f0       	breq	.+30     	; 0x1e6e <vfprintf+0xaa>
    1e50:	83 32       	cpi	r24, 0x23	; 35
    1e52:	a1 f4       	brne	.+40     	; 0x1e7c <vfprintf+0xb8>
    1e54:	23 2d       	mov	r18, r3
    1e56:	20 61       	ori	r18, 0x10	; 16
    1e58:	1d c0       	rjmp	.+58     	; 0x1e94 <vfprintf+0xd0>
    1e5a:	8d 32       	cpi	r24, 0x2D	; 45
    1e5c:	61 f0       	breq	.+24     	; 0x1e76 <vfprintf+0xb2>
    1e5e:	80 33       	cpi	r24, 0x30	; 48
    1e60:	69 f4       	brne	.+26     	; 0x1e7c <vfprintf+0xb8>
    1e62:	23 2d       	mov	r18, r3
    1e64:	21 60       	ori	r18, 0x01	; 1
    1e66:	16 c0       	rjmp	.+44     	; 0x1e94 <vfprintf+0xd0>
    1e68:	83 2d       	mov	r24, r3
    1e6a:	82 60       	ori	r24, 0x02	; 2
    1e6c:	38 2e       	mov	r3, r24
    1e6e:	e3 2d       	mov	r30, r3
    1e70:	e4 60       	ori	r30, 0x04	; 4
    1e72:	3e 2e       	mov	r3, r30
    1e74:	2a c0       	rjmp	.+84     	; 0x1eca <vfprintf+0x106>
    1e76:	f3 2d       	mov	r31, r3
    1e78:	f8 60       	ori	r31, 0x08	; 8
    1e7a:	1d c0       	rjmp	.+58     	; 0x1eb6 <vfprintf+0xf2>
    1e7c:	37 fc       	sbrc	r3, 7
    1e7e:	2d c0       	rjmp	.+90     	; 0x1eda <vfprintf+0x116>
    1e80:	20 ed       	ldi	r18, 0xD0	; 208
    1e82:	28 0f       	add	r18, r24
    1e84:	2a 30       	cpi	r18, 0x0A	; 10
    1e86:	40 f0       	brcs	.+16     	; 0x1e98 <vfprintf+0xd4>
    1e88:	8e 32       	cpi	r24, 0x2E	; 46
    1e8a:	b9 f4       	brne	.+46     	; 0x1eba <vfprintf+0xf6>
    1e8c:	36 fc       	sbrc	r3, 6
    1e8e:	75 c1       	rjmp	.+746    	; 0x217a <vfprintf+0x3b6>
    1e90:	23 2d       	mov	r18, r3
    1e92:	20 64       	ori	r18, 0x40	; 64
    1e94:	32 2e       	mov	r3, r18
    1e96:	19 c0       	rjmp	.+50     	; 0x1eca <vfprintf+0x106>
    1e98:	36 fe       	sbrs	r3, 6
    1e9a:	06 c0       	rjmp	.+12     	; 0x1ea8 <vfprintf+0xe4>
    1e9c:	8a e0       	ldi	r24, 0x0A	; 10
    1e9e:	98 9e       	mul	r9, r24
    1ea0:	20 0d       	add	r18, r0
    1ea2:	11 24       	eor	r1, r1
    1ea4:	92 2e       	mov	r9, r18
    1ea6:	11 c0       	rjmp	.+34     	; 0x1eca <vfprintf+0x106>
    1ea8:	ea e0       	ldi	r30, 0x0A	; 10
    1eaa:	2e 9e       	mul	r2, r30
    1eac:	20 0d       	add	r18, r0
    1eae:	11 24       	eor	r1, r1
    1eb0:	22 2e       	mov	r2, r18
    1eb2:	f3 2d       	mov	r31, r3
    1eb4:	f0 62       	ori	r31, 0x20	; 32
    1eb6:	3f 2e       	mov	r3, r31
    1eb8:	08 c0       	rjmp	.+16     	; 0x1eca <vfprintf+0x106>
    1eba:	8c 36       	cpi	r24, 0x6C	; 108
    1ebc:	21 f4       	brne	.+8      	; 0x1ec6 <vfprintf+0x102>
    1ebe:	83 2d       	mov	r24, r3
    1ec0:	80 68       	ori	r24, 0x80	; 128
    1ec2:	38 2e       	mov	r3, r24
    1ec4:	02 c0       	rjmp	.+4      	; 0x1eca <vfprintf+0x106>
    1ec6:	88 36       	cpi	r24, 0x68	; 104
    1ec8:	41 f4       	brne	.+16     	; 0x1eda <vfprintf+0x116>
    1eca:	f7 01       	movw	r30, r14
    1ecc:	93 fd       	sbrc	r25, 3
    1ece:	85 91       	lpm	r24, Z+
    1ed0:	93 ff       	sbrs	r25, 3
    1ed2:	81 91       	ld	r24, Z+
    1ed4:	7f 01       	movw	r14, r30
    1ed6:	81 11       	cpse	r24, r1
    1ed8:	b3 cf       	rjmp	.-154    	; 0x1e40 <vfprintf+0x7c>
    1eda:	98 2f       	mov	r25, r24
    1edc:	9f 7d       	andi	r25, 0xDF	; 223
    1ede:	95 54       	subi	r25, 0x45	; 69
    1ee0:	93 30       	cpi	r25, 0x03	; 3
    1ee2:	28 f4       	brcc	.+10     	; 0x1eee <vfprintf+0x12a>
    1ee4:	0c 5f       	subi	r16, 0xFC	; 252
    1ee6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee8:	9f e3       	ldi	r25, 0x3F	; 63
    1eea:	99 83       	std	Y+1, r25	; 0x01
    1eec:	0d c0       	rjmp	.+26     	; 0x1f08 <vfprintf+0x144>
    1eee:	83 36       	cpi	r24, 0x63	; 99
    1ef0:	31 f0       	breq	.+12     	; 0x1efe <vfprintf+0x13a>
    1ef2:	83 37       	cpi	r24, 0x73	; 115
    1ef4:	71 f0       	breq	.+28     	; 0x1f12 <vfprintf+0x14e>
    1ef6:	83 35       	cpi	r24, 0x53	; 83
    1ef8:	09 f0       	breq	.+2      	; 0x1efc <vfprintf+0x138>
    1efa:	55 c0       	rjmp	.+170    	; 0x1fa6 <vfprintf+0x1e2>
    1efc:	20 c0       	rjmp	.+64     	; 0x1f3e <vfprintf+0x17a>
    1efe:	f8 01       	movw	r30, r16
    1f00:	80 81       	ld	r24, Z
    1f02:	89 83       	std	Y+1, r24	; 0x01
    1f04:	0e 5f       	subi	r16, 0xFE	; 254
    1f06:	1f 4f       	sbci	r17, 0xFF	; 255
    1f08:	88 24       	eor	r8, r8
    1f0a:	83 94       	inc	r8
    1f0c:	91 2c       	mov	r9, r1
    1f0e:	53 01       	movw	r10, r6
    1f10:	12 c0       	rjmp	.+36     	; 0x1f36 <vfprintf+0x172>
    1f12:	28 01       	movw	r4, r16
    1f14:	f2 e0       	ldi	r31, 0x02	; 2
    1f16:	4f 0e       	add	r4, r31
    1f18:	51 1c       	adc	r5, r1
    1f1a:	f8 01       	movw	r30, r16
    1f1c:	a0 80       	ld	r10, Z
    1f1e:	b1 80       	ldd	r11, Z+1	; 0x01
    1f20:	36 fe       	sbrs	r3, 6
    1f22:	03 c0       	rjmp	.+6      	; 0x1f2a <vfprintf+0x166>
    1f24:	69 2d       	mov	r22, r9
    1f26:	70 e0       	ldi	r23, 0x00	; 0
    1f28:	02 c0       	rjmp	.+4      	; 0x1f2e <vfprintf+0x16a>
    1f2a:	6f ef       	ldi	r22, 0xFF	; 255
    1f2c:	7f ef       	ldi	r23, 0xFF	; 255
    1f2e:	c5 01       	movw	r24, r10
    1f30:	8d d2       	rcall	.+1306   	; 0x244c <strnlen>
    1f32:	4c 01       	movw	r8, r24
    1f34:	82 01       	movw	r16, r4
    1f36:	f3 2d       	mov	r31, r3
    1f38:	ff 77       	andi	r31, 0x7F	; 127
    1f3a:	3f 2e       	mov	r3, r31
    1f3c:	15 c0       	rjmp	.+42     	; 0x1f68 <vfprintf+0x1a4>
    1f3e:	28 01       	movw	r4, r16
    1f40:	22 e0       	ldi	r18, 0x02	; 2
    1f42:	42 0e       	add	r4, r18
    1f44:	51 1c       	adc	r5, r1
    1f46:	f8 01       	movw	r30, r16
    1f48:	a0 80       	ld	r10, Z
    1f4a:	b1 80       	ldd	r11, Z+1	; 0x01
    1f4c:	36 fe       	sbrs	r3, 6
    1f4e:	03 c0       	rjmp	.+6      	; 0x1f56 <vfprintf+0x192>
    1f50:	69 2d       	mov	r22, r9
    1f52:	70 e0       	ldi	r23, 0x00	; 0
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <vfprintf+0x196>
    1f56:	6f ef       	ldi	r22, 0xFF	; 255
    1f58:	7f ef       	ldi	r23, 0xFF	; 255
    1f5a:	c5 01       	movw	r24, r10
    1f5c:	65 d2       	rcall	.+1226   	; 0x2428 <strnlen_P>
    1f5e:	4c 01       	movw	r8, r24
    1f60:	f3 2d       	mov	r31, r3
    1f62:	f0 68       	ori	r31, 0x80	; 128
    1f64:	3f 2e       	mov	r3, r31
    1f66:	82 01       	movw	r16, r4
    1f68:	33 fc       	sbrc	r3, 3
    1f6a:	19 c0       	rjmp	.+50     	; 0x1f9e <vfprintf+0x1da>
    1f6c:	82 2d       	mov	r24, r2
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	88 16       	cp	r8, r24
    1f72:	99 06       	cpc	r9, r25
    1f74:	a0 f4       	brcc	.+40     	; 0x1f9e <vfprintf+0x1da>
    1f76:	b6 01       	movw	r22, r12
    1f78:	80 e2       	ldi	r24, 0x20	; 32
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	72 d2       	rcall	.+1252   	; 0x2462 <fputc>
    1f7e:	2a 94       	dec	r2
    1f80:	f5 cf       	rjmp	.-22     	; 0x1f6c <vfprintf+0x1a8>
    1f82:	f5 01       	movw	r30, r10
    1f84:	37 fc       	sbrc	r3, 7
    1f86:	85 91       	lpm	r24, Z+
    1f88:	37 fe       	sbrs	r3, 7
    1f8a:	81 91       	ld	r24, Z+
    1f8c:	5f 01       	movw	r10, r30
    1f8e:	b6 01       	movw	r22, r12
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	67 d2       	rcall	.+1230   	; 0x2462 <fputc>
    1f94:	21 10       	cpse	r2, r1
    1f96:	2a 94       	dec	r2
    1f98:	21 e0       	ldi	r18, 0x01	; 1
    1f9a:	82 1a       	sub	r8, r18
    1f9c:	91 08       	sbc	r9, r1
    1f9e:	81 14       	cp	r8, r1
    1fa0:	91 04       	cpc	r9, r1
    1fa2:	79 f7       	brne	.-34     	; 0x1f82 <vfprintf+0x1be>
    1fa4:	e1 c0       	rjmp	.+450    	; 0x2168 <vfprintf+0x3a4>
    1fa6:	84 36       	cpi	r24, 0x64	; 100
    1fa8:	11 f0       	breq	.+4      	; 0x1fae <vfprintf+0x1ea>
    1faa:	89 36       	cpi	r24, 0x69	; 105
    1fac:	39 f5       	brne	.+78     	; 0x1ffc <vfprintf+0x238>
    1fae:	f8 01       	movw	r30, r16
    1fb0:	37 fe       	sbrs	r3, 7
    1fb2:	07 c0       	rjmp	.+14     	; 0x1fc2 <vfprintf+0x1fe>
    1fb4:	60 81       	ld	r22, Z
    1fb6:	71 81       	ldd	r23, Z+1	; 0x01
    1fb8:	82 81       	ldd	r24, Z+2	; 0x02
    1fba:	93 81       	ldd	r25, Z+3	; 0x03
    1fbc:	0c 5f       	subi	r16, 0xFC	; 252
    1fbe:	1f 4f       	sbci	r17, 0xFF	; 255
    1fc0:	08 c0       	rjmp	.+16     	; 0x1fd2 <vfprintf+0x20e>
    1fc2:	60 81       	ld	r22, Z
    1fc4:	71 81       	ldd	r23, Z+1	; 0x01
    1fc6:	07 2e       	mov	r0, r23
    1fc8:	00 0c       	add	r0, r0
    1fca:	88 0b       	sbc	r24, r24
    1fcc:	99 0b       	sbc	r25, r25
    1fce:	0e 5f       	subi	r16, 0xFE	; 254
    1fd0:	1f 4f       	sbci	r17, 0xFF	; 255
    1fd2:	f3 2d       	mov	r31, r3
    1fd4:	ff 76       	andi	r31, 0x6F	; 111
    1fd6:	3f 2e       	mov	r3, r31
    1fd8:	97 ff       	sbrs	r25, 7
    1fda:	09 c0       	rjmp	.+18     	; 0x1fee <vfprintf+0x22a>
    1fdc:	90 95       	com	r25
    1fde:	80 95       	com	r24
    1fe0:	70 95       	com	r23
    1fe2:	61 95       	neg	r22
    1fe4:	7f 4f       	sbci	r23, 0xFF	; 255
    1fe6:	8f 4f       	sbci	r24, 0xFF	; 255
    1fe8:	9f 4f       	sbci	r25, 0xFF	; 255
    1fea:	f0 68       	ori	r31, 0x80	; 128
    1fec:	3f 2e       	mov	r3, r31
    1fee:	2a e0       	ldi	r18, 0x0A	; 10
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	a3 01       	movw	r20, r6
    1ff4:	72 d2       	rcall	.+1252   	; 0x24da <__ultoa_invert>
    1ff6:	88 2e       	mov	r8, r24
    1ff8:	86 18       	sub	r8, r6
    1ffa:	44 c0       	rjmp	.+136    	; 0x2084 <vfprintf+0x2c0>
    1ffc:	85 37       	cpi	r24, 0x75	; 117
    1ffe:	31 f4       	brne	.+12     	; 0x200c <vfprintf+0x248>
    2000:	23 2d       	mov	r18, r3
    2002:	2f 7e       	andi	r18, 0xEF	; 239
    2004:	b2 2e       	mov	r11, r18
    2006:	2a e0       	ldi	r18, 0x0A	; 10
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	25 c0       	rjmp	.+74     	; 0x2056 <vfprintf+0x292>
    200c:	93 2d       	mov	r25, r3
    200e:	99 7f       	andi	r25, 0xF9	; 249
    2010:	b9 2e       	mov	r11, r25
    2012:	8f 36       	cpi	r24, 0x6F	; 111
    2014:	c1 f0       	breq	.+48     	; 0x2046 <vfprintf+0x282>
    2016:	18 f4       	brcc	.+6      	; 0x201e <vfprintf+0x25a>
    2018:	88 35       	cpi	r24, 0x58	; 88
    201a:	79 f0       	breq	.+30     	; 0x203a <vfprintf+0x276>
    201c:	ae c0       	rjmp	.+348    	; 0x217a <vfprintf+0x3b6>
    201e:	80 37       	cpi	r24, 0x70	; 112
    2020:	19 f0       	breq	.+6      	; 0x2028 <vfprintf+0x264>
    2022:	88 37       	cpi	r24, 0x78	; 120
    2024:	21 f0       	breq	.+8      	; 0x202e <vfprintf+0x26a>
    2026:	a9 c0       	rjmp	.+338    	; 0x217a <vfprintf+0x3b6>
    2028:	e9 2f       	mov	r30, r25
    202a:	e0 61       	ori	r30, 0x10	; 16
    202c:	be 2e       	mov	r11, r30
    202e:	b4 fe       	sbrs	r11, 4
    2030:	0d c0       	rjmp	.+26     	; 0x204c <vfprintf+0x288>
    2032:	fb 2d       	mov	r31, r11
    2034:	f4 60       	ori	r31, 0x04	; 4
    2036:	bf 2e       	mov	r11, r31
    2038:	09 c0       	rjmp	.+18     	; 0x204c <vfprintf+0x288>
    203a:	34 fe       	sbrs	r3, 4
    203c:	0a c0       	rjmp	.+20     	; 0x2052 <vfprintf+0x28e>
    203e:	29 2f       	mov	r18, r25
    2040:	26 60       	ori	r18, 0x06	; 6
    2042:	b2 2e       	mov	r11, r18
    2044:	06 c0       	rjmp	.+12     	; 0x2052 <vfprintf+0x28e>
    2046:	28 e0       	ldi	r18, 0x08	; 8
    2048:	30 e0       	ldi	r19, 0x00	; 0
    204a:	05 c0       	rjmp	.+10     	; 0x2056 <vfprintf+0x292>
    204c:	20 e1       	ldi	r18, 0x10	; 16
    204e:	30 e0       	ldi	r19, 0x00	; 0
    2050:	02 c0       	rjmp	.+4      	; 0x2056 <vfprintf+0x292>
    2052:	20 e1       	ldi	r18, 0x10	; 16
    2054:	32 e0       	ldi	r19, 0x02	; 2
    2056:	f8 01       	movw	r30, r16
    2058:	b7 fe       	sbrs	r11, 7
    205a:	07 c0       	rjmp	.+14     	; 0x206a <vfprintf+0x2a6>
    205c:	60 81       	ld	r22, Z
    205e:	71 81       	ldd	r23, Z+1	; 0x01
    2060:	82 81       	ldd	r24, Z+2	; 0x02
    2062:	93 81       	ldd	r25, Z+3	; 0x03
    2064:	0c 5f       	subi	r16, 0xFC	; 252
    2066:	1f 4f       	sbci	r17, 0xFF	; 255
    2068:	06 c0       	rjmp	.+12     	; 0x2076 <vfprintf+0x2b2>
    206a:	60 81       	ld	r22, Z
    206c:	71 81       	ldd	r23, Z+1	; 0x01
    206e:	80 e0       	ldi	r24, 0x00	; 0
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	0e 5f       	subi	r16, 0xFE	; 254
    2074:	1f 4f       	sbci	r17, 0xFF	; 255
    2076:	a3 01       	movw	r20, r6
    2078:	30 d2       	rcall	.+1120   	; 0x24da <__ultoa_invert>
    207a:	88 2e       	mov	r8, r24
    207c:	86 18       	sub	r8, r6
    207e:	fb 2d       	mov	r31, r11
    2080:	ff 77       	andi	r31, 0x7F	; 127
    2082:	3f 2e       	mov	r3, r31
    2084:	36 fe       	sbrs	r3, 6
    2086:	0d c0       	rjmp	.+26     	; 0x20a2 <vfprintf+0x2de>
    2088:	23 2d       	mov	r18, r3
    208a:	2e 7f       	andi	r18, 0xFE	; 254
    208c:	a2 2e       	mov	r10, r18
    208e:	89 14       	cp	r8, r9
    2090:	58 f4       	brcc	.+22     	; 0x20a8 <vfprintf+0x2e4>
    2092:	34 fe       	sbrs	r3, 4
    2094:	0b c0       	rjmp	.+22     	; 0x20ac <vfprintf+0x2e8>
    2096:	32 fc       	sbrc	r3, 2
    2098:	09 c0       	rjmp	.+18     	; 0x20ac <vfprintf+0x2e8>
    209a:	83 2d       	mov	r24, r3
    209c:	8e 7e       	andi	r24, 0xEE	; 238
    209e:	a8 2e       	mov	r10, r24
    20a0:	05 c0       	rjmp	.+10     	; 0x20ac <vfprintf+0x2e8>
    20a2:	b8 2c       	mov	r11, r8
    20a4:	a3 2c       	mov	r10, r3
    20a6:	03 c0       	rjmp	.+6      	; 0x20ae <vfprintf+0x2ea>
    20a8:	b8 2c       	mov	r11, r8
    20aa:	01 c0       	rjmp	.+2      	; 0x20ae <vfprintf+0x2ea>
    20ac:	b9 2c       	mov	r11, r9
    20ae:	a4 fe       	sbrs	r10, 4
    20b0:	0f c0       	rjmp	.+30     	; 0x20d0 <vfprintf+0x30c>
    20b2:	fe 01       	movw	r30, r28
    20b4:	e8 0d       	add	r30, r8
    20b6:	f1 1d       	adc	r31, r1
    20b8:	80 81       	ld	r24, Z
    20ba:	80 33       	cpi	r24, 0x30	; 48
    20bc:	21 f4       	brne	.+8      	; 0x20c6 <vfprintf+0x302>
    20be:	9a 2d       	mov	r25, r10
    20c0:	99 7e       	andi	r25, 0xE9	; 233
    20c2:	a9 2e       	mov	r10, r25
    20c4:	09 c0       	rjmp	.+18     	; 0x20d8 <vfprintf+0x314>
    20c6:	a2 fe       	sbrs	r10, 2
    20c8:	06 c0       	rjmp	.+12     	; 0x20d6 <vfprintf+0x312>
    20ca:	b3 94       	inc	r11
    20cc:	b3 94       	inc	r11
    20ce:	04 c0       	rjmp	.+8      	; 0x20d8 <vfprintf+0x314>
    20d0:	8a 2d       	mov	r24, r10
    20d2:	86 78       	andi	r24, 0x86	; 134
    20d4:	09 f0       	breq	.+2      	; 0x20d8 <vfprintf+0x314>
    20d6:	b3 94       	inc	r11
    20d8:	a3 fc       	sbrc	r10, 3
    20da:	10 c0       	rjmp	.+32     	; 0x20fc <vfprintf+0x338>
    20dc:	a0 fe       	sbrs	r10, 0
    20de:	06 c0       	rjmp	.+12     	; 0x20ec <vfprintf+0x328>
    20e0:	b2 14       	cp	r11, r2
    20e2:	80 f4       	brcc	.+32     	; 0x2104 <vfprintf+0x340>
    20e4:	28 0c       	add	r2, r8
    20e6:	92 2c       	mov	r9, r2
    20e8:	9b 18       	sub	r9, r11
    20ea:	0d c0       	rjmp	.+26     	; 0x2106 <vfprintf+0x342>
    20ec:	b2 14       	cp	r11, r2
    20ee:	58 f4       	brcc	.+22     	; 0x2106 <vfprintf+0x342>
    20f0:	b6 01       	movw	r22, r12
    20f2:	80 e2       	ldi	r24, 0x20	; 32
    20f4:	90 e0       	ldi	r25, 0x00	; 0
    20f6:	b5 d1       	rcall	.+874    	; 0x2462 <fputc>
    20f8:	b3 94       	inc	r11
    20fa:	f8 cf       	rjmp	.-16     	; 0x20ec <vfprintf+0x328>
    20fc:	b2 14       	cp	r11, r2
    20fe:	18 f4       	brcc	.+6      	; 0x2106 <vfprintf+0x342>
    2100:	2b 18       	sub	r2, r11
    2102:	02 c0       	rjmp	.+4      	; 0x2108 <vfprintf+0x344>
    2104:	98 2c       	mov	r9, r8
    2106:	21 2c       	mov	r2, r1
    2108:	a4 fe       	sbrs	r10, 4
    210a:	0f c0       	rjmp	.+30     	; 0x212a <vfprintf+0x366>
    210c:	b6 01       	movw	r22, r12
    210e:	80 e3       	ldi	r24, 0x30	; 48
    2110:	90 e0       	ldi	r25, 0x00	; 0
    2112:	a7 d1       	rcall	.+846    	; 0x2462 <fputc>
    2114:	a2 fe       	sbrs	r10, 2
    2116:	16 c0       	rjmp	.+44     	; 0x2144 <vfprintf+0x380>
    2118:	a1 fc       	sbrc	r10, 1
    211a:	03 c0       	rjmp	.+6      	; 0x2122 <vfprintf+0x35e>
    211c:	88 e7       	ldi	r24, 0x78	; 120
    211e:	90 e0       	ldi	r25, 0x00	; 0
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <vfprintf+0x362>
    2122:	88 e5       	ldi	r24, 0x58	; 88
    2124:	90 e0       	ldi	r25, 0x00	; 0
    2126:	b6 01       	movw	r22, r12
    2128:	0c c0       	rjmp	.+24     	; 0x2142 <vfprintf+0x37e>
    212a:	8a 2d       	mov	r24, r10
    212c:	86 78       	andi	r24, 0x86	; 134
    212e:	51 f0       	breq	.+20     	; 0x2144 <vfprintf+0x380>
    2130:	a1 fe       	sbrs	r10, 1
    2132:	02 c0       	rjmp	.+4      	; 0x2138 <vfprintf+0x374>
    2134:	8b e2       	ldi	r24, 0x2B	; 43
    2136:	01 c0       	rjmp	.+2      	; 0x213a <vfprintf+0x376>
    2138:	80 e2       	ldi	r24, 0x20	; 32
    213a:	a7 fc       	sbrc	r10, 7
    213c:	8d e2       	ldi	r24, 0x2D	; 45
    213e:	b6 01       	movw	r22, r12
    2140:	90 e0       	ldi	r25, 0x00	; 0
    2142:	8f d1       	rcall	.+798    	; 0x2462 <fputc>
    2144:	89 14       	cp	r8, r9
    2146:	30 f4       	brcc	.+12     	; 0x2154 <vfprintf+0x390>
    2148:	b6 01       	movw	r22, r12
    214a:	80 e3       	ldi	r24, 0x30	; 48
    214c:	90 e0       	ldi	r25, 0x00	; 0
    214e:	89 d1       	rcall	.+786    	; 0x2462 <fputc>
    2150:	9a 94       	dec	r9
    2152:	f8 cf       	rjmp	.-16     	; 0x2144 <vfprintf+0x380>
    2154:	8a 94       	dec	r8
    2156:	f3 01       	movw	r30, r6
    2158:	e8 0d       	add	r30, r8
    215a:	f1 1d       	adc	r31, r1
    215c:	80 81       	ld	r24, Z
    215e:	b6 01       	movw	r22, r12
    2160:	90 e0       	ldi	r25, 0x00	; 0
    2162:	7f d1       	rcall	.+766    	; 0x2462 <fputc>
    2164:	81 10       	cpse	r8, r1
    2166:	f6 cf       	rjmp	.-20     	; 0x2154 <vfprintf+0x390>
    2168:	22 20       	and	r2, r2
    216a:	09 f4       	brne	.+2      	; 0x216e <vfprintf+0x3aa>
    216c:	4e ce       	rjmp	.-868    	; 0x1e0a <vfprintf+0x46>
    216e:	b6 01       	movw	r22, r12
    2170:	80 e2       	ldi	r24, 0x20	; 32
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	76 d1       	rcall	.+748    	; 0x2462 <fputc>
    2176:	2a 94       	dec	r2
    2178:	f7 cf       	rjmp	.-18     	; 0x2168 <vfprintf+0x3a4>
    217a:	f6 01       	movw	r30, r12
    217c:	86 81       	ldd	r24, Z+6	; 0x06
    217e:	97 81       	ldd	r25, Z+7	; 0x07
    2180:	02 c0       	rjmp	.+4      	; 0x2186 <vfprintf+0x3c2>
    2182:	8f ef       	ldi	r24, 0xFF	; 255
    2184:	9f ef       	ldi	r25, 0xFF	; 255
    2186:	2b 96       	adiw	r28, 0x0b	; 11
    2188:	cd bf       	out	0x3d, r28	; 61
    218a:	de bf       	out	0x3e, r29	; 62
    218c:	df 91       	pop	r29
    218e:	cf 91       	pop	r28
    2190:	1f 91       	pop	r17
    2192:	0f 91       	pop	r16
    2194:	ff 90       	pop	r15
    2196:	ef 90       	pop	r14
    2198:	df 90       	pop	r13
    219a:	cf 90       	pop	r12
    219c:	bf 90       	pop	r11
    219e:	af 90       	pop	r10
    21a0:	9f 90       	pop	r9
    21a2:	8f 90       	pop	r8
    21a4:	7f 90       	pop	r7
    21a6:	6f 90       	pop	r6
    21a8:	5f 90       	pop	r5
    21aa:	4f 90       	pop	r4
    21ac:	3f 90       	pop	r3
    21ae:	2f 90       	pop	r2
    21b0:	08 95       	ret

000021b2 <calloc>:
    21b2:	0f 93       	push	r16
    21b4:	1f 93       	push	r17
    21b6:	cf 93       	push	r28
    21b8:	df 93       	push	r29
    21ba:	86 9f       	mul	r24, r22
    21bc:	80 01       	movw	r16, r0
    21be:	87 9f       	mul	r24, r23
    21c0:	10 0d       	add	r17, r0
    21c2:	96 9f       	mul	r25, r22
    21c4:	10 0d       	add	r17, r0
    21c6:	11 24       	eor	r1, r1
    21c8:	c8 01       	movw	r24, r16
    21ca:	0d d0       	rcall	.+26     	; 0x21e6 <malloc>
    21cc:	ec 01       	movw	r28, r24
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	21 f0       	breq	.+8      	; 0x21da <calloc+0x28>
    21d2:	a8 01       	movw	r20, r16
    21d4:	60 e0       	ldi	r22, 0x00	; 0
    21d6:	70 e0       	ldi	r23, 0x00	; 0
    21d8:	32 d1       	rcall	.+612    	; 0x243e <memset>
    21da:	ce 01       	movw	r24, r28
    21dc:	df 91       	pop	r29
    21de:	cf 91       	pop	r28
    21e0:	1f 91       	pop	r17
    21e2:	0f 91       	pop	r16
    21e4:	08 95       	ret

000021e6 <malloc>:
    21e6:	0f 93       	push	r16
    21e8:	1f 93       	push	r17
    21ea:	cf 93       	push	r28
    21ec:	df 93       	push	r29
    21ee:	82 30       	cpi	r24, 0x02	; 2
    21f0:	91 05       	cpc	r25, r1
    21f2:	10 f4       	brcc	.+4      	; 0x21f8 <malloc+0x12>
    21f4:	82 e0       	ldi	r24, 0x02	; 2
    21f6:	90 e0       	ldi	r25, 0x00	; 0
    21f8:	e0 91 78 20 	lds	r30, 0x2078	; 0x802078 <__flp>
    21fc:	f0 91 79 20 	lds	r31, 0x2079	; 0x802079 <__flp+0x1>
    2200:	20 e0       	ldi	r18, 0x00	; 0
    2202:	30 e0       	ldi	r19, 0x00	; 0
    2204:	a0 e0       	ldi	r26, 0x00	; 0
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	30 97       	sbiw	r30, 0x00	; 0
    220a:	19 f1       	breq	.+70     	; 0x2252 <malloc+0x6c>
    220c:	40 81       	ld	r20, Z
    220e:	51 81       	ldd	r21, Z+1	; 0x01
    2210:	02 81       	ldd	r16, Z+2	; 0x02
    2212:	13 81       	ldd	r17, Z+3	; 0x03
    2214:	48 17       	cp	r20, r24
    2216:	59 07       	cpc	r21, r25
    2218:	c8 f0       	brcs	.+50     	; 0x224c <malloc+0x66>
    221a:	84 17       	cp	r24, r20
    221c:	95 07       	cpc	r25, r21
    221e:	69 f4       	brne	.+26     	; 0x223a <malloc+0x54>
    2220:	10 97       	sbiw	r26, 0x00	; 0
    2222:	31 f0       	breq	.+12     	; 0x2230 <malloc+0x4a>
    2224:	12 96       	adiw	r26, 0x02	; 2
    2226:	0c 93       	st	X, r16
    2228:	12 97       	sbiw	r26, 0x02	; 2
    222a:	13 96       	adiw	r26, 0x03	; 3
    222c:	1c 93       	st	X, r17
    222e:	27 c0       	rjmp	.+78     	; 0x227e <malloc+0x98>
    2230:	00 93 78 20 	sts	0x2078, r16	; 0x802078 <__flp>
    2234:	10 93 79 20 	sts	0x2079, r17	; 0x802079 <__flp+0x1>
    2238:	22 c0       	rjmp	.+68     	; 0x227e <malloc+0x98>
    223a:	21 15       	cp	r18, r1
    223c:	31 05       	cpc	r19, r1
    223e:	19 f0       	breq	.+6      	; 0x2246 <malloc+0x60>
    2240:	42 17       	cp	r20, r18
    2242:	53 07       	cpc	r21, r19
    2244:	18 f4       	brcc	.+6      	; 0x224c <malloc+0x66>
    2246:	9a 01       	movw	r18, r20
    2248:	bd 01       	movw	r22, r26
    224a:	ef 01       	movw	r28, r30
    224c:	df 01       	movw	r26, r30
    224e:	f8 01       	movw	r30, r16
    2250:	db cf       	rjmp	.-74     	; 0x2208 <malloc+0x22>
    2252:	21 15       	cp	r18, r1
    2254:	31 05       	cpc	r19, r1
    2256:	f9 f0       	breq	.+62     	; 0x2296 <malloc+0xb0>
    2258:	28 1b       	sub	r18, r24
    225a:	39 0b       	sbc	r19, r25
    225c:	24 30       	cpi	r18, 0x04	; 4
    225e:	31 05       	cpc	r19, r1
    2260:	80 f4       	brcc	.+32     	; 0x2282 <malloc+0x9c>
    2262:	8a 81       	ldd	r24, Y+2	; 0x02
    2264:	9b 81       	ldd	r25, Y+3	; 0x03
    2266:	61 15       	cp	r22, r1
    2268:	71 05       	cpc	r23, r1
    226a:	21 f0       	breq	.+8      	; 0x2274 <malloc+0x8e>
    226c:	fb 01       	movw	r30, r22
    226e:	82 83       	std	Z+2, r24	; 0x02
    2270:	93 83       	std	Z+3, r25	; 0x03
    2272:	04 c0       	rjmp	.+8      	; 0x227c <malloc+0x96>
    2274:	80 93 78 20 	sts	0x2078, r24	; 0x802078 <__flp>
    2278:	90 93 79 20 	sts	0x2079, r25	; 0x802079 <__flp+0x1>
    227c:	fe 01       	movw	r30, r28
    227e:	32 96       	adiw	r30, 0x02	; 2
    2280:	44 c0       	rjmp	.+136    	; 0x230a <malloc+0x124>
    2282:	fe 01       	movw	r30, r28
    2284:	e2 0f       	add	r30, r18
    2286:	f3 1f       	adc	r31, r19
    2288:	81 93       	st	Z+, r24
    228a:	91 93       	st	Z+, r25
    228c:	22 50       	subi	r18, 0x02	; 2
    228e:	31 09       	sbc	r19, r1
    2290:	28 83       	st	Y, r18
    2292:	39 83       	std	Y+1, r19	; 0x01
    2294:	3a c0       	rjmp	.+116    	; 0x230a <malloc+0x124>
    2296:	20 91 76 20 	lds	r18, 0x2076	; 0x802076 <__brkval>
    229a:	30 91 77 20 	lds	r19, 0x2077	; 0x802077 <__brkval+0x1>
    229e:	23 2b       	or	r18, r19
    22a0:	41 f4       	brne	.+16     	; 0x22b2 <malloc+0xcc>
    22a2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    22a6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    22aa:	20 93 76 20 	sts	0x2076, r18	; 0x802076 <__brkval>
    22ae:	30 93 77 20 	sts	0x2077, r19	; 0x802077 <__brkval+0x1>
    22b2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    22b6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    22ba:	21 15       	cp	r18, r1
    22bc:	31 05       	cpc	r19, r1
    22be:	41 f4       	brne	.+16     	; 0x22d0 <malloc+0xea>
    22c0:	2d b7       	in	r18, 0x3d	; 61
    22c2:	3e b7       	in	r19, 0x3e	; 62
    22c4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    22c8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    22cc:	24 1b       	sub	r18, r20
    22ce:	35 0b       	sbc	r19, r21
    22d0:	e0 91 76 20 	lds	r30, 0x2076	; 0x802076 <__brkval>
    22d4:	f0 91 77 20 	lds	r31, 0x2077	; 0x802077 <__brkval+0x1>
    22d8:	e2 17       	cp	r30, r18
    22da:	f3 07       	cpc	r31, r19
    22dc:	a0 f4       	brcc	.+40     	; 0x2306 <malloc+0x120>
    22de:	2e 1b       	sub	r18, r30
    22e0:	3f 0b       	sbc	r19, r31
    22e2:	28 17       	cp	r18, r24
    22e4:	39 07       	cpc	r19, r25
    22e6:	78 f0       	brcs	.+30     	; 0x2306 <malloc+0x120>
    22e8:	ac 01       	movw	r20, r24
    22ea:	4e 5f       	subi	r20, 0xFE	; 254
    22ec:	5f 4f       	sbci	r21, 0xFF	; 255
    22ee:	24 17       	cp	r18, r20
    22f0:	35 07       	cpc	r19, r21
    22f2:	48 f0       	brcs	.+18     	; 0x2306 <malloc+0x120>
    22f4:	4e 0f       	add	r20, r30
    22f6:	5f 1f       	adc	r21, r31
    22f8:	40 93 76 20 	sts	0x2076, r20	; 0x802076 <__brkval>
    22fc:	50 93 77 20 	sts	0x2077, r21	; 0x802077 <__brkval+0x1>
    2300:	81 93       	st	Z+, r24
    2302:	91 93       	st	Z+, r25
    2304:	02 c0       	rjmp	.+4      	; 0x230a <malloc+0x124>
    2306:	e0 e0       	ldi	r30, 0x00	; 0
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	cf 01       	movw	r24, r30
    230c:	df 91       	pop	r29
    230e:	cf 91       	pop	r28
    2310:	1f 91       	pop	r17
    2312:	0f 91       	pop	r16
    2314:	08 95       	ret

00002316 <free>:
    2316:	cf 93       	push	r28
    2318:	df 93       	push	r29
    231a:	00 97       	sbiw	r24, 0x00	; 0
    231c:	09 f4       	brne	.+2      	; 0x2320 <free+0xa>
    231e:	81 c0       	rjmp	.+258    	; 0x2422 <free+0x10c>
    2320:	fc 01       	movw	r30, r24
    2322:	32 97       	sbiw	r30, 0x02	; 2
    2324:	12 82       	std	Z+2, r1	; 0x02
    2326:	13 82       	std	Z+3, r1	; 0x03
    2328:	a0 91 78 20 	lds	r26, 0x2078	; 0x802078 <__flp>
    232c:	b0 91 79 20 	lds	r27, 0x2079	; 0x802079 <__flp+0x1>
    2330:	10 97       	sbiw	r26, 0x00	; 0
    2332:	81 f4       	brne	.+32     	; 0x2354 <free+0x3e>
    2334:	20 81       	ld	r18, Z
    2336:	31 81       	ldd	r19, Z+1	; 0x01
    2338:	82 0f       	add	r24, r18
    233a:	93 1f       	adc	r25, r19
    233c:	20 91 76 20 	lds	r18, 0x2076	; 0x802076 <__brkval>
    2340:	30 91 77 20 	lds	r19, 0x2077	; 0x802077 <__brkval+0x1>
    2344:	28 17       	cp	r18, r24
    2346:	39 07       	cpc	r19, r25
    2348:	51 f5       	brne	.+84     	; 0x239e <free+0x88>
    234a:	e0 93 76 20 	sts	0x2076, r30	; 0x802076 <__brkval>
    234e:	f0 93 77 20 	sts	0x2077, r31	; 0x802077 <__brkval+0x1>
    2352:	67 c0       	rjmp	.+206    	; 0x2422 <free+0x10c>
    2354:	ed 01       	movw	r28, r26
    2356:	20 e0       	ldi	r18, 0x00	; 0
    2358:	30 e0       	ldi	r19, 0x00	; 0
    235a:	ce 17       	cp	r28, r30
    235c:	df 07       	cpc	r29, r31
    235e:	40 f4       	brcc	.+16     	; 0x2370 <free+0x5a>
    2360:	4a 81       	ldd	r20, Y+2	; 0x02
    2362:	5b 81       	ldd	r21, Y+3	; 0x03
    2364:	9e 01       	movw	r18, r28
    2366:	41 15       	cp	r20, r1
    2368:	51 05       	cpc	r21, r1
    236a:	f1 f0       	breq	.+60     	; 0x23a8 <free+0x92>
    236c:	ea 01       	movw	r28, r20
    236e:	f5 cf       	rjmp	.-22     	; 0x235a <free+0x44>
    2370:	c2 83       	std	Z+2, r28	; 0x02
    2372:	d3 83       	std	Z+3, r29	; 0x03
    2374:	40 81       	ld	r20, Z
    2376:	51 81       	ldd	r21, Z+1	; 0x01
    2378:	84 0f       	add	r24, r20
    237a:	95 1f       	adc	r25, r21
    237c:	c8 17       	cp	r28, r24
    237e:	d9 07       	cpc	r29, r25
    2380:	59 f4       	brne	.+22     	; 0x2398 <free+0x82>
    2382:	88 81       	ld	r24, Y
    2384:	99 81       	ldd	r25, Y+1	; 0x01
    2386:	84 0f       	add	r24, r20
    2388:	95 1f       	adc	r25, r21
    238a:	02 96       	adiw	r24, 0x02	; 2
    238c:	80 83       	st	Z, r24
    238e:	91 83       	std	Z+1, r25	; 0x01
    2390:	8a 81       	ldd	r24, Y+2	; 0x02
    2392:	9b 81       	ldd	r25, Y+3	; 0x03
    2394:	82 83       	std	Z+2, r24	; 0x02
    2396:	93 83       	std	Z+3, r25	; 0x03
    2398:	21 15       	cp	r18, r1
    239a:	31 05       	cpc	r19, r1
    239c:	29 f4       	brne	.+10     	; 0x23a8 <free+0x92>
    239e:	e0 93 78 20 	sts	0x2078, r30	; 0x802078 <__flp>
    23a2:	f0 93 79 20 	sts	0x2079, r31	; 0x802079 <__flp+0x1>
    23a6:	3d c0       	rjmp	.+122    	; 0x2422 <free+0x10c>
    23a8:	e9 01       	movw	r28, r18
    23aa:	ea 83       	std	Y+2, r30	; 0x02
    23ac:	fb 83       	std	Y+3, r31	; 0x03
    23ae:	49 91       	ld	r20, Y+
    23b0:	59 91       	ld	r21, Y+
    23b2:	c4 0f       	add	r28, r20
    23b4:	d5 1f       	adc	r29, r21
    23b6:	ec 17       	cp	r30, r28
    23b8:	fd 07       	cpc	r31, r29
    23ba:	61 f4       	brne	.+24     	; 0x23d4 <free+0xbe>
    23bc:	80 81       	ld	r24, Z
    23be:	91 81       	ldd	r25, Z+1	; 0x01
    23c0:	84 0f       	add	r24, r20
    23c2:	95 1f       	adc	r25, r21
    23c4:	02 96       	adiw	r24, 0x02	; 2
    23c6:	e9 01       	movw	r28, r18
    23c8:	88 83       	st	Y, r24
    23ca:	99 83       	std	Y+1, r25	; 0x01
    23cc:	82 81       	ldd	r24, Z+2	; 0x02
    23ce:	93 81       	ldd	r25, Z+3	; 0x03
    23d0:	8a 83       	std	Y+2, r24	; 0x02
    23d2:	9b 83       	std	Y+3, r25	; 0x03
    23d4:	e0 e0       	ldi	r30, 0x00	; 0
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	12 96       	adiw	r26, 0x02	; 2
    23da:	8d 91       	ld	r24, X+
    23dc:	9c 91       	ld	r25, X
    23de:	13 97       	sbiw	r26, 0x03	; 3
    23e0:	00 97       	sbiw	r24, 0x00	; 0
    23e2:	19 f0       	breq	.+6      	; 0x23ea <free+0xd4>
    23e4:	fd 01       	movw	r30, r26
    23e6:	dc 01       	movw	r26, r24
    23e8:	f7 cf       	rjmp	.-18     	; 0x23d8 <free+0xc2>
    23ea:	8d 91       	ld	r24, X+
    23ec:	9c 91       	ld	r25, X
    23ee:	11 97       	sbiw	r26, 0x01	; 1
    23f0:	9d 01       	movw	r18, r26
    23f2:	2e 5f       	subi	r18, 0xFE	; 254
    23f4:	3f 4f       	sbci	r19, 0xFF	; 255
    23f6:	82 0f       	add	r24, r18
    23f8:	93 1f       	adc	r25, r19
    23fa:	20 91 76 20 	lds	r18, 0x2076	; 0x802076 <__brkval>
    23fe:	30 91 77 20 	lds	r19, 0x2077	; 0x802077 <__brkval+0x1>
    2402:	28 17       	cp	r18, r24
    2404:	39 07       	cpc	r19, r25
    2406:	69 f4       	brne	.+26     	; 0x2422 <free+0x10c>
    2408:	30 97       	sbiw	r30, 0x00	; 0
    240a:	29 f4       	brne	.+10     	; 0x2416 <free+0x100>
    240c:	10 92 78 20 	sts	0x2078, r1	; 0x802078 <__flp>
    2410:	10 92 79 20 	sts	0x2079, r1	; 0x802079 <__flp+0x1>
    2414:	02 c0       	rjmp	.+4      	; 0x241a <free+0x104>
    2416:	12 82       	std	Z+2, r1	; 0x02
    2418:	13 82       	std	Z+3, r1	; 0x03
    241a:	a0 93 76 20 	sts	0x2076, r26	; 0x802076 <__brkval>
    241e:	b0 93 77 20 	sts	0x2077, r27	; 0x802077 <__brkval+0x1>
    2422:	df 91       	pop	r29
    2424:	cf 91       	pop	r28
    2426:	08 95       	ret

00002428 <strnlen_P>:
    2428:	fc 01       	movw	r30, r24
    242a:	05 90       	lpm	r0, Z+
    242c:	61 50       	subi	r22, 0x01	; 1
    242e:	70 40       	sbci	r23, 0x00	; 0
    2430:	01 10       	cpse	r0, r1
    2432:	d8 f7       	brcc	.-10     	; 0x242a <strnlen_P+0x2>
    2434:	80 95       	com	r24
    2436:	90 95       	com	r25
    2438:	8e 0f       	add	r24, r30
    243a:	9f 1f       	adc	r25, r31
    243c:	08 95       	ret

0000243e <memset>:
    243e:	dc 01       	movw	r26, r24
    2440:	01 c0       	rjmp	.+2      	; 0x2444 <memset+0x6>
    2442:	6d 93       	st	X+, r22
    2444:	41 50       	subi	r20, 0x01	; 1
    2446:	50 40       	sbci	r21, 0x00	; 0
    2448:	e0 f7       	brcc	.-8      	; 0x2442 <memset+0x4>
    244a:	08 95       	ret

0000244c <strnlen>:
    244c:	fc 01       	movw	r30, r24
    244e:	61 50       	subi	r22, 0x01	; 1
    2450:	70 40       	sbci	r23, 0x00	; 0
    2452:	01 90       	ld	r0, Z+
    2454:	01 10       	cpse	r0, r1
    2456:	d8 f7       	brcc	.-10     	; 0x244e <strnlen+0x2>
    2458:	80 95       	com	r24
    245a:	90 95       	com	r25
    245c:	8e 0f       	add	r24, r30
    245e:	9f 1f       	adc	r25, r31
    2460:	08 95       	ret

00002462 <fputc>:
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	cf 93       	push	r28
    2468:	df 93       	push	r29
    246a:	fb 01       	movw	r30, r22
    246c:	23 81       	ldd	r18, Z+3	; 0x03
    246e:	21 fd       	sbrc	r18, 1
    2470:	03 c0       	rjmp	.+6      	; 0x2478 <fputc+0x16>
    2472:	8f ef       	ldi	r24, 0xFF	; 255
    2474:	9f ef       	ldi	r25, 0xFF	; 255
    2476:	2c c0       	rjmp	.+88     	; 0x24d0 <fputc+0x6e>
    2478:	22 ff       	sbrs	r18, 2
    247a:	16 c0       	rjmp	.+44     	; 0x24a8 <fputc+0x46>
    247c:	46 81       	ldd	r20, Z+6	; 0x06
    247e:	57 81       	ldd	r21, Z+7	; 0x07
    2480:	24 81       	ldd	r18, Z+4	; 0x04
    2482:	35 81       	ldd	r19, Z+5	; 0x05
    2484:	42 17       	cp	r20, r18
    2486:	53 07       	cpc	r21, r19
    2488:	44 f4       	brge	.+16     	; 0x249a <fputc+0x38>
    248a:	a0 81       	ld	r26, Z
    248c:	b1 81       	ldd	r27, Z+1	; 0x01
    248e:	9d 01       	movw	r18, r26
    2490:	2f 5f       	subi	r18, 0xFF	; 255
    2492:	3f 4f       	sbci	r19, 0xFF	; 255
    2494:	20 83       	st	Z, r18
    2496:	31 83       	std	Z+1, r19	; 0x01
    2498:	8c 93       	st	X, r24
    249a:	26 81       	ldd	r18, Z+6	; 0x06
    249c:	37 81       	ldd	r19, Z+7	; 0x07
    249e:	2f 5f       	subi	r18, 0xFF	; 255
    24a0:	3f 4f       	sbci	r19, 0xFF	; 255
    24a2:	26 83       	std	Z+6, r18	; 0x06
    24a4:	37 83       	std	Z+7, r19	; 0x07
    24a6:	14 c0       	rjmp	.+40     	; 0x24d0 <fputc+0x6e>
    24a8:	8b 01       	movw	r16, r22
    24aa:	ec 01       	movw	r28, r24
    24ac:	fb 01       	movw	r30, r22
    24ae:	00 84       	ldd	r0, Z+8	; 0x08
    24b0:	f1 85       	ldd	r31, Z+9	; 0x09
    24b2:	e0 2d       	mov	r30, r0
    24b4:	19 95       	eicall
    24b6:	89 2b       	or	r24, r25
    24b8:	e1 f6       	brne	.-72     	; 0x2472 <fputc+0x10>
    24ba:	d8 01       	movw	r26, r16
    24bc:	16 96       	adiw	r26, 0x06	; 6
    24be:	8d 91       	ld	r24, X+
    24c0:	9c 91       	ld	r25, X
    24c2:	17 97       	sbiw	r26, 0x07	; 7
    24c4:	01 96       	adiw	r24, 0x01	; 1
    24c6:	16 96       	adiw	r26, 0x06	; 6
    24c8:	8d 93       	st	X+, r24
    24ca:	9c 93       	st	X, r25
    24cc:	17 97       	sbiw	r26, 0x07	; 7
    24ce:	ce 01       	movw	r24, r28
    24d0:	df 91       	pop	r29
    24d2:	cf 91       	pop	r28
    24d4:	1f 91       	pop	r17
    24d6:	0f 91       	pop	r16
    24d8:	08 95       	ret

000024da <__ultoa_invert>:
    24da:	fa 01       	movw	r30, r20
    24dc:	aa 27       	eor	r26, r26
    24de:	28 30       	cpi	r18, 0x08	; 8
    24e0:	51 f1       	breq	.+84     	; 0x2536 <__ultoa_invert+0x5c>
    24e2:	20 31       	cpi	r18, 0x10	; 16
    24e4:	81 f1       	breq	.+96     	; 0x2546 <__ultoa_invert+0x6c>
    24e6:	e8 94       	clt
    24e8:	6f 93       	push	r22
    24ea:	6e 7f       	andi	r22, 0xFE	; 254
    24ec:	6e 5f       	subi	r22, 0xFE	; 254
    24ee:	7f 4f       	sbci	r23, 0xFF	; 255
    24f0:	8f 4f       	sbci	r24, 0xFF	; 255
    24f2:	9f 4f       	sbci	r25, 0xFF	; 255
    24f4:	af 4f       	sbci	r26, 0xFF	; 255
    24f6:	b1 e0       	ldi	r27, 0x01	; 1
    24f8:	3e d0       	rcall	.+124    	; 0x2576 <__ultoa_invert+0x9c>
    24fa:	b4 e0       	ldi	r27, 0x04	; 4
    24fc:	3c d0       	rcall	.+120    	; 0x2576 <__ultoa_invert+0x9c>
    24fe:	67 0f       	add	r22, r23
    2500:	78 1f       	adc	r23, r24
    2502:	89 1f       	adc	r24, r25
    2504:	9a 1f       	adc	r25, r26
    2506:	a1 1d       	adc	r26, r1
    2508:	68 0f       	add	r22, r24
    250a:	79 1f       	adc	r23, r25
    250c:	8a 1f       	adc	r24, r26
    250e:	91 1d       	adc	r25, r1
    2510:	a1 1d       	adc	r26, r1
    2512:	6a 0f       	add	r22, r26
    2514:	71 1d       	adc	r23, r1
    2516:	81 1d       	adc	r24, r1
    2518:	91 1d       	adc	r25, r1
    251a:	a1 1d       	adc	r26, r1
    251c:	20 d0       	rcall	.+64     	; 0x255e <__ultoa_invert+0x84>
    251e:	09 f4       	brne	.+2      	; 0x2522 <__ultoa_invert+0x48>
    2520:	68 94       	set
    2522:	3f 91       	pop	r19
    2524:	2a e0       	ldi	r18, 0x0A	; 10
    2526:	26 9f       	mul	r18, r22
    2528:	11 24       	eor	r1, r1
    252a:	30 19       	sub	r19, r0
    252c:	30 5d       	subi	r19, 0xD0	; 208
    252e:	31 93       	st	Z+, r19
    2530:	de f6       	brtc	.-74     	; 0x24e8 <__ultoa_invert+0xe>
    2532:	cf 01       	movw	r24, r30
    2534:	08 95       	ret
    2536:	46 2f       	mov	r20, r22
    2538:	47 70       	andi	r20, 0x07	; 7
    253a:	40 5d       	subi	r20, 0xD0	; 208
    253c:	41 93       	st	Z+, r20
    253e:	b3 e0       	ldi	r27, 0x03	; 3
    2540:	0f d0       	rcall	.+30     	; 0x2560 <__ultoa_invert+0x86>
    2542:	c9 f7       	brne	.-14     	; 0x2536 <__ultoa_invert+0x5c>
    2544:	f6 cf       	rjmp	.-20     	; 0x2532 <__ultoa_invert+0x58>
    2546:	46 2f       	mov	r20, r22
    2548:	4f 70       	andi	r20, 0x0F	; 15
    254a:	40 5d       	subi	r20, 0xD0	; 208
    254c:	4a 33       	cpi	r20, 0x3A	; 58
    254e:	18 f0       	brcs	.+6      	; 0x2556 <__ultoa_invert+0x7c>
    2550:	49 5d       	subi	r20, 0xD9	; 217
    2552:	31 fd       	sbrc	r19, 1
    2554:	40 52       	subi	r20, 0x20	; 32
    2556:	41 93       	st	Z+, r20
    2558:	02 d0       	rcall	.+4      	; 0x255e <__ultoa_invert+0x84>
    255a:	a9 f7       	brne	.-22     	; 0x2546 <__ultoa_invert+0x6c>
    255c:	ea cf       	rjmp	.-44     	; 0x2532 <__ultoa_invert+0x58>
    255e:	b4 e0       	ldi	r27, 0x04	; 4
    2560:	a6 95       	lsr	r26
    2562:	97 95       	ror	r25
    2564:	87 95       	ror	r24
    2566:	77 95       	ror	r23
    2568:	67 95       	ror	r22
    256a:	ba 95       	dec	r27
    256c:	c9 f7       	brne	.-14     	; 0x2560 <__ultoa_invert+0x86>
    256e:	00 97       	sbiw	r24, 0x00	; 0
    2570:	61 05       	cpc	r22, r1
    2572:	71 05       	cpc	r23, r1
    2574:	08 95       	ret
    2576:	9b 01       	movw	r18, r22
    2578:	ac 01       	movw	r20, r24
    257a:	0a 2e       	mov	r0, r26
    257c:	06 94       	lsr	r0
    257e:	57 95       	ror	r21
    2580:	47 95       	ror	r20
    2582:	37 95       	ror	r19
    2584:	27 95       	ror	r18
    2586:	ba 95       	dec	r27
    2588:	c9 f7       	brne	.-14     	; 0x257c <__ultoa_invert+0xa2>
    258a:	62 0f       	add	r22, r18
    258c:	73 1f       	adc	r23, r19
    258e:	84 1f       	adc	r24, r20
    2590:	95 1f       	adc	r25, r21
    2592:	a0 1d       	adc	r26, r0
    2594:	08 95       	ret

00002596 <_exit>:
    2596:	f8 94       	cli

00002598 <__stop_program>:
    2598:	ff cf       	rjmp	.-2      	; 0x2598 <__stop_program>
