--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 380 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.615ns.
--------------------------------------------------------------------------------
Slack:                  15.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.597 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y28.SR      net (fanout=18)       3.502   M_reset_cond_out
    SLICE_X14Y28.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[25]
                                                       test/slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.947ns logic, 3.502ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.597 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y28.SR      net (fanout=18)       3.502   M_reset_cond_out
    SLICE_X14Y28.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[25]
                                                       test/slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (0.936ns logic, 3.502ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y25.SR      net (fanout=18)       3.477   M_reset_cond_out
    SLICE_X14Y25.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (0.947ns logic, 3.477ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y25.SR      net (fanout=18)       3.477   M_reset_cond_out
    SLICE_X14Y25.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (0.936ns logic, 3.477ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y25.SR      net (fanout=18)       3.477   M_reset_cond_out
    SLICE_X14Y25.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.913ns logic, 3.477ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y25.SR      net (fanout=18)       3.477   M_reset_cond_out
    SLICE_X14Y25.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.899ns logic, 3.477ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  15.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.595 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y27.SR      net (fanout=18)       3.314   M_reset_cond_out
    SLICE_X14Y27.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.947ns logic, 3.314ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.595 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y27.SR      net (fanout=18)       3.314   M_reset_cond_out
    SLICE_X14Y27.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.936ns logic, 3.314ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y24.SR      net (fanout=18)       3.289   M_reset_cond_out
    SLICE_X14Y24.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.947ns logic, 3.289ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y24.SR      net (fanout=18)       3.289   M_reset_cond_out
    SLICE_X14Y24.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (0.936ns logic, 3.289ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.595 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y27.SR      net (fanout=18)       3.314   M_reset_cond_out
    SLICE_X14Y27.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (0.913ns logic, 3.314ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.595 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y27.SR      net (fanout=18)       3.314   M_reset_cond_out
    SLICE_X14Y27.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (0.899ns logic, 3.314ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.202ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y24.SR      net (fanout=18)       3.289   M_reset_cond_out
    SLICE_X14Y24.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (0.913ns logic, 3.289ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y24.SR      net (fanout=18)       3.289   M_reset_cond_out
    SLICE_X14Y24.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.899ns logic, 3.289ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y26.SR      net (fanout=18)       3.121   M_reset_cond_out
    SLICE_X14Y26.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (0.947ns logic, 3.121ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y26.SR      net (fanout=18)       3.121   M_reset_cond_out
    SLICE_X14Y26.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.936ns logic, 3.121ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y26.SR      net (fanout=18)       3.121   M_reset_cond_out
    SLICE_X14Y26.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.913ns logic, 3.121ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y26.SR      net (fanout=18)       3.121   M_reset_cond_out
    SLICE_X14Y26.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.899ns logic, 3.121ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y23.SR      net (fanout=18)       3.062   M_reset_cond_out
    SLICE_X14Y23.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (0.947ns logic, 3.062ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y23.SR      net (fanout=18)       3.062   M_reset_cond_out
    SLICE_X14Y23.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.936ns logic, 3.062ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y23.SR      net (fanout=18)       3.062   M_reset_cond_out
    SLICE_X14Y23.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.913ns logic, 3.062ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y23.SR      net (fanout=18)       3.062   M_reset_cond_out
    SLICE_X14Y23.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.899ns logic, 3.062ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y22.SR      net (fanout=18)       2.868   M_reset_cond_out
    SLICE_X14Y22.CLK     Tsrck                 0.429   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.947ns logic, 2.868ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y22.SR      net (fanout=18)       2.868   M_reset_cond_out
    SLICE_X14Y22.CLK     Tsrck                 0.418   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.936ns logic, 2.868ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y22.SR      net (fanout=18)       2.868   M_reset_cond_out
    SLICE_X14Y22.CLK     Tsrck                 0.395   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.913ns logic, 2.868ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  16.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          test/slowclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to test/slowclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y22.SR      net (fanout=18)       2.868   M_reset_cond_out
    SLICE_X14Y22.CLK     Tsrck                 0.381   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.899ns logic, 2.868ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  17.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/slowclk/M_ctr_q_0 (FF)
  Destination:          test/slowclk/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/slowclk/M_ctr_q_0 to test/slowclk/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_0
    SLICE_X14Y22.A5      net (fanout=1)        0.405   test/slowclk/M_ctr_q[0]
    SLICE_X14Y22.COUT    Topcya                0.472   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       test/slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y23.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   test/slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y24.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y25.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y26.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X14Y27.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X14Y28.CLK     Tcinck                0.307   test/slowclk/M_ctr_q[25]
                                                       test/slowclk/Mcount_M_ctr_q_xor<25>
                                                       test/slowclk/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (1.710ns logic, 0.502ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/slowclk/M_ctr_q_0 (FF)
  Destination:          test/slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/slowclk/M_ctr_q_0 to test/slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_0
    SLICE_X14Y22.A5      net (fanout=1)        0.405   test/slowclk/M_ctr_q[0]
    SLICE_X14Y22.COUT    Topcya                0.472   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       test/slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y23.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   test/slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y24.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y25.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y26.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X14Y27.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X14Y28.CLK     Tcinck                0.240   test/slowclk/M_ctr_q[25]
                                                       test/slowclk/Mcount_M_ctr_q_xor<25>
                                                       test/slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.643ns logic, 0.502ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/slowclk/M_ctr_q_0 (FF)
  Destination:          test/slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/slowclk/M_ctr_q_0 to test/slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_0
    SLICE_X14Y22.A5      net (fanout=1)        0.405   test/slowclk/M_ctr_q[0]
    SLICE_X14Y22.COUT    Topcya                0.472   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       test/slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y23.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   test/slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y24.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y25.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y26.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X14Y27.CLK     Tcinck                0.319   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/Mcount_M_ctr_q_cy<23>
                                                       test/slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.631ns logic, 0.499ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/slowclk/M_ctr_q_0 (FF)
  Destination:          test/slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/slowclk/M_ctr_q_0 to test/slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.476   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/M_ctr_q_0
    SLICE_X14Y22.A5      net (fanout=1)        0.405   test/slowclk/M_ctr_q[0]
    SLICE_X14Y22.COUT    Topcya                0.472   test/slowclk/M_ctr_q[3]
                                                       test/slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       test/slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y23.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[7]
                                                       test/slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   test/slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y24.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[11]
                                                       test/slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y25.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[15]
                                                       test/slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y26.COUT    Tbyp                  0.091   test/slowclk/M_ctr_q[19]
                                                       test/slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   test/slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X14Y27.CLK     Tcinck                0.319   test/slowclk/M_ctr_q[23]
                                                       test/slowclk/Mcount_M_ctr_q_cy<23>
                                                       test/slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.631ns logic, 0.499ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[3]/CLK
  Logical resource: test/slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[3]/CLK
  Logical resource: test/slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[3]/CLK
  Logical resource: test/slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[3]/CLK
  Logical resource: test/slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[7]/CLK
  Logical resource: test/slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[7]/CLK
  Logical resource: test/slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[7]/CLK
  Logical resource: test/slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[7]/CLK
  Logical resource: test/slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[11]/CLK
  Logical resource: test/slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[11]/CLK
  Logical resource: test/slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[11]/CLK
  Logical resource: test/slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[11]/CLK
  Logical resource: test/slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[15]/CLK
  Logical resource: test/slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[15]/CLK
  Logical resource: test/slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[15]/CLK
  Logical resource: test/slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[15]/CLK
  Logical resource: test/slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[19]/CLK
  Logical resource: test/slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[19]/CLK
  Logical resource: test/slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[19]/CLK
  Logical resource: test/slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[19]/CLK
  Logical resource: test/slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[23]/CLK
  Logical resource: test/slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[23]/CLK
  Logical resource: test/slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[23]/CLK
  Logical resource: test/slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[23]/CLK
  Logical resource: test/slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[25]/CLK
  Logical resource: test/slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/slowclk/M_ctr_q[25]/CLK
  Logical resource: test/slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.615|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 380 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   4.615ns{1}   (Maximum frequency: 216.685MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 07 15:12:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



