#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 13 16:42:37 2024
# Process ID: 6976
# Current directory: C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1
# Command line: vivado.exe -log dht11_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dht11_test_top.tcl
# Log file: C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1/dht11_test_top.vds
# Journal file: C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dht11_test_top.tcl -notrace
Command: synth_design -top dht11_test_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1160.902 ; gain = 229.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dht11_test_top' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:585]
INFO: [Synth 8-6157] synthesizing module 'dht11_Controller' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:271]
	Parameter S_IDLE bound to: 6'b000001 
	Parameter S_LOW_18MS bound to: 6'b000010 
	Parameter S_HIGH_20US bound to: 6'b000100 
	Parameter S_LOW_80US bound to: 6'b001000 
	Parameter S_HIGH_80US bound to: 6'b010000 
	Parameter S_READ_DATA bound to: 6'b100000 
	Parameter S_WAIT_POSEDGE bound to: 2'b01 
	Parameter S_WAIT_NEGEDGE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:21]
INFO: [Synth 8-6157] synthesizing module 'edge_dectector_n' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v:287]
INFO: [Synth 8-6155] done synthesizing module 'edge_dectector_n' (1#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v:287]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:37]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (2#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v:21]
WARNING: [Synth 8-7023] instance 'microsec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:387]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:323]
WARNING: [Synth 8-5788] Register count_microsec_enable_reg in module dht11_Controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:326]
WARNING: [Synth 8-5788] Register dht11_buffer_reg in module dht11_Controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:310]
WARNING: [Synth 8-5788] Register humidity_reg in module dht11_Controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:416]
WARNING: [Synth 8-5788] Register temperature_reg in module dht11_Controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:417]
INFO: [Synth 8-6155] done synthesizing module 'dht11_Controller' (3#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:271]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:452]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (4#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:452]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:32]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_dectector_n' has 5 connections declared, but only 4 given [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (5#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:32]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:325]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (6#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v:325]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (7#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dht11_test_top' (8#1) [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v:585]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.355 ; gain = 303.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.355 ; gain = 303.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.355 ; gain = 303.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1235.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xadc_wiz_0'. The XDC file c:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xadc_wiz_1'. The XDC file c:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.xdc will not be read for any cell of this module.
Parsing XDC File [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'duty[0]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[1]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[2]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[3]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[4]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[5]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[6]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'alarm_button'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buzzuer'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down_sec_btn'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down_min_btn'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_g'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_b'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor_pwm'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo_pwm'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dht11_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dht11_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dht11_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dht11_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1333.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 50    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     40 Bit        Muxes := 6     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module edge_dectector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module dht11_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     40 Bit        Muxes := 6     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[15]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[14]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[13]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[12]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[11]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[10]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[9]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[8]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[7]
WARNING: [Synth 8-3331] design dht11_Controller has unconnected port led_debug[6]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dht/dht11_buffer_tristate_oe_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1333.805 ; gain = 402.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1343.328 ; gain = 411.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1351.871 ; gain = 420.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |     6|
|6     |LUT4   |    48|
|7     |LUT5   |    20|
|8     |LUT6   |   112|
|9     |FDCE   |    93|
|10    |FDPE   |     6|
|11    |FDRE   |    39|
|12    |IBUF   |     2|
|13    |IOBUF  |     1|
|14    |OBUF   |    18|
|15    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   388|
|2     |  dht            |dht11_Controller   |   308|
|3     |    ed_dht       |edge_dectector_n_0 |    98|
|4     |    microsec_clk |clock_div_100      |    49|
|5     |      ed         |edge_dectector_n_1 |    33|
|6     |  fnd            |fnd_controller     |    46|
|7     |    dec_7        |decoder_7seg       |     6|
|8     |    rc           |ring_counter_fnd   |    34|
|9     |      ed         |edge_dectector_n   |     3|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1357.566 ; gain = 327.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.566 ; gain = 426.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1369.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 51 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1369.605 ; gain = 697.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/JW/SOC_/Vivado_WorkSpace/Basys3_SOC/Basys3_SOC.runs/synth_1/dht11_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dht11_test_top_utilization_synth.rpt -pb dht11_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 16:43:42 2024...
