<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › pcibr_provider.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pcibr_provider.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992-1997,2000-2006 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H</span>
<span class="cp">#define _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H</span>

<span class="cp">#include &lt;asm/sn/intr.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcibus_provider_defs.h&gt;</span>

<span class="cm">/* Workarounds */</span>
<span class="cp">#define PV907516 (1 &lt;&lt; 1) </span><span class="cm">/* TIOCP: Don&#39;t write the write buffer flush reg */</span><span class="cp"></span>

<span class="cp">#define BUSTYPE_MASK                    0x1</span>

<span class="cm">/* Macros given a pcibus structure */</span>
<span class="cp">#define IS_PCIX(ps)     ((ps)-&gt;pbi_bridge_mode &amp; BUSTYPE_MASK)</span>
<span class="cp">#define IS_PCI_BRIDGE_ASIC(asic) (asic == PCIIO_ASIC_TYPE_PIC || \</span>
<span class="cp">                asic == PCIIO_ASIC_TYPE_TIOCP)</span>
<span class="cp">#define IS_PIC_SOFT(ps)     (ps-&gt;pbi_bridge_type == PCIBR_BRIDGETYPE_PIC)</span>
<span class="cp">#define IS_TIOCP_SOFT(ps)   (ps-&gt;pbi_bridge_type == PCIBR_BRIDGETYPE_TIOCP)</span>


<span class="cm">/*</span>
<span class="cm"> * The different PCI Bridge types supported on the SGI Altix platforms</span>
<span class="cm"> */</span>
<span class="cp">#define PCIBR_BRIDGETYPE_UNKNOWN       -1</span>
<span class="cp">#define PCIBR_BRIDGETYPE_PIC            2</span>
<span class="cp">#define PCIBR_BRIDGETYPE_TIOCP          3</span>

<span class="cm">/*</span>
<span class="cm"> * Bridge 64bit Direct Map Attributes</span>
<span class="cm"> */</span>
<span class="cp">#define PCI64_ATTR_PREF                 (1ull &lt;&lt; 59)</span>
<span class="cp">#define PCI64_ATTR_PREC                 (1ull &lt;&lt; 58)</span>
<span class="cp">#define PCI64_ATTR_VIRTUAL              (1ull &lt;&lt; 57)</span>
<span class="cp">#define PCI64_ATTR_BAR                  (1ull &lt;&lt; 56)</span>
<span class="cp">#define PCI64_ATTR_SWAP                 (1ull &lt;&lt; 55)</span>
<span class="cp">#define PCI64_ATTR_VIRTUAL1             (1ull &lt;&lt; 54)</span>

<span class="cp">#define PCI32_LOCAL_BASE                0</span>
<span class="cp">#define PCI32_MAPPED_BASE               0x40000000</span>
<span class="cp">#define PCI32_DIRECT_BASE               0x80000000</span>

<span class="cp">#define IS_PCI32_MAPPED(x)              ((u64)(x) &lt; PCI32_DIRECT_BASE &amp;&amp; \</span>
<span class="cp">                                         (u64)(x) &gt;= PCI32_MAPPED_BASE)</span>
<span class="cp">#define IS_PCI32_DIRECT(x)              ((u64)(x) &gt;= PCI32_MAPPED_BASE)</span>


<span class="cm">/*</span>
<span class="cm"> * Bridge PMU Address Transaltion Entry Attibutes</span>
<span class="cm"> */</span>
<span class="cp">#define PCI32_ATE_V                     (0x1 &lt;&lt; 0)</span>
<span class="cp">#define PCI32_ATE_CO                    (0x1 &lt;&lt; 1)	</span><span class="cm">/* PIC ASIC ONLY */</span><span class="cp"></span>
<span class="cp">#define PCI32_ATE_PIO                   (0x1 &lt;&lt; 1)	</span><span class="cm">/* TIOCP ASIC ONLY */</span><span class="cp"></span>
<span class="cp">#define PCI32_ATE_MSI                   (0x1 &lt;&lt; 2)</span>
<span class="cp">#define PCI32_ATE_PREF                  (0x1 &lt;&lt; 3)</span>
<span class="cp">#define PCI32_ATE_BAR                   (0x1 &lt;&lt; 4)</span>
<span class="cp">#define PCI32_ATE_ADDR_SHFT             12</span>

<span class="cp">#define MINIMAL_ATES_REQUIRED(addr, size) \</span>
<span class="cp">	(IOPG(IOPGOFF(addr) + (size) - 1) == IOPG((size) - 1))</span>

<span class="cp">#define MINIMAL_ATE_FLAG(addr, size) \</span>
<span class="cp">	(MINIMAL_ATES_REQUIRED((u64)addr, size) ? 1 : 0)</span>

<span class="cm">/* bit 29 of the pci address is the SWAP bit */</span>
<span class="cp">#define ATE_SWAPSHIFT                   29</span>
<span class="cp">#define ATE_SWAP_ON(x)                  ((x) |= (1 &lt;&lt; ATE_SWAPSHIFT))</span>
<span class="cp">#define ATE_SWAP_OFF(x)                 ((x) &amp;= ~(1 &lt;&lt; ATE_SWAPSHIFT))</span>

<span class="cm">/*</span>
<span class="cm"> * I/O page size</span>
<span class="cm"> */</span>
<span class="cp">#if PAGE_SIZE &lt; 16384</span>
<span class="cp">#define IOPFNSHIFT                      12      </span><span class="cm">/* 4K per mapped page */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define IOPFNSHIFT                      14      </span><span class="cm">/* 16K per mapped page */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define IOPGSIZE                        (1 &lt;&lt; IOPFNSHIFT)</span>
<span class="cp">#define IOPG(x)                         ((x) &gt;&gt; IOPFNSHIFT)</span>
<span class="cp">#define IOPGOFF(x)                      ((x) &amp; (IOPGSIZE-1))</span>

<span class="cp">#define PCIBR_DEV_SWAP_DIR              (1ull &lt;&lt; 19)</span>
<span class="cp">#define PCIBR_CTRL_PAGE_SIZE            (0x1 &lt;&lt; 21)</span>

<span class="cm">/*</span>
<span class="cm"> * PMU resources.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ate_resource</span><span class="p">{</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">ate</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">num_ate</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lowest_free_index</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pcibus_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcibus_bussoft</span>	<span class="n">pbi_buscommon</span><span class="p">;</span>   <span class="cm">/* common header */</span>
	<span class="n">u32</span>                <span class="n">pbi_moduleid</span><span class="p">;</span>
	<span class="kt">short</span>                   <span class="n">pbi_bridge_type</span><span class="p">;</span>
	<span class="kt">short</span>                   <span class="n">pbi_bridge_mode</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">ate_resource</span>     <span class="n">pbi_int_ate_resource</span><span class="p">;</span>
	<span class="n">u64</span>                <span class="n">pbi_int_ate_size</span><span class="p">;</span>

	<span class="n">u64</span>                <span class="n">pbi_dir_xbase</span><span class="p">;</span>
	<span class="kt">char</span>                    <span class="n">pbi_hub_xid</span><span class="p">;</span>

	<span class="n">u64</span>                <span class="n">pbi_devreg</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="n">u32</span>		<span class="n">pbi_valid_devices</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">pbi_enabled_devices</span><span class="p">;</span>

	<span class="n">spinlock_t</span>              <span class="n">pbi_lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span>  <span class="n">pcibr_init_provider</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pcibr_bus_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_bussoft</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">dma_addr_t</span> <span class="n">pcibr_dma_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">dma_addr_t</span> <span class="n">pcibr_dma_map_consistent</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pcibr_dma_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">,</span> <span class="n">dma_addr_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * prototypes for the bridge asic register access routines in pcibr_reg.c</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_control_bit_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_control_bit_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u64</span>         <span class="n">pcireg_tflush_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u64</span>         <span class="n">pcireg_intr_status_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_intr_enable_bit_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_intr_enable_bit_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_intr_addr_addr_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_force_intr_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u64</span>         <span class="n">pcireg_wrb_flush_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span>             <span class="n">pcireg_int_ate_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u64</span> <span class="n">__iomem</span> <span class="o">*</span>	<span class="n">pcireg_int_ate_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> 		<span class="n">pcibr_force_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">sn_irq_info</span> <span class="o">*</span><span class="n">sn_irq_info</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> 		<span class="n">pcibr_change_devices_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">sn_irq_info</span> <span class="o">*</span><span class="n">sn_irq_info</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> 		<span class="n">pcibr_ate_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> 		<span class="n">pcibr_ate_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> 		<span class="n">ate_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">sal_pcibr_slot_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">soft</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span>
				 <span class="kt">void</span> <span class="o">*</span><span class="n">resp</span><span class="p">,</span> <span class="kt">char</span> <span class="o">**</span><span class="n">ssdt</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">sal_pcibr_slot_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">soft</span><span class="p">,</span> <span class="kt">int</span> <span class="n">device</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">action</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">resp</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">sn_ioboard_to_pci_bus</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">pci_bus</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
