{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 17:09:54 2015 " "Info: Processing started: Thu Nov 12 17:09:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alu -c Alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alu -c Alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "arif:inst\|Alu:inst2\|inst8~12 " "Warning: Node \"arif:inst\|Alu:inst2\|inst8~12\"" {  } { { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "arif:inst\|Alu:inst3\|inst8~11 " "Warning: Node \"arif:inst\|Alu:inst3\|inst8~11\"" {  } { { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "arif:inst\|Alu:inst\|inst8~11 " "Warning: Node \"arif:inst\|Alu:inst\|inst8~11\"" {  } { { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "arif:inst\|Alu:inst1\|inst8~11 " "Warning: Node \"arif:inst\|Alu:inst1\|inst8~11\"" {  } { { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rez " "Info: Assuming node \"rez\" is an undefined clock" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 688 216 384 704 "rez" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "rez" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_27Mhz " "Info: Assuming node \"clk_27Mhz\" is an undefined clock" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_27Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "codoper " "Info: Assuming node \"codoper\" is an undefined clock" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 464 216 384 480 "codoper" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "codoper" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "one_oper " "Info: Assuming node \"one_oper\" is an undefined clock" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 144 168 336 160 "one_oper" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "one_oper" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "two_oper " "Info: Assuming node \"two_oper\" is an undefined clock" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 320 168 336 336 "two_oper" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "two_oper" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 304 488 552 352 "inst23" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 136 480 544 184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 496 528 592 544 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rez " "Info: No valid register-to-register data paths exist for clock \"rez\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_27Mhz register reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] register reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 183.86 MHz 5.439 ns Internal " "Info: Clock \"clk_27Mhz\" has Internal fmax of 183.86 MHz between source register \"reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 5.439 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.241 ns + Longest register register " "Info: + Longest register to register delay is 5.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X3_Y6_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 6; REG Node = 'reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.091 ns) 4.091 ns arif:inst\|Alu:inst3\|inst8~11 2 COMB LOOP LCCOMB_X2_Y6_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(4.091 ns) = 4.091 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 2; COMB LOOP Node = 'arif:inst\|Alu:inst3\|inst8~11'" { { "Info" "ITDB_PART_OF_SCC" "arif:inst\|Alu:inst3\|inst8~11 LCCOMB_X2_Y6_N0 " "Info: Loc. = LCCOMB_X2_Y6_N0; Node \"arif:inst\|Alu:inst3\|inst8~11\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst3|inst8~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "arif:inst\|Alu:inst2\|inst8~12 LCCOMB_X2_Y6_N12 " "Info: Loc. = LCCOMB_X2_Y6_N12; Node \"arif:inst\|Alu:inst2\|inst8~12\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst2|inst8~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "arif:inst\|Alu:inst1\|inst8~11 LCCOMB_X3_Y6_N4 " "Info: Loc. = LCCOMB_X3_Y6_N4; Node \"arif:inst\|Alu:inst1\|inst8~11\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst1|inst8~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "arif:inst\|Alu:inst\|inst8~11 LCCOMB_X2_Y6_N8 " "Info: Loc. = LCCOMB_X2_Y6_N8; Node \"arif:inst\|Alu:inst\|inst8~11\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst|inst8~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst3|inst8~11 } "NODE_NAME" } } { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 248 512 576 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst2|inst8~12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst1|inst8~11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { arif:inst|Alu:inst|inst8~11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] arif:inst|Alu:inst3|inst8~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.370 ns) 5.133 ns arif:inst\|Alu:inst\|inst7 3 COMB LCCOMB_X3_Y6_N22 1 " "Info: 3: + IC(0.672 ns) + CELL(0.370 ns) = 5.133 ns; Loc. = LCCOMB_X3_Y6_N22; Fanout = 1; COMB Node = 'arif:inst\|Alu:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { arif:inst|Alu:inst3|inst8~11 arif:inst|Alu:inst|inst7 } "NODE_NAME" } } { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 80 392 456 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.241 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X3_Y6_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.241 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { arif:inst|Alu:inst|inst7 reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.569 ns ( 87.18 % ) " "Info: Total cell delay = 4.569 ns ( 87.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 12.82 % ) " "Info: Total interconnect delay = 0.672 ns ( 12.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] arif:inst|Alu:inst3|inst8~11 arif:inst|Alu:inst|inst7 reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} arif:inst|Alu:inst3|inst8~11 {} arif:inst|Alu:inst|inst7 {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.672ns 0.000ns } { 0.000ns 4.091ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.066 ns - Smallest " "Info: - Smallest clock skew is 0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz destination 7.001 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_27Mhz\" to destination register is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.623 ns) 3.951 ns inst25 2 COMB LCCOMB_X2_Y6_N26 1 " "Info: 2: + IC(2.248 ns) + CELL(0.623 ns) = 3.951 ns; Loc. = LCCOMB_X2_Y6_N26; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk_27Mhz inst25 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.000 ns) 5.428 ns inst25~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(1.477 ns) + CELL(0.000 ns) = 5.428 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.001 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X3_Y6_N23 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.001 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.369 ns ( 33.84 % ) " "Info: Total cell delay = 2.369 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 66.16 % ) " "Info: Total interconnect delay = 4.632 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz source 6.935 ns - Longest register " "Info: - Longest clock path from clock \"clk_27Mhz\" to source register is 6.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.657 ns inst23 2 COMB LCCOMB_X2_Y6_N24 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk_27Mhz inst23 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 304 488 552 352 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 5.362 ns inst23~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.705 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'inst23~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { inst23 inst23~clkctrl } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 304 488 552 352 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 6.935 ns reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X3_Y6_N31 6 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 6.935 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 6; REG Node = 'reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 28.15 % ) " "Info: Total cell delay = 1.952 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.983 ns ( 71.85 % ) " "Info: Total interconnect delay = 4.983 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { clk_27Mhz inst23 inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst23 {} inst23~clkctrl {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.371ns 2.705ns 0.907ns } { 0.000ns 1.080ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { clk_27Mhz inst23 inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst23 {} inst23~clkctrl {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.371ns 2.705ns 0.907ns } { 0.000ns 1.080ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.241 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] arif:inst|Alu:inst3|inst8~11 arif:inst|Alu:inst|inst7 reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.241 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} arif:inst|Alu:inst3|inst8~11 {} arif:inst|Alu:inst|inst7 {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.672ns 0.000ns } { 0.000ns 4.091ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { clk_27Mhz inst23 inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst23 {} inst23~clkctrl {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.371ns 2.705ns 0.907ns } { 0.000ns 1.080ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "codoper " "Info: No valid register-to-register data paths exist for clock \"codoper\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "one_oper " "Info: No valid register-to-register data paths exist for clock \"one_oper\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "two_oper " "Info: No valid register-to-register data paths exist for clock \"two_oper\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_27Mhz 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk_27Mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst6 reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] clk_27Mhz 1.779 ns " "Info: Found hold time violation between source  pin or register \"inst6\" and destination pin or register \"reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"clk_27Mhz\" (Hold time is 1.779 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.361 ns + Largest " "Info: + Largest clock skew is 3.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz destination 7.001 ns + Longest register " "Info: + Longest clock path from clock \"clk_27Mhz\" to destination register is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.623 ns) 3.951 ns inst25 2 COMB LCCOMB_X2_Y6_N26 1 " "Info: 2: + IC(2.248 ns) + CELL(0.623 ns) = 3.951 ns; Loc. = LCCOMB_X2_Y6_N26; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk_27Mhz inst25 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.000 ns) 5.428 ns inst25~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(1.477 ns) + CELL(0.000 ns) = 5.428 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.001 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X3_Y6_N9 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.001 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.369 ns ( 33.84 % ) " "Info: Total cell delay = 2.369 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 66.16 % ) " "Info: Total interconnect delay = 4.632 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz source 3.640 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_27Mhz\" to source register is 3.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.657 ns inst24 2 COMB LCCOMB_X2_Y6_N22 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk_27Mhz inst24 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 496 528 592 544 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.666 ns) 3.640 ns inst6 3 REG LCFF_X2_Y6_N11 12 " "Info: 3: + IC(0.317 ns) + CELL(0.666 ns) = 3.640 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 12; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst24 inst6 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 53.63 % ) " "Info: Total cell delay = 1.952 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.688 ns ( 46.37 % ) " "Info: Total interconnect delay = 1.688 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { clk_27Mhz inst24 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.640 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst24 {} inst6 {} } { 0.000ns 0.000ns 1.371ns 0.317ns } { 0.000ns 1.080ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { clk_27Mhz inst24 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.640 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst24 {} inst6 {} } { 0.000ns 0.000ns 1.371ns 0.317ns } { 0.000ns 1.080ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.584 ns - Shortest register register " "Info: - Shortest register to register delay is 1.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X2_Y6_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 12; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.650 ns) 1.476 ns arif:inst\|Alu:inst3\|inst7~17 2 COMB LCCOMB_X3_Y6_N8 1 " "Info: 2: + IC(0.826 ns) + CELL(0.650 ns) = 1.476 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 1; COMB Node = 'arif:inst\|Alu:inst3\|inst7~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { inst6 arif:inst|Alu:inst3|inst7~17 } "NODE_NAME" } } { "Alu.bdf" "" { Schematic "G:/1/q2/q2/alu/Alu.bdf" { { 80 392 456 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.584 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X3_Y6_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.584 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { arif:inst|Alu:inst3|inst7~17 reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 47.85 % ) " "Info: Total cell delay = 0.758 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 52.15 % ) " "Info: Total interconnect delay = 0.826 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst6 arif:inst|Alu:inst3|inst7~17 reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.584 ns" { inst6 {} arif:inst|Alu:inst3|inst7~17 {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.826ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { clk_27Mhz inst24 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.640 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst24 {} inst6 {} } { 0.000ns 0.000ns 1.371ns 0.317ns } { 0.000ns 1.080ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst6 arif:inst|Alu:inst3|inst7~17 reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.584 ns" { inst6 {} arif:inst|Alu:inst3|inst7~17 {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.826ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] b\[0\] clk_27Mhz 0.965 ns register " "Info: tsu for register \"reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"b\[0\]\", clock pin = \"clk_27Mhz\") is 0.965 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.940 ns + Longest pin register " "Info: + Longest pin to register delay is 7.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns b\[0\] 1 PIN PIN_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_N6; Fanout = 1; PIN Node = 'b\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 272 168 336 288 "b\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.702 ns) + CELL(0.206 ns) 7.832 ns reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X3_Y6_N30 1 " "Info: 2: + IC(6.702 ns) + CELL(0.206 ns) = 7.832 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 1; COMB Node = 'reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { b[0] reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.940 ns reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X3_Y6_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.940 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 6; REG Node = 'reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.59 % ) " "Info: Total cell delay = 1.238 ns ( 15.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.702 ns ( 84.41 % ) " "Info: Total interconnect delay = 6.702 ns ( 84.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.940 ns" { b[0] reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.940 ns" { b[0] {} b[0]~combout {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz destination 6.935 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_27Mhz\" to destination register is 6.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.657 ns inst23 2 COMB LCCOMB_X2_Y6_N24 1 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.657 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; COMB Node = 'inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk_27Mhz inst23 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 304 488 552 352 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 5.362 ns inst23~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.705 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'inst23~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { inst23 inst23~clkctrl } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 304 488 552 352 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 6.935 ns reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X3_Y6_N31 6 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 6.935 ns; Loc. = LCFF_X3_Y6_N31; Fanout = 6; REG Node = 'reg1:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 28.15 % ) " "Info: Total cell delay = 1.952 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.983 ns ( 71.85 % ) " "Info: Total interconnect delay = 4.983 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { clk_27Mhz inst23 inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst23 {} inst23~clkctrl {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.371ns 2.705ns 0.907ns } { 0.000ns 1.080ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.940 ns" { b[0] reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.940 ns" { b[0] {} b[0]~combout {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0]~feeder {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { clk_27Mhz inst23 inst23~clkctrl reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.935 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst23 {} inst23~clkctrl {} reg1:inst10|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.371ns 2.705ns 0.907ns } { 0.000ns 1.080ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_27Mhz led\[0\] reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 12.888 ns register " "Info: tco from clock \"clk_27Mhz\" to destination pin \"led\[0\]\" through register \"reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 12.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_27Mhz source 7.001 ns + Longest register " "Info: + Longest clock path from clock \"clk_27Mhz\" to source register is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_27Mhz 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'clk_27Mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_27Mhz } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 384 224 392 400 "clk_27Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.623 ns) 3.951 ns inst25 2 COMB LCCOMB_X2_Y6_N26 1 " "Info: 2: + IC(2.248 ns) + CELL(0.623 ns) = 3.951 ns; Loc. = LCCOMB_X2_Y6_N26; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk_27Mhz inst25 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.000 ns) 5.428 ns inst25~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(1.477 ns) + CELL(0.000 ns) = 5.428 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 648 520 584 696 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.001 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X3_Y6_N23 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.001 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.369 ns ( 33.84 % ) " "Info: Total cell delay = 2.369 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 66.16 % ) " "Info: Total interconnect delay = 4.632 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.583 ns + Longest register pin " "Info: + Longest register to pin delay is 5.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X3_Y6_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 1; REG Node = 'reg1:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(3.186 ns) 5.583 ns led\[0\] 2 PIN PIN_F6 0 " "Info: 2: + IC(2.397 ns) + CELL(3.186 ns) = 5.583 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] led[0] } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 160 1448 1624 176 "led\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.186 ns ( 57.07 % ) " "Info: Total cell delay = 3.186 ns ( 57.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 42.93 % ) " "Info: Total interconnect delay = 2.397 ns ( 42.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] led[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} led[0] {} } { 0.000ns 2.397ns } { 0.000ns 3.186ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { clk_27Mhz inst25 inst25~clkctrl reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { clk_27Mhz {} clk_27Mhz~combout {} inst25 {} inst25~clkctrl {} reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.248ns 1.477ns 0.907ns } { 0.000ns 1.080ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] led[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { reg1:inst11|lpm_ff:lpm_ff_component|dffs[0] {} led[0] {} } { 0.000ns 2.397ns } { 0.000ns 3.186ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst6 codoper codoper 1.491 ns register " "Info: th for register \"inst6\" (data pin = \"codoper\", clock pin = \"codoper\") is 1.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "codoper destination 5.375 ns + Longest register " "Info: + Longest clock path from clock \"codoper\" to destination register is 5.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns codoper 1 CLK PIN_J16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 2; CLK Node = 'codoper'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { codoper } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 464 216 384 480 "codoper" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.807 ns) + CELL(0.505 ns) 4.392 ns inst24 2 COMB LCCOMB_X2_Y6_N22 1 " "Info: 2: + IC(2.807 ns) + CELL(0.505 ns) = 4.392 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { codoper inst24 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 496 528 592 544 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.666 ns) 5.375 ns inst6 3 REG LCFF_X2_Y6_N11 12 " "Info: 3: + IC(0.317 ns) + CELL(0.666 ns) = 5.375 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 12; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst24 inst6 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 41.88 % ) " "Info: Total cell delay = 2.251 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.124 ns ( 58.12 % ) " "Info: Total interconnect delay = 3.124 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { codoper inst24 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { codoper {} codoper~combout {} inst24 {} inst6 {} } { 0.000ns 0.000ns 2.807ns 0.317ns } { 0.000ns 1.080ns 0.505ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.190 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns codoper 1 CLK PIN_J16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 2; CLK Node = 'codoper'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { codoper } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 464 216 384 480 "codoper" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.202 ns) 4.082 ns inst6~2 2 COMB LCCOMB_X2_Y6_N10 1 " "Info: 2: + IC(2.800 ns) + CELL(0.202 ns) = 4.082 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'inst6~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { codoper inst6~2 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.190 ns inst6 3 REG LCFF_X2_Y6_N11 12 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.190 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 12; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~2 inst6 } "NODE_NAME" } } { "arifmet.bdf" "" { Schematic "G:/1/q2/q2/alu/arifmet.bdf" { { 408 624 688 488 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 33.17 % ) " "Info: Total cell delay = 1.390 ns ( 33.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 66.83 % ) " "Info: Total interconnect delay = 2.800 ns ( 66.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { codoper inst6~2 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { codoper {} codoper~combout {} inst6~2 {} inst6 {} } { 0.000ns 0.000ns 2.800ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { codoper inst24 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { codoper {} codoper~combout {} inst24 {} inst6 {} } { 0.000ns 0.000ns 2.807ns 0.317ns } { 0.000ns 1.080ns 0.505ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { codoper inst6~2 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.190 ns" { codoper {} codoper~combout {} inst6~2 {} inst6 {} } { 0.000ns 0.000ns 2.800ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 17:09:54 2015 " "Info: Processing ended: Thu Nov 12 17:09:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
