$date
	Tue Jul 20 08:38:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module c1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$var wire 1 % w2 $end
$var wire 1 & w1 $end
$scope module m1 $end
$var wire 1 ' i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var wire 1 & y $end
$upscope $end
$scope module m2 $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 # s $end
$var wire 1 % y $end
$upscope $end
$scope module m3 $end
$var wire 1 & i0 $end
$var wire 1 % i1 $end
$var wire 1 " s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
1'
1&
1%
0$
0#
0"
1!
$end
#10
0!
0&
1$
#20
1!
1&
0%
0$
1#
#30
1$
#40
1%
1!
0$
0#
1"
#50
0&
1$
#60
0!
1&
0%
0$
1#
#70
1$
#80
