

================================================================
== Vivado HLS Report for 'llr'
================================================================
* Date:           Fri Mar  6 16:43:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LLRGen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.300|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     131|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     243|    -|
|Register         |        -|      -|     931|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     931|     374|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_io             |    and   |      0|  0|   2|           1|           1|
    |din_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |din_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |din_V_tlast_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |din_V_tlast_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dt_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |dt_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |din_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |din_V_tlast_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dt_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_5_fu_133_p2                |   icmp   |      0|  0|  29|          64|           1|
    |tmp_tlast_fu_153_p2            |   icmp   |      0|  0|  50|         127|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   2|           1|           1|
    |tmp_data_V_4_cast_fu_160_p3    |  select  |      0|  0|   8|           1|           7|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 131|         208|          22|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |control_V_1_state            |  15|          3|    2|          6|
    |control_V_TDATA_blk_n        |   9|          2|    1|          2|
    |din_TDATA_blk_n              |   9|          2|    1|          2|
    |din_V_data_V_1_data_out      |   9|          2|  128|        256|
    |din_V_data_V_1_state         |  15|          3|    2|          6|
    |din_V_tlast_1_data_out       |   9|          2|    1|          2|
    |din_V_tlast_1_state          |  15|          3|    2|          6|
    |din_words_TDATA_blk_n        |   9|          2|    1|          2|
    |din_words_V_data_V_1_state   |  15|          3|    2|          6|
    |din_words_V_tlast_1_state    |  15|          3|    2|          6|
    |dout_words_TDATA_blk_n       |   9|          2|    1|          2|
    |dout_words_V_data_V_1_state  |  15|          3|    2|          6|
    |dout_words_V_tlast_1_state   |  15|          3|    2|          6|
    |dt_TDATA_blk_n               |   9|          2|    1|          2|
    |dt_V_data_V_0_data_out       |   9|          2|  128|        256|
    |dt_V_data_V_0_state          |  15|          3|    2|          6|
    |dt_V_tlast_0_state           |  15|          3|    2|          6|
    |lhs_V_reg_112                |   9|          2|  128|        256|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 243|         50|  409|        839|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    4|   0|    4|          0|
    |control_V_1_sel_rd            |    1|   0|    1|          0|
    |control_V_1_state             |    2|   0|    2|          0|
    |din_V_data_V_1_payload_A      |  128|   0|  128|          0|
    |din_V_data_V_1_payload_B      |  128|   0|  128|          0|
    |din_V_data_V_1_sel_rd         |    1|   0|    1|          0|
    |din_V_data_V_1_sel_wr         |    1|   0|    1|          0|
    |din_V_data_V_1_state          |    2|   0|    2|          0|
    |din_V_tlast_1_payload_A       |    1|   0|    1|          0|
    |din_V_tlast_1_payload_B       |    1|   0|    1|          0|
    |din_V_tlast_1_sel_rd          |    1|   0|    1|          0|
    |din_V_tlast_1_sel_wr          |    1|   0|    1|          0|
    |din_V_tlast_1_state           |    2|   0|    2|          0|
    |din_words_V_data_V_1_sel_rd   |    1|   0|    1|          0|
    |din_words_V_data_V_1_state    |    2|   0|    2|          0|
    |din_words_V_tlast_1_sel_rd    |    1|   0|    1|          0|
    |din_words_V_tlast_1_state     |    2|   0|    2|          0|
    |dout_words_V_data_V_1_sel_rd  |    1|   0|    1|          0|
    |dout_words_V_data_V_1_state   |    2|   0|    2|          0|
    |dout_words_V_tlast_1_sel_rd   |    1|   0|    1|          0|
    |dout_words_V_tlast_1_state    |    2|   0|    2|          0|
    |dt_V_data_V_0_payload_A       |  128|   0|  128|          0|
    |dt_V_data_V_0_payload_B       |  128|   0|  128|          0|
    |dt_V_data_V_0_sel_rd          |    1|   0|    1|          0|
    |dt_V_data_V_0_sel_wr          |    1|   0|    1|          0|
    |dt_V_data_V_0_state           |    2|   0|    2|          0|
    |dt_V_tlast_0_state            |    2|   0|    2|          0|
    |lhs_V_reg_112                 |  128|   0|  128|          0|
    |temp_data_V_1_reg_177         |  128|   0|  128|          0|
    |tmp_data_V_reg_169            |  128|   0|  128|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  931|   0|  931|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_start           |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_done            | out |    1| ap_ctrl_hs |         llr         | return value |
|ap_idle            | out |    1| ap_ctrl_hs |         llr         | return value |
|ap_ready           | out |    1| ap_ctrl_hs |         llr         | return value |
|dt_TDATA           |  in |  128|    axis    |     dt_V_data_V     |    pointer   |
|dt_TVALID          |  in |    1|    axis    |      dt_V_tlast     |    pointer   |
|dt_TREADY          | out |    1|    axis    |      dt_V_tlast     |    pointer   |
|dt_TLAST           |  in |    1|    axis    |      dt_V_tlast     |    pointer   |
|din_TDATA          | out |  128|    axis    |     din_V_data_V    |    pointer   |
|din_TREADY         |  in |    1|    axis    |     din_V_data_V    |    pointer   |
|din_TVALID         | out |    1|    axis    |     din_V_tlast     |    pointer   |
|din_TLAST          | out |    1|    axis    |     din_V_tlast     |    pointer   |
|control_V_TDATA    | out |   32|    axis    |      control_V      |    pointer   |
|control_V_TVALID   | out |    1|    axis    |      control_V      |    pointer   |
|control_V_TREADY   |  in |    1|    axis    |      control_V      |    pointer   |
|din_words_TDATA    | out |    8|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TREADY   |  in |    1|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TVALID   | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|din_words_TLAST    | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|dout_words_TDATA   | out |    8|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TREADY  |  in |    1|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TVALID  | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
|dout_words_TLAST   | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_5)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 0)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:43]   --->   Operation 5 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:44]   --->   Operation 6 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 5, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:45]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call { i128, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P(i128* %dt_V_data_V, i1* %dt_V_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:47]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1 } %empty, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:47]   --->   Operation 9 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %dt_V_data_V), !map !74"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dt_V_tlast), !map !78"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %din_V_data_V), !map !82"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_tlast), !map !86"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %control_V), !map !90"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %din_words_V_data_V), !map !94"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_words_V_tlast), !map !98"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout_words_V_data_V), !map !102"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dout_words_V_tlast), !map !106"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @llr_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:31]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %din_words_V_data_V, i1* %din_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:32]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %control_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:33]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %din_V_data_V, i1* %din_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:34]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %dt_V_data_V, i1* %dt_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:35]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 0)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:43]   --->   Operation 25 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:44]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 5, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:45]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V = phi i128 [ %tmp_data_V, %0 ], [ %temp_data_V_1, %_ZrSILi128ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit ]"   --->   Operation 29 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i128 %lhs_V to i64" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 30 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i128 %lhs_V to i1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 31 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.13ns)   --->   "%tmp_5 = icmp eq i64 %tmp, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 32 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %2, label %_ZrSILi128ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %lhs_V, i32 1, i32 127)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:50]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%temp_data_V_1 = sext i127 %tmp_2 to i128" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:50]   --->   Operation 35 'sext' 'temp_data_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.30ns)   --->   "%tmp_tlast = icmp eq i127 %tmp_2, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:51]   --->   Operation 36 'icmp' 'tmp_tlast' <Predicate = (!tmp_5)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.39ns)   --->   "%tmp_data_V_4_cast = select i1 %tmp_1, i128 127, i128 -127" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:54]   --->   Operation 37 'select' 'tmp_data_V_4_cast' <Predicate = (!tmp_5)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %tmp_data_V_4_cast, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:55]   --->   Operation 38 'write' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:57]   --->   Operation 39 'ret' <Predicate = (tmp_5)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %tmp_data_V_4_cast, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:55]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:56]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dt_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dt_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 00000]
tmp_data_V        (extractvalue ) [ 00111]
StgValue_10       (specbitsmap  ) [ 00000]
StgValue_11       (specbitsmap  ) [ 00000]
StgValue_12       (specbitsmap  ) [ 00000]
StgValue_13       (specbitsmap  ) [ 00000]
StgValue_14       (specbitsmap  ) [ 00000]
StgValue_15       (specbitsmap  ) [ 00000]
StgValue_16       (specbitsmap  ) [ 00000]
StgValue_17       (specbitsmap  ) [ 00000]
StgValue_18       (specbitsmap  ) [ 00000]
StgValue_19       (spectopmodule) [ 00000]
StgValue_20       (specinterface) [ 00000]
StgValue_21       (specinterface) [ 00000]
StgValue_22       (specinterface) [ 00000]
StgValue_23       (specinterface) [ 00000]
StgValue_24       (specinterface) [ 00000]
StgValue_25       (write        ) [ 00000]
StgValue_26       (write        ) [ 00000]
StgValue_27       (write        ) [ 00000]
StgValue_28       (br           ) [ 00111]
lhs_V             (phi          ) [ 00010]
tmp               (trunc        ) [ 00000]
tmp_1             (trunc        ) [ 00000]
tmp_5             (icmp         ) [ 00011]
StgValue_33       (br           ) [ 00000]
tmp_2             (partselect   ) [ 00000]
temp_data_V_1     (sext         ) [ 00111]
tmp_tlast         (icmp         ) [ 00001]
tmp_data_V_4_cast (select       ) [ 00001]
StgValue_39       (ret          ) [ 00000]
StgValue_40       (write        ) [ 00000]
StgValue_41       (br           ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dt_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dt_V_tlast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_V_tlast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="control_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_words_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_words_V_tlast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dout_words_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dout_words_V_tlast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="llr_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="129" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="8" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="lhs_V_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="114" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="lhs_V_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="128" slack="2"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="127" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_data_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="129" slack="0"/>
<pin id="123" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="128" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="128" slack="0"/>
<pin id="131" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="127" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="8" slack="0"/>
<pin id="144" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="temp_data_V_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="127" slack="0"/>
<pin id="151" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_data_V_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_tlast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="127" slack="0"/>
<pin id="155" dir="0" index="1" bw="127" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_tlast/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_4_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="128" slack="0"/>
<pin id="163" dir="0" index="2" bw="128" slack="0"/>
<pin id="164" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_4_cast/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_data_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="128" slack="2"/>
<pin id="171" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="temp_data_V_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="0"/>
<pin id="179" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="temp_data_V_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_tlast_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tlast "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_data_V_4_cast_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="1"/>
<pin id="189" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="124"><net_src comp="94" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="115" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="115" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="139" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="2"/><net_sink comp="102" pin=4"/></net>

<net id="165"><net_src comp="129" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="102" pin=3"/></net>

<net id="172"><net_src comp="121" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="180"><net_src comp="149" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="185"><net_src comp="153" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="190"><net_src comp="160" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="102" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_V_data_V | {4 }
	Port: din_V_tlast | {4 }
	Port: control_V | {2 }
	Port: din_words_V_data_V | {2 }
	Port: din_words_V_tlast | {2 }
	Port: dout_words_V_data_V | {2 }
	Port: dout_words_V_tlast | {2 }
 - Input state : 
	Port: llr : dt_V_data_V | {1 }
	Port: llr : dt_V_tlast | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp : 1
		tmp_1 : 1
		tmp_5 : 2
		StgValue_33 : 3
		tmp_2 : 1
		temp_data_V_1 : 2
		tmp_tlast : 2
		tmp_data_V_4_cast : 2
		StgValue_38 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|  select  | tmp_data_V_4_cast_fu_160 |    0    |   107   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_5_fu_133       |    0    |    29   |
|          |     tmp_tlast_fu_153     |    0    |    50   |
|----------|--------------------------|---------|---------|
|          |      grp_write_fu_62     |    0    |    0    |
|   write  |      grp_write_fu_70     |    0    |    0    |
|          |      grp_write_fu_82     |    0    |    0    |
|          |     grp_write_fu_102     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |     empty_read_fu_94     |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_121    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        tmp_fu_125        |    0    |    0    |
|          |       tmp_1_fu_129       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_2_fu_139       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |   temp_data_V_1_fu_149   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   186   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      lhs_V_reg_112      |   128  |
|  temp_data_V_1_reg_177  |   128  |
|tmp_data_V_4_cast_reg_187|   128  |
|    tmp_data_V_reg_169   |   128  |
|    tmp_tlast_reg_182    |    1   |
+-------------------------+--------+
|          Total          |   513  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p3  |   2  |   8  |   16   ||    9    |
| grp_write_fu_102 |  p4  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   513  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   513  |   204  |
+-----------+--------+--------+--------+
