/**********************************************************************************************
 * WARNING: THIS FILE HAS BEEN GENERATED BY REG_MAP_MANAGER TOOLS PLEASE DO NOT MODIFY IT     *
 **********************************************************************************************
 * File: tep_register_control_register_map.h                                                  *
 *                                                                                            *
 * Copyright (c) 2015-2018 Prophesee. All rights reserved.                                    *
 *                                                                                            *
 * Date:           08/10/2018 at 12h05m31s                                                    *
 * Name:           tep_register_control_register_map                                          *
 * Version:        1.0                                                                        *
 * Hash:           ec11a5a55c12c55d8d7ee89f4a02057d2f9bcfd8d28fe15c1dfd7041086af274           *
 **********************************************************************************************
 * WARNING: THIS FILE HAS BEEN GENERATED BY REG_MAP_MANAGER TOOLS PLEASE DO NOT MODIFY IT     *
 *********************************************************************************************/

#ifndef METAVISION_HAL_TEP_REGISTER_CONTROL_REGISTER_MAP_H
#define METAVISION_HAL_TEP_REGISTER_CONTROL_REGISTER_MAP_H

//------------------------------------------------------------------------------------------------------------
// CCAM2_SYSTEM_CONTROL
//------------------------------------------------------------------------------------------------------------

#define CCAM2_SYSTEM_CONTROL_BASE_ADDR 0x00000000
#define CCAM2_SYSTEM_CONTROL_LAST_ADDR 0x0000003C
#define CCAM2_SYSTEM_CONTROL_SIZE 0x00000040

#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_ADDR 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDA_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDA_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDA_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDC_BIT_IDX 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDC_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDC_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDD_BIT_IDX 2
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDD_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_VDDD_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SENSOR_SOFT_RESET_BIT_IDX 3
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SENSOR_SOFT_RESET_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SENSOR_SOFT_RESET_DEFAULT 0x00000001
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_IN_EVT_NO_BLOCKING_MODE_BIT_IDX 4
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_IN_EVT_NO_BLOCKING_MODE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_IN_EVT_NO_BLOCKING_MODE_DEFAULT 0x00000001
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SISLEY_HVGA_REMAP_BYPASS_BIT_IDX 8
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SISLEY_HVGA_REMAP_BYPASS_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_SISLEY_HVGA_REMAP_BYPASS_DEFAULT 0x00000001
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_MODE_BIT_IDX 12
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_MODE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_MODE_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_ENABLE_BIT_IDX 13
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_ENABLE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_MASTER_ENABLE_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_USE_EXT_START_BIT_IDX 14
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_USE_EXT_START_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_USE_EXT_START_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_ROI_TD_RSTN_BIT_IDX 18
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_ROI_TD_RSTN_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_ROI_TD_RSTN_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_EXT_CTRL_RSTB_BIT_IDX 20
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_EXT_CTRL_RSTB_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_ATIS_CONTROL_EN_EXT_CTRL_RSTB_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE0_ADDR 0x00000002
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE0_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE0_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE0_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE1_ADDR 0x00000004
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE1_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE1_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_ATIS_BIASROI_UPDATE_VALUE1_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_ATIS_BIAS_UPDATE_VALUE2_ADDR 0x00000006
#define CCAM2_SYSTEM_CONTROL_ATIS_BIAS_UPDATE_VALUE2_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_ATIS_BIAS_UPDATE_VALUE2_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_ATIS_BIAS_UPDATE_VALUE2_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ADDR 0x00000008
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_64BITS_EVENT_BIT_IDX 3
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_64BITS_EVENT_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_64BITS_EVENT_DEFAULT 0x00000001
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_BYPASS_MAPPING_BIT_IDX 5
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_BYPASS_MAPPING_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_BYPASS_MAPPING_DEFAULT 0x00000001
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_HOST_IF_ENABLE_BIT_IDX 8
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_HOST_IF_ENABLE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_HOST_IF_ENABLE_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_STEREO_MERGE_ENABLE_BIT_IDX 9
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_STEREO_MERGE_ENABLE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_STEREO_MERGE_ENABLE_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_IMU_BIT_IDX 10
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_IMU_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_IMU_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_OUT_OF_FOV_BIT_IDX 11
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_OUT_OF_FOV_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_CCAM2_CONTROL_ENABLE_OUT_OF_FOV_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_TRIGGERS_ADDR 0x0000000A
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_SOFT_RESET_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_SOFT_RESET_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_SOFT_RESET_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_BIAS_DIN_VALID_BIT_IDX 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_BIAS_DIN_VALID_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_BIAS_DIN_VALID_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_TS_RESET_BIT_IDX 2
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_TS_RESET_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_TS_RESET_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_ROI_DIN_BIT_IDX 3
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_ROI_DIN_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_ROI_DIN_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FIFO_RESET_BIT_IDX 7
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FIFO_RESET_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FIFO_RESET_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FLASH_ACCESS_BIT_IDX 8
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FLASH_ACCESS_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_FLASH_ACCESS_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_MAPPING_FETCH_BIT_IDX 9
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_MAPPING_FETCH_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_MAPPING_FETCH_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_PROG_DAC_BIT_IDX 10
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_PROG_DAC_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_PROG_DAC_DEFAULT 0x00000000
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_DAC_DIN_VALID_BIT_IDX 11
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_DAC_DIN_VALID_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_TRIGGERS_DAC_DIN_VALID_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SYSTEM_STATUS_ADDR 0x0000000C
#define CCAM2_SYSTEM_CONTROL_SYSTEM_STATUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SYSTEM_STATUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SYSTEM_STATUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_FOUT_LSB_STATUS_ADDR 0x0000000E
#define CCAM2_SYSTEM_CONTROL_FOUT_LSB_STATUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_FOUT_LSB_STATUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_FOUT_LSB_STATUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_FOUT_MSB_STATUS_ADDR 0x00000010
#define CCAM2_SYSTEM_CONTROL_FOUT_MSB_STATUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_FOUT_MSB_STATUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_FOUT_MSB_STATUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_FIFO_WRCOUNT_STATUS_ADDR 0x00000012
#define CCAM2_SYSTEM_CONTROL_FIFO_WRCOUNT_STATUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_FIFO_WRCOUNT_STATUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_FIFO_WRCOUNT_STATUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_FIFO_CHECKPIX_STATUS_ADDR 0x00000014
#define CCAM2_SYSTEM_CONTROL_FIFO_CHECKPIX_STATUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_FIFO_CHECKPIX_STATUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_FIFO_CHECKPIX_STATUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_TLAST_REARMUS_ADDR 0x00000016
#define CCAM2_SYSTEM_CONTROL_TLAST_REARMUS_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_TLAST_REARMUS_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_TLAST_REARMUS_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_OVERFLOW_HITCOUNT_ADDR 0x00000018
#define CCAM2_SYSTEM_CONTROL_OVERFLOW_HITCOUNT_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_OVERFLOW_HITCOUNT_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_OVERFLOW_HITCOUNT_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_CCAM2_MODE_ADDR 0x0000001A
#define CCAM2_SYSTEM_CONTROL_CCAM2_MODE_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_CCAM2_MODE_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_CCAM2_MODE_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SERIAL_LSB_ADDR 0x0000001C
#define CCAM2_SYSTEM_CONTROL_SERIAL_LSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SERIAL_LSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SERIAL_LSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SERIAL_MSB_ADDR 0x00000020
#define CCAM2_SYSTEM_CONTROL_SERIAL_MSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SERIAL_MSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SERIAL_MSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_NOTIFY_PACKETCOUNT_ADDR 0x00000022
#define CCAM2_SYSTEM_CONTROL_NOTIFY_PACKETCOUNT_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_NOTIFY_PACKETCOUNT_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_NOTIFY_PACKETCOUNT_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_LSB_ADDR 0x00000024
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_LSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_LSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_LSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_MSB_ADDR 0x00000026
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_MSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_MSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_FADDR_MSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_LSB_ADDR 0x00000028
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_LSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_LSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_LSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_MSB_ADDR 0x0000002A
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_MSB_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_MSB_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_RDATA_MSB_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_READ_ITER_ADDR 0x0000002C
#define CCAM2_SYSTEM_CONTROL_SNFETCH_READ_ITER_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_READ_ITER_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_READ_ITER_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_SNFETCH_TIME_COUNT_ADDR 0x0000002E
#define CCAM2_SYSTEM_CONTROL_SNFETCH_TIME_COUNT_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_SNFETCH_TIME_COUNT_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_SNFETCH_TIME_COUNT_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_BIAS_LOAD_ITERATION_COUNT_ADDR 0x00000030
#define CCAM2_SYSTEM_CONTROL_BIAS_LOAD_ITERATION_COUNT_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_BIAS_LOAD_ITERATION_COUNT_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_BIAS_LOAD_ITERATION_COUNT_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_FLASH_PROGRAM_SEL_SLAVE_ADDR 0x00000032
#define CCAM2_SYSTEM_CONTROL_FLASH_PROGRAM_SEL_SLAVE_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_FLASH_PROGRAM_SEL_SLAVE_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_FLASH_PROGRAM_SEL_SLAVE_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_WIDTH_ADDR 0x00000034
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_WIDTH_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_WIDTH_VALUE_WIDTH 11
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_WIDTH_VALUE_DEFAULT 0x00000280

#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_HEIGHT_ADDR 0x00000036
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_HEIGHT_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_HEIGHT_VALUE_WIDTH 11
#define CCAM2_SYSTEM_CONTROL_OUT_OF_FOV_FILTER_HEIGHT_VALUE_DEFAULT 0x000001E0

#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_ENABLE_ADDR 0x00000038
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_ENABLE_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_ENABLE_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_ENABLE_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_T_DROP_FACTOR_ADDR 0x0000003A
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_T_DROP_FACTOR_VALUE_BIT_IDX 0
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_T_DROP_FACTOR_VALUE_WIDTH 16
#define CCAM2_SYSTEM_CONTROL_TEP_EVT_RATE_CONTROL_T_DROP_FACTOR_VALUE_DEFAULT 0x00000000

#define CCAM2_SYSTEM_CONTROL_EXT_SYNC_OUT_MODE_ADDR 0x0000003C
#define CCAM2_SYSTEM_CONTROL_EXT_SYNC_OUT_MODE_VALUE_BIT_IDX \
    0 // Set to 1 to select the trigger out on the output multiplexer
#define CCAM2_SYSTEM_CONTROL_EXT_SYNC_OUT_MODE_VALUE_WIDTH 1
#define CCAM2_SYSTEM_CONTROL_EXT_SYNC_OUT_MODE_VALUE_DEFAULT 0x00000000

#endif // METAVISION_HAL_TEP_REGISTER_CONTROL_REGISTER_MAP_H
