[[{"${BASE}/src/main/resources/verilog/UART.v":["${BASE}/target/scala-2.12/classes/verilog/UART.v"]},{"${BASE}/target/scala-2.12/classes/verilog/UART.v":["${BASE}/src/main/resources/verilog/UART.v"]}],{"${BASE}/src/main/resources/verilog/UART.v":{"file":"file:///D:/ComputerScience/Projects/CPUdemo/hardware/src/main/resources/verilog/UART.v","lastModified":1716527993207}}]