============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 15:11:58 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(72)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(72)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../pulse.v
HDL-1007 : analyze verilog file ../../dac.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top top_module"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'rd_out_vld' remains unconnected for this instance in ../../top_module.v(213)
HDL-1007 : port 'full_pos_edge' remains unconnected for this instance in ../../top_module.v(213)
HDL-1007 : port 'empty_pos_edge' remains unconnected for this instance in ../../top_module.v(213)
HDL-1007 : elaborate module top_module in ../../top_module.v(23)
HDL-1007 : elaborate module clk_wizz_0 in ../../al_ip/clk_wizz_0.v(25)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=24,CLKC0_DIV=6,CLKC1_DIV=24,CLKC2_DIV=120,CLKC3_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=23,CLKC2_CPHASE=119,CLKC3_CPHASE=39,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module pulse in ../../pulse.v(1)
HDL-1007 : elaborate module f_measure_module in ../../f_measure_module.v(23)
HDL-1007 : elaborate module f_div10_module in ../../f_div10_module.v(23)
HDL-1007 : elaborate module ad_delay_module in ../../ad_delay_module.v(23)
HDL-1007 : elaborate module clk_wiz_1 in ../../al_ip/clk_wiz_1.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=16,CLKC2_DIV=2,CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module transfer_module in ../../transfer_module.v(23)
HDL-1007 : elaborate module ADC_get_module in ../../ADC_get_module.v(23)
HDL-1007 : elaborate module detect_module in ../../detect_module.v(23)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../fifo_module.v(50)
HDL-1007 : elaborate module fifo_module in ../../fifo_module.v(23)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/FIFO.v(261)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/FIFO.v(261)
HDL-1007 : elaborate module FIFO in ../../al_ip/FIFO.v(26)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=10) in ../../al_ip/FIFO.v(290)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=13) in ../../al_ip/FIFO.v(290)
HDL-1007 : elaborate module ram_infer_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=13,DATAWIDTH_B=64,ADDRWIDTH_B=10) in ../../al_ip/FIFO.v(378)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/FIFO.v(443)
HDL-5007 WARNING: input port 'dib[63]' is not connected on this instance in ../../al_ip/FIFO.v(266)
HDL-1007 : elaborate module mux2_module in ../../mux2_module.v(23)
HDL-1007 : elaborate module SPI_slave_module in ../../SPI_slave_module.v(23)
HDL-1007 : elaborate module DA_top_module in ../../DA_top_module.v(23)
HDL-1007 : elaborate module clk_wiz_2 in ../../al_ip/clk_wiz_2.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=21,CLKC0_DIV=21,CLKC1_DIV=41,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=20,CLKC1_CPHASE=40,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/work/anlogic/arch/eagle_macro.v(930)
HDL-1007 : elaborate module dac in ../../dac.v(1)
HDL-1007 : elaborate module blk_mem_gen_0 in ../../al_ip/blk_mem_gen_0.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=8,ADDR_WIDTH_B=8,DATA_DEPTH_A=256,DATA_DEPTH_B=256,MODE="SP",INIT_FILE="../../fangbofanzhuan.mif") in E:/work/anlogic/arch/eagle_macro.v(1032)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is top_module
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top top_module" in  1.026428s wall, 0.953125s user + 0.062500s system = 1.015625s CPU (98.9%)

RUN-1004 : used memory is 185 MB, reserved memory is 157 MB, peak memory is 303 MB
RUN-1002 : start command "export_db fpga_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../XUEZHANG.adc"
RUN-1002 : start command "set_pin_assignment  PULSE_G   LOCATION = N4; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  ad0_clk   LOCATION = H16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  ad0_data[0]   LOCATION = B14; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[1]   LOCATION = B16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[2]   LOCATION = C16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[3]   LOCATION = E15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[4]   LOCATION = E11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[5]   LOCATION = D11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[6]   LOCATION = F15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad0_data[7]   LOCATION = G16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  ad1_clk   LOCATION = A13; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cs_n_i   LOCATION = J16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  da_clk   LOCATION = H15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[0]   LOCATION = A14; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[1]   LOCATION = B15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[2]   LOCATION = C15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[3]   LOCATION = D16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[4]   LOCATION = C9; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[5]   LOCATION = C10; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[6]   LOCATION = E16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  da_data[7]   LOCATION = F16; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  fifo_rst_n   LOCATION = B12; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  fx_clk   LOCATION = A11; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  miso_o   LOCATION = K15; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  mosi_i   LOCATION = M16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sclk_i   LOCATION = N16; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sel   LOCATION = P15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R15; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sys_clk   LOCATION = T8; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  sys_rst_n   LOCATION = A12; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top_module"
SYN-1012 : SanityCheck: Model "ad_delay_module"
SYN-1012 : SanityCheck: Model "clk_wiz_1"
SYN-1012 : SanityCheck: Model "ADC_get_module"
SYN-1012 : SanityCheck: Model "detect_module"
SYN-1012 : SanityCheck: Model "DA_top_module"
SYN-1012 : SanityCheck: Model "dac"
SYN-1012 : SanityCheck: Model "clk_wiz_2"
SYN-1012 : SanityCheck: Model "blk_mem_gen_0"
SYN-1012 : SanityCheck: Model "f_div10_module"
SYN-1012 : SanityCheck: Model "f_measure_module"
SYN-1012 : SanityCheck: Model "fifo_module"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "ram_infer_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=13,DATAWIDTH_B=64,ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_FIFO(ADDR_WIDTH=13)"
SYN-1012 : SanityCheck: Model "mux2_module"
SYN-1012 : SanityCheck: Model "clk_wizz_0"
SYN-1012 : SanityCheck: Model "pulse"
SYN-1012 : SanityCheck: Model "SPI_slave_module"
SYN-1012 : SanityCheck: Model "transfer_module"
SYN-1043 : Mark clk_wizz_0 as IO macro for instance pll_inst
SYN-1043 : Mark clk_wiz_2 as IO macro for instance pll_inst
SYN-1043 : Mark DA_top_module as IO macro for instance instance_name_da
SYN-1043 : Mark clk_wiz_1 as IO macro for instance pll_inst
SYN-1043 : Mark ad_delay_module as IO macro for instance instance_name_my
SYN-1011 : Flatten model top_module
SYN-1032 : 14876/3660 useful/useless nets, 8860/222 useful/useless insts
SYN-1001 : Optimize 64 less-than instances
SYN-1016 : Merged 4080 instances.
SYN-1025 : Merged 7 RAM ports.
SYN-1026 : Infer Logic BRAM(fifo/fifo_generator_0_u/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 64	 write mode: NORMAL
	 port b size: 8192 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1032 : 6320/4352 useful/useless nets, 2574/2143 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-5011 WARNING: Undriven pin: model "top_module" / inst "fifo/fifo_generator_0_u/wr_to_rd_cross_inst/reg1_syn_2" in ../../al_ip/FIFO.v(347) / pin "d"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 6256/0 useful/useless nets, 3903/54 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 128 distributor mux.
SYN-1001 : Optimize 5 less-than instances
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 253 instances.
SYN-1015 : Optimize round 1, 1471 better
SYN-1014 : Optimize round 2
SYN-1032 : 5829/168 useful/useless nets, 3490/156 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 446 better
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-1032 : 5823/5 useful/useless nets, 3486/1 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl" in  9.827736s wall, 9.718750s user + 0.062500s system = 9.781250s CPU (99.5%)

RUN-1004 : used memory is 217 MB, reserved memory is 188 MB, peak memory is 303 MB
RUN-1002 : start command "report_area -file fpga_rtl.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Gate Statistics
#Basic gates             2889
  #and                     15
  #nand                     0
  #or                       0
  #nor                      0
  #xor                     38
  #xnor                     0
  #buf                      0
  #not                    141
  #bufif1                   0
  #MX21                  2030
  #FADD                     0
  #DFF                    665
  #LATCH                    0
#MACRO_ADD                152
#MACRO_EQ                  10
#MACRO_MULT                 1
#MACRO_MUX                335
#MACRO_OTHERS               2

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |gates  |seq    |macros |
+------------------------------------------------------------------------------------------+
|top                       |top_module                             |2224   |665    |165    |
|  ad_delay                |ad_delay_module                        |3      |36     |4      |
|    instance_name_my      |clk_wiz_1                              |0      |0      |0      |
|  adget                   |ADC_get_module                         |0      |12     |2      |
|  csget                   |detect_module                          |2      |2      |0      |
|  dac                     |DA_top_module                          |1      |8      |2      |
|    da_wave_send          |dac                                    |1      |8      |1      |
|    instance_name_da      |clk_wiz_2                              |0      |0      |0      |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0      |1      |
|  f_div                   |f_div10_module                         |0      |5      |3      |
|  f_div2                  |f_div10_module                         |0      |5      |3      |
|  f_m                     |f_measure_module                       |2153   |329    |134    |
|  fifo                    |fifo_module                            |50     |181    |8      |
|    fifo_generator_0_u    |FIFO                                   |42     |114    |7      |
|      ram_inst            |ram_infer_FIFO                         |0      |0      |1      |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |17     |40     |0      |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |21     |46     |0      |
|  mux                     |mux2_module                            |1      |75     |2      |
|  pll_clk                 |clk_wizz_0                             |0      |0      |0      |
|  pulse_get               |pulse                                  |3      |2      |2      |
|  spi_slave               |SPI_slave_module                       |7      |10     |4      |
|  transfer                |transfer_module                        |1      |0      |0      |
+------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db fpga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109405701931008"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "optimize_gate -maparea fpga_gate.area"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-1032 : 5850/3 useful/useless nets, 3505/11 useful/useless insts
RUN-1002 : start command "update_pll_param -module top_module"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2595 : bram inst: fifo/fifo_generator_0_u/ram_inst/ramread0_syn_6 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "dac/u_rom_256x8b/inst"
SYN-2541 : Reading BRAM "dac/u_rom_256x8b/inst" init file "D:\anlu\xuezhang2\fangbofanzhuan.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "fifo/fifo_generator_0_u/ram_inst/ramread0_syn_8"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6101/53 useful/useless nets, 3522/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 54 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 6 control mux instances
SYN-1001 : Convert 126 adder
SYN-2501 : Optimize round 1
SYN-1032 : 6022/3641 useful/useless nets, 3515/121 useful/useless insts
SYN-2501 : Optimize round 1, 3852 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 155 macro adder
SYN-1016 : Merged 146 instances.
SYN-1032 : 12695/4038 useful/useless nets, 10188/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 40106, tnet num: 12695, tinst num: 10187, tnode num: 41781, tedge num: 61188.
TMR-2508 : Levelizing timing graph completed, there are 8403 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12695 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2359 (3.06), #lev = 63 (19.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2357 (3.06), #lev = 63 (19.33)
SYN-3001 : Logic optimization runtime opt =   0.19 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2657 instances into 2361 LUTs, name keeping = 97%.
RUN-1002 : start command "report_area -file fpga_gate.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

LUT Statistics
#Total_luts              9151
  #lut4                  2355
  #lut5                     6
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b            6790

Utilization Statistics
#lut                     9151   out of  19600   46.69%
#reg                      597   out of  19600    3.05%
#le                         0
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |2361    |6790    |608     |9       |7       |
|  ad_delay                |ad_delay_module                        |17      |37      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0       |0       |1       |0       |0       |
|  dac                     |DA_top_module                          |0       |9       |8       |1       |0       |
|    da_wave_send          |dac                                    |0       |9       |8       |0       |0       |
|    instance_name_da      |clk_wiz_2                              |0       |0       |0       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5       |0       |5       |0       |0       |
|  f_m                     |f_measure_module                       |2155    |5809    |272     |0       |7       |
|  fifo                    |fifo_module                            |44      |61      |181     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |42      |61      |114     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |17      |0       |40      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |21      |0       |46      |0       |0       |
|  mux                     |mux2_module                            |71      |11      |75      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |1       |18      |2       |0       |0       |
|  spi_slave               |SPI_slave_module                       |55      |14      |8       |0       |0       |
+---------------------------------------------------------------------------------------------------------------+

SYN-1001 : Packing model "top_module" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 597 DFF/LATCH to SEQ ...
SYN-4009 : Pack 52 carry chain into lslice
SYN-4007 : Packing 3358 adder to BLE ...
SYN-4008 : Packed 3358 adder and 86 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea fpga_gate.area" in  3.454920s wall, 3.359375s user + 0.062500s system = 3.421875s CPU (99.0%)

RUN-1004 : used memory is 312 MB, reserved memory is 283 MB, peak memory is 347 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "export_db fpga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_gate.db" in  1.370454s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (166.5%)

RUN-1004 : used memory is 323 MB, reserved memory is 297 MB, peak memory is 416 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240709_151158.log"
