$date
	Thu Nov 20 13:39:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module main $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # equal $end
$var reg 1 " greater $end
$var reg 1 ! less $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
1"
0!
$end
#20
1!
0"
1%
0$
#40
1#
0!
1$
