# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clockDivider.srcs/sim_1/imports/new/FreqDivStatic_tb.vhd" \

# Do not sort compile order
nosort
