
hdr-precision-current-source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c60  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08009df0  08009df0  0000adf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e78  08009e78  0000b10c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009e78  08009e78  0000b10c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009e78  08009e78  0000b10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e78  08009e78  0000ae78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e7c  08009e7c  0000ae7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  08009e80  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001470  2000010c  08009f8c  0000b10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000157c  08009f8c  0000b57c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013a44  00000000  00000000  0000b13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000367d  00000000  00000000  0001eb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00022200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c77  00000000  00000000  000232a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c824  00000000  00000000  00023f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015853  00000000  00000000  0004073b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a260f  00000000  00000000  00055f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f859d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044a4  00000000  00000000  000f85e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000fca84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000010c 	.word	0x2000010c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009dd8 	.word	0x08009dd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000110 	.word	0x20000110
 80001cc:	08009dd8 	.word	0x08009dd8

080001d0 <__aeabi_dmul>:
 80001d0:	b570      	push	{r4, r5, r6, lr}
 80001d2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001d6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001de:	bf1d      	ittte	ne
 80001e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e4:	ea94 0f0c 	teqne	r4, ip
 80001e8:	ea95 0f0c 	teqne	r5, ip
 80001ec:	f000 f8de 	bleq	80003ac <__aeabi_dmul+0x1dc>
 80001f0:	442c      	add	r4, r5
 80001f2:	ea81 0603 	eor.w	r6, r1, r3
 80001f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000202:	bf18      	it	ne
 8000204:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000208:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800020c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000210:	d038      	beq.n	8000284 <__aeabi_dmul+0xb4>
 8000212:	fba0 ce02 	umull	ip, lr, r0, r2
 8000216:	f04f 0500 	mov.w	r5, #0
 800021a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800021e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000222:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000226:	f04f 0600 	mov.w	r6, #0
 800022a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800022e:	f09c 0f00 	teq	ip, #0
 8000232:	bf18      	it	ne
 8000234:	f04e 0e01 	orrne.w	lr, lr, #1
 8000238:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800023c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000240:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000244:	d204      	bcs.n	8000250 <__aeabi_dmul+0x80>
 8000246:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024a:	416d      	adcs	r5, r5
 800024c:	eb46 0606 	adc.w	r6, r6, r6
 8000250:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000254:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000258:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800025c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000260:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000264:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000268:	bf88      	it	hi
 800026a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800026e:	d81e      	bhi.n	80002ae <__aeabi_dmul+0xde>
 8000270:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000274:	bf08      	it	eq
 8000276:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027a:	f150 0000 	adcs.w	r0, r0, #0
 800027e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000288:	ea46 0101 	orr.w	r1, r6, r1
 800028c:	ea40 0002 	orr.w	r0, r0, r2
 8000290:	ea81 0103 	eor.w	r1, r1, r3
 8000294:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000298:	bfc2      	ittt	gt
 800029a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800029e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a2:	bd70      	popgt	{r4, r5, r6, pc}
 80002a4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a8:	f04f 0e00 	mov.w	lr, #0
 80002ac:	3c01      	subs	r4, #1
 80002ae:	f300 80ab 	bgt.w	8000408 <__aeabi_dmul+0x238>
 80002b2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002b6:	bfde      	ittt	le
 80002b8:	2000      	movle	r0, #0
 80002ba:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002be:	bd70      	pople	{r4, r5, r6, pc}
 80002c0:	f1c4 0400 	rsb	r4, r4, #0
 80002c4:	3c20      	subs	r4, #32
 80002c6:	da35      	bge.n	8000334 <__aeabi_dmul+0x164>
 80002c8:	340c      	adds	r4, #12
 80002ca:	dc1b      	bgt.n	8000304 <__aeabi_dmul+0x134>
 80002cc:	f104 0414 	add.w	r4, r4, #20
 80002d0:	f1c4 0520 	rsb	r5, r4, #32
 80002d4:	fa00 f305 	lsl.w	r3, r0, r5
 80002d8:	fa20 f004 	lsr.w	r0, r0, r4
 80002dc:	fa01 f205 	lsl.w	r2, r1, r5
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f0:	fa21 f604 	lsr.w	r6, r1, r4
 80002f4:	eb42 0106 	adc.w	r1, r2, r6
 80002f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002fc:	bf08      	it	eq
 80002fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000302:	bd70      	pop	{r4, r5, r6, pc}
 8000304:	f1c4 040c 	rsb	r4, r4, #12
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f304 	lsl.w	r3, r0, r4
 8000310:	fa20 f005 	lsr.w	r0, r0, r5
 8000314:	fa01 f204 	lsl.w	r2, r1, r4
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000320:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800032c:	bf08      	it	eq
 800032e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f1c4 0520 	rsb	r5, r4, #32
 8000338:	fa00 f205 	lsl.w	r2, r0, r5
 800033c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000340:	fa20 f304 	lsr.w	r3, r0, r4
 8000344:	fa01 f205 	lsl.w	r2, r1, r5
 8000348:	ea43 0302 	orr.w	r3, r3, r2
 800034c:	fa21 f004 	lsr.w	r0, r1, r4
 8000350:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000354:	fa21 f204 	lsr.w	r2, r1, r4
 8000358:	ea20 0002 	bic.w	r0, r0, r2
 800035c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f094 0f00 	teq	r4, #0
 8000370:	d10f      	bne.n	8000392 <__aeabi_dmul+0x1c2>
 8000372:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000376:	0040      	lsls	r0, r0, #1
 8000378:	eb41 0101 	adc.w	r1, r1, r1
 800037c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000380:	bf08      	it	eq
 8000382:	3c01      	subeq	r4, #1
 8000384:	d0f7      	beq.n	8000376 <__aeabi_dmul+0x1a6>
 8000386:	ea41 0106 	orr.w	r1, r1, r6
 800038a:	f095 0f00 	teq	r5, #0
 800038e:	bf18      	it	ne
 8000390:	4770      	bxne	lr
 8000392:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000396:	0052      	lsls	r2, r2, #1
 8000398:	eb43 0303 	adc.w	r3, r3, r3
 800039c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a0:	bf08      	it	eq
 80003a2:	3d01      	subeq	r5, #1
 80003a4:	d0f7      	beq.n	8000396 <__aeabi_dmul+0x1c6>
 80003a6:	ea43 0306 	orr.w	r3, r3, r6
 80003aa:	4770      	bx	lr
 80003ac:	ea94 0f0c 	teq	r4, ip
 80003b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b4:	bf18      	it	ne
 80003b6:	ea95 0f0c 	teqne	r5, ip
 80003ba:	d00c      	beq.n	80003d6 <__aeabi_dmul+0x206>
 80003bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c0:	bf18      	it	ne
 80003c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003c6:	d1d1      	bne.n	800036c <__aeabi_dmul+0x19c>
 80003c8:	ea81 0103 	eor.w	r1, r1, r3
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd70      	pop	{r4, r5, r6, pc}
 80003d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003da:	bf06      	itte	eq
 80003dc:	4610      	moveq	r0, r2
 80003de:	4619      	moveq	r1, r3
 80003e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e4:	d019      	beq.n	800041a <__aeabi_dmul+0x24a>
 80003e6:	ea94 0f0c 	teq	r4, ip
 80003ea:	d102      	bne.n	80003f2 <__aeabi_dmul+0x222>
 80003ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f0:	d113      	bne.n	800041a <__aeabi_dmul+0x24a>
 80003f2:	ea95 0f0c 	teq	r5, ip
 80003f6:	d105      	bne.n	8000404 <__aeabi_dmul+0x234>
 80003f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003fc:	bf1c      	itt	ne
 80003fe:	4610      	movne	r0, r2
 8000400:	4619      	movne	r1, r3
 8000402:	d10a      	bne.n	800041a <__aeabi_dmul+0x24a>
 8000404:	ea81 0103 	eor.w	r1, r1, r3
 8000408:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800040c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000410:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000414:	f04f 0000 	mov.w	r0, #0
 8000418:	bd70      	pop	{r4, r5, r6, pc}
 800041a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800041e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000422:	bd70      	pop	{r4, r5, r6, pc}

08000424 <__aeabi_drsub>:
 8000424:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	e002      	b.n	8000430 <__adddf3>
 800042a:	bf00      	nop

0800042c <__aeabi_dsub>:
 800042c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000430 <__adddf3>:
 8000430:	b530      	push	{r4, r5, lr}
 8000432:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000436:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043a:	ea94 0f05 	teq	r4, r5
 800043e:	bf08      	it	eq
 8000440:	ea90 0f02 	teqeq	r0, r2
 8000444:	bf1f      	itttt	ne
 8000446:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800044e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000452:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000456:	f000 80e2 	beq.w	800061e <__adddf3+0x1ee>
 800045a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800045e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000462:	bfb8      	it	lt
 8000464:	426d      	neglt	r5, r5
 8000466:	dd0c      	ble.n	8000482 <__adddf3+0x52>
 8000468:	442c      	add	r4, r5
 800046a:	ea80 0202 	eor.w	r2, r0, r2
 800046e:	ea81 0303 	eor.w	r3, r1, r3
 8000472:	ea82 0000 	eor.w	r0, r2, r0
 8000476:	ea83 0101 	eor.w	r1, r3, r1
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	2d36      	cmp	r5, #54	@ 0x36
 8000484:	bf88      	it	hi
 8000486:	bd30      	pophi	{r4, r5, pc}
 8000488:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800048c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000490:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000494:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000498:	d002      	beq.n	80004a0 <__adddf3+0x70>
 800049a:	4240      	negs	r0, r0
 800049c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004ac:	d002      	beq.n	80004b4 <__adddf3+0x84>
 80004ae:	4252      	negs	r2, r2
 80004b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b4:	ea94 0f05 	teq	r4, r5
 80004b8:	f000 80a7 	beq.w	800060a <__adddf3+0x1da>
 80004bc:	f1a4 0401 	sub.w	r4, r4, #1
 80004c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c4:	db0d      	blt.n	80004e2 <__adddf3+0xb2>
 80004c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ca:	fa22 f205 	lsr.w	r2, r2, r5
 80004ce:	1880      	adds	r0, r0, r2
 80004d0:	f141 0100 	adc.w	r1, r1, #0
 80004d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d8:	1880      	adds	r0, r0, r2
 80004da:	fa43 f305 	asr.w	r3, r3, r5
 80004de:	4159      	adcs	r1, r3
 80004e0:	e00e      	b.n	8000500 <__adddf3+0xd0>
 80004e2:	f1a5 0520 	sub.w	r5, r5, #32
 80004e6:	f10e 0e20 	add.w	lr, lr, #32
 80004ea:	2a01      	cmp	r2, #1
 80004ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f0:	bf28      	it	cs
 80004f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004f6:	fa43 f305 	asr.w	r3, r3, r5
 80004fa:	18c0      	adds	r0, r0, r3
 80004fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000504:	d507      	bpl.n	8000516 <__adddf3+0xe6>
 8000506:	f04f 0e00 	mov.w	lr, #0
 800050a:	f1dc 0c00 	rsbs	ip, ip, #0
 800050e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000512:	eb6e 0101 	sbc.w	r1, lr, r1
 8000516:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800051a:	d31b      	bcc.n	8000554 <__adddf3+0x124>
 800051c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000520:	d30c      	bcc.n	800053c <__adddf3+0x10c>
 8000522:	0849      	lsrs	r1, r1, #1
 8000524:	ea5f 0030 	movs.w	r0, r0, rrx
 8000528:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800052c:	f104 0401 	add.w	r4, r4, #1
 8000530:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000534:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000538:	f080 809a 	bcs.w	8000670 <__adddf3+0x240>
 800053c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000540:	bf08      	it	eq
 8000542:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000546:	f150 0000 	adcs.w	r0, r0, #0
 800054a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800054e:	ea41 0105 	orr.w	r1, r1, r5
 8000552:	bd30      	pop	{r4, r5, pc}
 8000554:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000558:	4140      	adcs	r0, r0
 800055a:	eb41 0101 	adc.w	r1, r1, r1
 800055e:	3c01      	subs	r4, #1
 8000560:	bf28      	it	cs
 8000562:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000566:	d2e9      	bcs.n	800053c <__adddf3+0x10c>
 8000568:	f091 0f00 	teq	r1, #0
 800056c:	bf04      	itt	eq
 800056e:	4601      	moveq	r1, r0
 8000570:	2000      	moveq	r0, #0
 8000572:	fab1 f381 	clz	r3, r1
 8000576:	bf08      	it	eq
 8000578:	3320      	addeq	r3, #32
 800057a:	f1a3 030b 	sub.w	r3, r3, #11
 800057e:	f1b3 0220 	subs.w	r2, r3, #32
 8000582:	da0c      	bge.n	800059e <__adddf3+0x16e>
 8000584:	320c      	adds	r2, #12
 8000586:	dd08      	ble.n	800059a <__adddf3+0x16a>
 8000588:	f102 0c14 	add.w	ip, r2, #20
 800058c:	f1c2 020c 	rsb	r2, r2, #12
 8000590:	fa01 f00c 	lsl.w	r0, r1, ip
 8000594:	fa21 f102 	lsr.w	r1, r1, r2
 8000598:	e00c      	b.n	80005b4 <__adddf3+0x184>
 800059a:	f102 0214 	add.w	r2, r2, #20
 800059e:	bfd8      	it	le
 80005a0:	f1c2 0c20 	rsble	ip, r2, #32
 80005a4:	fa01 f102 	lsl.w	r1, r1, r2
 80005a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005ac:	bfdc      	itt	le
 80005ae:	ea41 010c 	orrle.w	r1, r1, ip
 80005b2:	4090      	lslle	r0, r2
 80005b4:	1ae4      	subs	r4, r4, r3
 80005b6:	bfa2      	ittt	ge
 80005b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005bc:	4329      	orrge	r1, r5
 80005be:	bd30      	popge	{r4, r5, pc}
 80005c0:	ea6f 0404 	mvn.w	r4, r4
 80005c4:	3c1f      	subs	r4, #31
 80005c6:	da1c      	bge.n	8000602 <__adddf3+0x1d2>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc0e      	bgt.n	80005ea <__adddf3+0x1ba>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0220 	rsb	r2, r4, #32
 80005d4:	fa20 f004 	lsr.w	r0, r0, r4
 80005d8:	fa01 f302 	lsl.w	r3, r1, r2
 80005dc:	ea40 0003 	orr.w	r0, r0, r3
 80005e0:	fa21 f304 	lsr.w	r3, r1, r4
 80005e4:	ea45 0103 	orr.w	r1, r5, r3
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	f1c4 040c 	rsb	r4, r4, #12
 80005ee:	f1c4 0220 	rsb	r2, r4, #32
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 f304 	lsl.w	r3, r1, r4
 80005fa:	ea40 0003 	orr.w	r0, r0, r3
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	fa21 f004 	lsr.w	r0, r1, r4
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	f094 0f00 	teq	r4, #0
 800060e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000612:	bf06      	itte	eq
 8000614:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000618:	3401      	addeq	r4, #1
 800061a:	3d01      	subne	r5, #1
 800061c:	e74e      	b.n	80004bc <__adddf3+0x8c>
 800061e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000622:	bf18      	it	ne
 8000624:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000628:	d029      	beq.n	800067e <__adddf3+0x24e>
 800062a:	ea94 0f05 	teq	r4, r5
 800062e:	bf08      	it	eq
 8000630:	ea90 0f02 	teqeq	r0, r2
 8000634:	d005      	beq.n	8000642 <__adddf3+0x212>
 8000636:	ea54 0c00 	orrs.w	ip, r4, r0
 800063a:	bf04      	itt	eq
 800063c:	4619      	moveq	r1, r3
 800063e:	4610      	moveq	r0, r2
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf1e      	ittt	ne
 8000648:	2100      	movne	r1, #0
 800064a:	2000      	movne	r0, #0
 800064c:	bd30      	popne	{r4, r5, pc}
 800064e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000652:	d105      	bne.n	8000660 <__adddf3+0x230>
 8000654:	0040      	lsls	r0, r0, #1
 8000656:	4149      	adcs	r1, r1
 8000658:	bf28      	it	cs
 800065a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800065e:	bd30      	pop	{r4, r5, pc}
 8000660:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000664:	bf3c      	itt	cc
 8000666:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800066a:	bd30      	popcc	{r4, r5, pc}
 800066c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000670:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000674:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000678:	f04f 0000 	mov.w	r0, #0
 800067c:	bd30      	pop	{r4, r5, pc}
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf1a      	itte	ne
 8000684:	4619      	movne	r1, r3
 8000686:	4610      	movne	r0, r2
 8000688:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800068c:	bf1c      	itt	ne
 800068e:	460b      	movne	r3, r1
 8000690:	4602      	movne	r2, r0
 8000692:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000696:	bf06      	itte	eq
 8000698:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800069c:	ea91 0f03 	teqeq	r1, r3
 80006a0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006a4:	bd30      	pop	{r4, r5, pc}
 80006a6:	bf00      	nop

080006a8 <__aeabi_ui2d>:
 80006a8:	f090 0f00 	teq	r0, #0
 80006ac:	bf04      	itt	eq
 80006ae:	2100      	moveq	r1, #0
 80006b0:	4770      	bxeq	lr
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006bc:	f04f 0500 	mov.w	r5, #0
 80006c0:	f04f 0100 	mov.w	r1, #0
 80006c4:	e750      	b.n	8000568 <__adddf3+0x138>
 80006c6:	bf00      	nop

080006c8 <__aeabi_i2d>:
 80006c8:	f090 0f00 	teq	r0, #0
 80006cc:	bf04      	itt	eq
 80006ce:	2100      	moveq	r1, #0
 80006d0:	4770      	bxeq	lr
 80006d2:	b530      	push	{r4, r5, lr}
 80006d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006dc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e0:	bf48      	it	mi
 80006e2:	4240      	negmi	r0, r0
 80006e4:	f04f 0100 	mov.w	r1, #0
 80006e8:	e73e      	b.n	8000568 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_f2d>:
 80006ec:	0042      	lsls	r2, r0, #1
 80006ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fa:	bf1f      	itttt	ne
 80006fc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000700:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000704:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000708:	4770      	bxne	lr
 800070a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800070e:	bf08      	it	eq
 8000710:	4770      	bxeq	lr
 8000712:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000716:	bf04      	itt	eq
 8000718:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800071c:	4770      	bxeq	lr
 800071e:	b530      	push	{r4, r5, lr}
 8000720:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000724:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	e71c      	b.n	8000568 <__adddf3+0x138>
 800072e:	bf00      	nop

08000730 <__aeabi_ul2d>:
 8000730:	ea50 0201 	orrs.w	r2, r0, r1
 8000734:	bf08      	it	eq
 8000736:	4770      	bxeq	lr
 8000738:	b530      	push	{r4, r5, lr}
 800073a:	f04f 0500 	mov.w	r5, #0
 800073e:	e00a      	b.n	8000756 <__aeabi_l2d+0x16>

08000740 <__aeabi_l2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800074e:	d502      	bpl.n	8000756 <__aeabi_l2d+0x16>
 8000750:	4240      	negs	r0, r0
 8000752:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000756:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800075a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000762:	f43f aed8 	beq.w	8000516 <__adddf3+0xe6>
 8000766:	f04f 0203 	mov.w	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800077e:	f1c2 0320 	rsb	r3, r2, #32
 8000782:	fa00 fc03 	lsl.w	ip, r0, r3
 8000786:	fa20 f002 	lsr.w	r0, r0, r2
 800078a:	fa01 fe03 	lsl.w	lr, r1, r3
 800078e:	ea40 000e 	orr.w	r0, r0, lr
 8000792:	fa21 f102 	lsr.w	r1, r1, r2
 8000796:	4414      	add	r4, r2
 8000798:	e6bd      	b.n	8000516 <__adddf3+0xe6>
 800079a:	bf00      	nop

0800079c <__gedf2>:
 800079c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80007a0:	e006      	b.n	80007b0 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__ledf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	e002      	b.n	80007b0 <__cmpdf2+0x4>
 80007aa:	bf00      	nop

080007ac <__cmpdf2>:
 80007ac:	f04f 0c01 	mov.w	ip, #1
 80007b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007c0:	bf18      	it	ne
 80007c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007c6:	d01b      	beq.n	8000800 <__cmpdf2+0x54>
 80007c8:	b001      	add	sp, #4
 80007ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007ce:	bf0c      	ite	eq
 80007d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007d4:	ea91 0f03 	teqne	r1, r3
 80007d8:	bf02      	ittt	eq
 80007da:	ea90 0f02 	teqeq	r0, r2
 80007de:	2000      	moveq	r0, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	f110 0f00 	cmn.w	r0, #0
 80007e6:	ea91 0f03 	teq	r1, r3
 80007ea:	bf58      	it	pl
 80007ec:	4299      	cmppl	r1, r3
 80007ee:	bf08      	it	eq
 80007f0:	4290      	cmpeq	r0, r2
 80007f2:	bf2c      	ite	cs
 80007f4:	17d8      	asrcs	r0, r3, #31
 80007f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007fa:	f040 0001 	orr.w	r0, r0, #1
 80007fe:	4770      	bx	lr
 8000800:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000804:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000808:	d102      	bne.n	8000810 <__cmpdf2+0x64>
 800080a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800080e:	d107      	bne.n	8000820 <__cmpdf2+0x74>
 8000810:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000814:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000818:	d1d6      	bne.n	80007c8 <__cmpdf2+0x1c>
 800081a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800081e:	d0d3      	beq.n	80007c8 <__cmpdf2+0x1c>
 8000820:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop

08000828 <__aeabi_cdrcmple>:
 8000828:	4684      	mov	ip, r0
 800082a:	4610      	mov	r0, r2
 800082c:	4662      	mov	r2, ip
 800082e:	468c      	mov	ip, r1
 8000830:	4619      	mov	r1, r3
 8000832:	4663      	mov	r3, ip
 8000834:	e000      	b.n	8000838 <__aeabi_cdcmpeq>
 8000836:	bf00      	nop

08000838 <__aeabi_cdcmpeq>:
 8000838:	b501      	push	{r0, lr}
 800083a:	f7ff ffb7 	bl	80007ac <__cmpdf2>
 800083e:	2800      	cmp	r0, #0
 8000840:	bf48      	it	mi
 8000842:	f110 0f00 	cmnmi.w	r0, #0
 8000846:	bd01      	pop	{r0, pc}

08000848 <__aeabi_dcmpeq>:
 8000848:	f84d ed08 	str.w	lr, [sp, #-8]!
 800084c:	f7ff fff4 	bl	8000838 <__aeabi_cdcmpeq>
 8000850:	bf0c      	ite	eq
 8000852:	2001      	moveq	r0, #1
 8000854:	2000      	movne	r0, #0
 8000856:	f85d fb08 	ldr.w	pc, [sp], #8
 800085a:	bf00      	nop

0800085c <__aeabi_dcmplt>:
 800085c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000860:	f7ff ffea 	bl	8000838 <__aeabi_cdcmpeq>
 8000864:	bf34      	ite	cc
 8000866:	2001      	movcc	r0, #1
 8000868:	2000      	movcs	r0, #0
 800086a:	f85d fb08 	ldr.w	pc, [sp], #8
 800086e:	bf00      	nop

08000870 <__aeabi_dcmple>:
 8000870:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000874:	f7ff ffe0 	bl	8000838 <__aeabi_cdcmpeq>
 8000878:	bf94      	ite	ls
 800087a:	2001      	movls	r0, #1
 800087c:	2000      	movhi	r0, #0
 800087e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000882:	bf00      	nop

08000884 <__aeabi_dcmpge>:
 8000884:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000888:	f7ff ffce 	bl	8000828 <__aeabi_cdrcmple>
 800088c:	bf94      	ite	ls
 800088e:	2001      	movls	r0, #1
 8000890:	2000      	movhi	r0, #0
 8000892:	f85d fb08 	ldr.w	pc, [sp], #8
 8000896:	bf00      	nop

08000898 <__aeabi_dcmpgt>:
 8000898:	f84d ed08 	str.w	lr, [sp, #-8]!
 800089c:	f7ff ffc4 	bl	8000828 <__aeabi_cdrcmple>
 80008a0:	bf34      	ite	cc
 80008a2:	2001      	movcc	r0, #1
 80008a4:	2000      	movcs	r0, #0
 80008a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008aa:	bf00      	nop

080008ac <__aeabi_d2uiz>:
 80008ac:	004a      	lsls	r2, r1, #1
 80008ae:	d211      	bcs.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008b4:	d211      	bcs.n	80008da <__aeabi_d2uiz+0x2e>
 80008b6:	d50d      	bpl.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c0:	d40e      	bmi.n	80008e0 <__aeabi_d2uiz+0x34>
 80008c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ce:	fa23 f002 	lsr.w	r0, r3, r2
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d102      	bne.n	80008e6 <__aeabi_d2uiz+0x3a>
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e4:	4770      	bx	lr
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	4770      	bx	lr

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <DAC80501_Init>:

/**
 * @brief Initialize DAC80501 with I2C interface
 */
HAL_StatusTypeDef DAC80501_Init(DAC80501_Handle_t *hdac, I2C_HandleTypeDef *hi2c,
                                 uint8_t i2c_addr, uint16_t vref_mv) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	4611      	mov	r1, r2
 8000998:	461a      	mov	r2, r3
 800099a:	460b      	mov	r3, r1
 800099c:	71fb      	strb	r3, [r7, #7]
 800099e:	4613      	mov	r3, r2
 80009a0:	80bb      	strh	r3, [r7, #4]
    if (hdac == NULL || hi2c == NULL) {
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d002      	beq.n	80009ae <DAC80501_Init+0x22>
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d101      	bne.n	80009b2 <DAC80501_Init+0x26>
        return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e040      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    hdac->hi2c = hi2c;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	68ba      	ldr	r2, [r7, #8]
 80009b6:	601a      	str	r2, [r3, #0]
    hdac->i2c_address = i2c_addr << 1; // HAL expects 8-bit address
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	711a      	strb	r2, [r3, #4]
    hdac->vref_mv = vref_mv;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	88ba      	ldrh	r2, [r7, #4]
 80009c6:	80da      	strh	r2, [r3, #6]
    hdac->gain_2x = false;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2200      	movs	r2, #0
 80009cc:	721a      	strb	r2, [r3, #8]

    HAL_Delay(1);
 80009ce:	2001      	movs	r0, #1
 80009d0:	f000 ffa2 	bl	8001918 <HAL_Delay>

    // Verify device ID
    uint16_t device_id = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	82fb      	strh	r3, [r7, #22]
    if (DAC80501_GetDeviceID(hdac, &device_id) != HAL_OK) {
 80009d8:	f107 0316 	add.w	r3, r7, #22
 80009dc:	4619      	mov	r1, r3
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f000 f89d 	bl	8000b1e <DAC80501_GetDeviceID>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <DAC80501_Init+0x62>
        return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
 80009ec:	e022      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    if (device_id != DAC80501_DEVICE_ID) {
 80009ee:	8afb      	ldrh	r3, [r7, #22]
 80009f0:	2b14      	cmp	r3, #20
 80009f2:	d001      	beq.n	80009f8 <DAC80501_Init+0x6c>
        return HAL_ERROR;
 80009f4:	2301      	movs	r3, #1
 80009f6:	e01d      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    // Configure DAC: power up both reference and DAC
    if (DAC80501_WriteRegister(hdac, DAC80501_REG_CONFIG, 0x0000) != HAL_OK) {
 80009f8:	2200      	movs	r2, #0
 80009fa:	2103      	movs	r1, #3
 80009fc:	68f8      	ldr	r0, [r7, #12]
 80009fe:	f000 f81d 	bl	8000a3c <DAC80501_WriteRegister>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <DAC80501_Init+0x80>
        return HAL_ERROR;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	e013      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    // Set gain to 1x by default
    if (DAC80501_SetGain(hdac, false) != HAL_OK) {
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	68f8      	ldr	r0, [r7, #12]
 8000a10:	f000 f8d3 	bl	8000bba <DAC80501_SetGain>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <DAC80501_Init+0x92>
        return HAL_ERROR;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e00a      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    // Set DAC to mid-scale
    if (DAC80501_SetValue(hdac, 0x8000) != HAL_OK) {
 8000a1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f000 f88a 	bl	8000b3c <DAC80501_SetValue>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <DAC80501_Init+0xa6>
        return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e000      	b.n	8000a34 <DAC80501_Init+0xa8>
    }

    return HAL_OK;
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <DAC80501_WriteRegister>:

/**
 * @brief Write to a DAC80501 register
 */
HAL_StatusTypeDef DAC80501_WriteRegister(DAC80501_Handle_t *hdac, uint8_t reg_addr, uint16_t data) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	460b      	mov	r3, r1
 8000a46:	70fb      	strb	r3, [r7, #3]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d101      	bne.n	8000a56 <DAC80501_WriteRegister+0x1a>
        return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	e019      	b.n	8000a8a <DAC80501_WriteRegister+0x4e>
    }

    uint8_t tx_buffer[3];
    tx_buffer[0] = reg_addr & 0x7F; // Ensure write bit is 0
 8000a56:	78fb      	ldrb	r3, [r7, #3]
 8000a58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = (data >> 8) & 0xFF;
 8000a60:	883b      	ldrh	r3, [r7, #0]
 8000a62:	0a1b      	lsrs	r3, r3, #8
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	737b      	strb	r3, [r7, #13]
    tx_buffer[2] = data & 0xFF;
 8000a6a:	883b      	ldrh	r3, [r7, #0]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	73bb      	strb	r3, [r7, #14]

    return HAL_I2C_Master_Transmit(hdac->hi2c, hdac->i2c_address, tx_buffer, 3, DAC80501_I2C_TIMEOUT);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6818      	ldr	r0, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	791b      	ldrb	r3, [r3, #4]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	f107 020c 	add.w	r2, r7, #12
 8000a7e:	2364      	movs	r3, #100	@ 0x64
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	2303      	movs	r3, #3
 8000a84:	f001 faa4 	bl	8001fd0 <HAL_I2C_Master_Transmit>
 8000a88:	4603      	mov	r3, r0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <DAC80501_ReadRegister>:

/**
 * @brief Read from a DAC80501 register
 */
HAL_StatusTypeDef DAC80501_ReadRegister(DAC80501_Handle_t *hdac, uint8_t reg_addr, uint16_t *data) {
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b088      	sub	sp, #32
 8000a96:	af02      	add	r7, sp, #8
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	607a      	str	r2, [r7, #4]
 8000a9e:	72fb      	strb	r3, [r7, #11]
    if (hdac == NULL || data == NULL) {
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d002      	beq.n	8000aac <DAC80501_ReadRegister+0x1a>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d101      	bne.n	8000ab0 <DAC80501_ReadRegister+0x1e>
        return HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	e032      	b.n	8000b16 <DAC80501_ReadRegister+0x84>

    uint8_t tx_buffer[1];
    uint8_t rx_buffer[2];
    HAL_StatusTypeDef status;

    tx_buffer[0] = reg_addr | 0x80; // Set read bit
 8000ab0:	7afb      	ldrb	r3, [r7, #11]
 8000ab2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	753b      	strb	r3, [r7, #20]

    // Write register address, then read data
    status = HAL_I2C_Master_Transmit(hdac->hi2c, hdac->i2c_address, tx_buffer, 1, DAC80501_I2C_TIMEOUT);
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	6818      	ldr	r0, [r3, #0]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	791b      	ldrb	r3, [r3, #4]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f107 0214 	add.w	r2, r7, #20
 8000ac8:	2364      	movs	r3, #100	@ 0x64
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2301      	movs	r3, #1
 8000ace:	f001 fa7f 	bl	8001fd0 <HAL_I2C_Master_Transmit>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK) {
 8000ad6:	7dfb      	ldrb	r3, [r7, #23]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d10d      	bne.n	8000af8 <DAC80501_ReadRegister+0x66>
        status = HAL_I2C_Master_Receive(hdac->hi2c, hdac->i2c_address, rx_buffer, 2, DAC80501_I2C_TIMEOUT);
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	6818      	ldr	r0, [r3, #0]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	791b      	ldrb	r3, [r3, #4]
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	f107 0210 	add.w	r2, r7, #16
 8000aea:	2364      	movs	r3, #100	@ 0x64
 8000aec:	9300      	str	r3, [sp, #0]
 8000aee:	2302      	movs	r3, #2
 8000af0:	f001 fb86 	bl	8002200 <HAL_I2C_Master_Receive>
 8000af4:	4603      	mov	r3, r0
 8000af6:	75fb      	strb	r3, [r7, #23]
    }

    if (status == HAL_OK) {
 8000af8:	7dfb      	ldrb	r3, [r7, #23]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d10a      	bne.n	8000b14 <DAC80501_ReadRegister+0x82>
        *data = ((uint16_t)rx_buffer[0] << 8) | rx_buffer[1];
 8000afe:	7c3b      	ldrb	r3, [r7, #16]
 8000b00:	b21b      	sxth	r3, r3
 8000b02:	021b      	lsls	r3, r3, #8
 8000b04:	b21a      	sxth	r2, r3
 8000b06:	7c7b      	ldrb	r3, [r7, #17]
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	801a      	strh	r2, [r3, #0]
    }

    return status;
 8000b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3718      	adds	r7, #24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <DAC80501_GetDeviceID>:

/**
 * @brief Read device ID
 */
HAL_StatusTypeDef DAC80501_GetDeviceID(DAC80501_Handle_t *hdac, uint16_t *device_id) {
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b082      	sub	sp, #8
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
    return DAC80501_ReadRegister(hdac, DAC80501_REG_DEVID, device_id);
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff ffb0 	bl	8000a92 <DAC80501_ReadRegister>
 8000b32:	4603      	mov	r3, r0
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <DAC80501_SetValue>:

/**
 * @brief Set DAC output value (16-bit)
 */
HAL_StatusTypeDef DAC80501_SetValue(DAC80501_Handle_t *hdac, uint16_t value) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	807b      	strh	r3, [r7, #2]
    return DAC80501_WriteRegister(hdac, DAC80501_REG_DAC, value);
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	2108      	movs	r1, #8
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f7ff ff74 	bl	8000a3c <DAC80501_WriteRegister>
 8000b54:	4603      	mov	r3, r0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <DAC80501_SetVoltage>:

/**
 * @brief Set DAC output voltage in millivolts
 */
HAL_StatusTypeDef DAC80501_SetVoltage(DAC80501_Handle_t *hdac, uint16_t voltage_mv) {
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b084      	sub	sp, #16
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
 8000b66:	460b      	mov	r3, r1
 8000b68:	807b      	strh	r3, [r7, #2]
    if (hdac == NULL) {
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d101      	bne.n	8000b74 <DAC80501_SetVoltage+0x16>
        return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e01e      	b.n	8000bb2 <DAC80501_SetVoltage+0x54>
    }

    // Calculate maximum output voltage based on gain
    uint32_t max_voltage = hdac->vref_mv;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	88db      	ldrh	r3, [r3, #6]
 8000b78:	60fb      	str	r3, [r7, #12]
    if (hdac->gain_2x) {
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	7a1b      	ldrb	r3, [r3, #8]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d002      	beq.n	8000b88 <DAC80501_SetVoltage+0x2a>
        max_voltage *= 2;
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	60fb      	str	r3, [r7, #12]
    }

    // Clamp voltage to maximum
    if (voltage_mv > max_voltage) {
 8000b88:	887b      	ldrh	r3, [r7, #2]
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d201      	bcs.n	8000b94 <DAC80501_SetVoltage+0x36>
        voltage_mv = max_voltage;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	807b      	strh	r3, [r7, #2]
    }

    // Calculate DAC value: DAC = (Vout * 65535) / Vmax
    uint32_t dac_value = ((uint32_t)voltage_mv * 65535) / max_voltage;
 8000b94:	887a      	ldrh	r2, [r7, #2]
 8000b96:	4613      	mov	r3, r2
 8000b98:	041b      	lsls	r3, r3, #16
 8000b9a:	1a9a      	subs	r2, r3, r2
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba2:	60bb      	str	r3, [r7, #8]

    return DAC80501_SetValue(hdac, (uint16_t)dac_value);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	4619      	mov	r1, r3
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ffc6 	bl	8000b3c <DAC80501_SetValue>
 8000bb0:	4603      	mov	r3, r0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <DAC80501_SetGain>:

/**
 * @brief Set gain (1x or 2x)
 */
HAL_StatusTypeDef DAC80501_SetGain(DAC80501_Handle_t *hdac, bool gain_2x) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b084      	sub	sp, #16
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	70fb      	strb	r3, [r7, #3]
    if (hdac == NULL) {
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d101      	bne.n	8000bd0 <DAC80501_SetGain+0x16>
        return HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	e00b      	b.n	8000be8 <DAC80501_SetGain+0x2e>
    }

    hdac->gain_2x = gain_2x;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	78fa      	ldrb	r2, [r7, #3]
 8000bd4:	721a      	strb	r2, [r3, #8]
    uint16_t gain_value = gain_2x ? DAC80501_GAIN_2X : DAC80501_GAIN_1X;
 8000bd6:	78fb      	ldrb	r3, [r7, #3]
 8000bd8:	81fb      	strh	r3, [r7, #14]

    return DAC80501_WriteRegister(hdac, DAC80501_REG_GAIN, gain_value);
 8000bda:	89fb      	ldrh	r3, [r7, #14]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	2104      	movs	r1, #4
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff ff2b 	bl	8000a3c <DAC80501_WriteRegister>
 8000be6:	4603      	mov	r3, r0
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <set_current_level>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void set_current_level(float current_command_ma)
{
 8000bf0:	b5b0      	push	{r4, r5, r7, lr}
 8000bf2:	b092      	sub	sp, #72	@ 0x48
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	ed87 0a01 	vstr	s0, [r7, #4]
	// Set all to off
	HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	21fb      	movs	r1, #251	@ 0xfb
 8000bfe:	48cc      	ldr	r0, [pc, #816]	@ (8000f30 <set_current_level+0x340>)
 8000c00:	f001 f932 	bl	8001e68 <HAL_GPIO_WritePin>
	// G4 on ranges from 5.0nA to 250uA
	// G3 on ranges from 50nA to 2.5mA
	// G2 on ranges from 500nA to 25mA
	// G1 on ranges from 3.9uA to 195.8mA
	// G0 on ranges from 6.5uA to 326.4mA
	if(current_command_ma < (250.0 * 1.0e-6))
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f7ff fd71 	bl	80006ec <__aeabi_f2d>
 8000c0a:	a3bf      	add	r3, pc, #764	@ (adr r3, 8000f08 <set_current_level+0x318>)
 8000c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c10:	f7ff fe24 	bl	800085c <__aeabi_dcmplt>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d03d      	beq.n	8000c96 <set_current_level+0xa6>
	{
		// No other FETs on
		// control DAC
		float v_output = (current_command_ma * 0.001) * _r_default;
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fd66 	bl	80006ec <__aeabi_f2d>
 8000c20:	a3bb      	add	r3, pc, #748	@ (adr r3, 8000f10 <set_current_level+0x320>)
 8000c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c26:	f7ff fad3 	bl	80001d0 <__aeabi_dmul>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	4614      	mov	r4, r2
 8000c30:	461d      	mov	r5, r3
 8000c32:	4bc0      	ldr	r3, [pc, #768]	@ (8000f34 <set_current_level+0x344>)
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fd59 	bl	80006ec <__aeabi_f2d>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	4620      	mov	r0, r4
 8000c40:	4629      	mov	r1, r5
 8000c42:	f7ff fac5 	bl	80001d0 <__aeabi_dmul>
 8000c46:	4602      	mov	r2, r0
 8000c48:	460b      	mov	r3, r1
 8000c4a:	4610      	mov	r0, r2
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f7ff fe4d 	bl	80008ec <__aeabi_d2f>
 8000c52:	4603      	mov	r3, r0
 8000c54:	60fb      	str	r3, [r7, #12]
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000c56:	68f8      	ldr	r0, [r7, #12]
 8000c58:	f7ff fd48 	bl	80006ec <__aeabi_f2d>
 8000c5c:	f04f 0200 	mov.w	r2, #0
 8000c60:	4bb5      	ldr	r3, [pc, #724]	@ (8000f38 <set_current_level+0x348>)
 8000c62:	f7ff fab5 	bl	80001d0 <__aeabi_dmul>
 8000c66:	4602      	mov	r2, r0
 8000c68:	460b      	mov	r3, r1
 8000c6a:	ec43 2b17 	vmov	d7, r2, r3
 8000c6e:	eeb0 0a47 	vmov.f32	s0, s14
 8000c72:	eef0 0a67 	vmov.f32	s1, s15
 8000c76:	f009 f869 	bl	8009d4c <round>
 8000c7a:	ec53 2b10 	vmov	r2, r3, d0
 8000c7e:	4610      	mov	r0, r2
 8000c80:	4619      	mov	r1, r3
 8000c82:	f7ff fe13 	bl	80008ac <__aeabi_d2uiz>
 8000c86:	4603      	mov	r3, r0
 8000c88:	817b      	strh	r3, [r7, #10]
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000c8a:	897b      	ldrh	r3, [r7, #10]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	48ab      	ldr	r0, [pc, #684]	@ (8000f3c <set_current_level+0x34c>)
 8000c90:	f7ff ff65 	bl	8000b5e <DAC80501_SetVoltage>
		// control DAC
		float v_output = (current_command_ma * 0.001) * _r_g0;
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
	}
}
 8000c94:	e242      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 0.002)
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff fd28 	bl	80006ec <__aeabi_f2d>
 8000c9c:	a39e      	add	r3, pc, #632	@ (adr r3, 8000f18 <set_current_level+0x328>)
 8000c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ca2:	f7ff fddb 	bl	800085c <__aeabi_dcmplt>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d042      	beq.n	8000d32 <set_current_level+0x142>
		HAL_GPIO_WritePin(GPIOB, G6_Pin, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2180      	movs	r1, #128	@ 0x80
 8000cb0:	489f      	ldr	r0, [pc, #636]	@ (8000f30 <set_current_level+0x340>)
 8000cb2:	f001 f8d9 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g6;
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff fd18 	bl	80006ec <__aeabi_f2d>
 8000cbc:	a394      	add	r3, pc, #592	@ (adr r3, 8000f10 <set_current_level+0x320>)
 8000cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cc2:	f7ff fa85 	bl	80001d0 <__aeabi_dmul>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	460b      	mov	r3, r1
 8000cca:	4614      	mov	r4, r2
 8000ccc:	461d      	mov	r5, r3
 8000cce:	4b9c      	ldr	r3, [pc, #624]	@ (8000f40 <set_current_level+0x350>)
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fd0b 	bl	80006ec <__aeabi_f2d>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	460b      	mov	r3, r1
 8000cda:	4620      	mov	r0, r4
 8000cdc:	4629      	mov	r1, r5
 8000cde:	f7ff fa77 	bl	80001d0 <__aeabi_dmul>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f7ff fdff 	bl	80008ec <__aeabi_d2f>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	617b      	str	r3, [r7, #20]
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000cf2:	6978      	ldr	r0, [r7, #20]
 8000cf4:	f7ff fcfa 	bl	80006ec <__aeabi_f2d>
 8000cf8:	f04f 0200 	mov.w	r2, #0
 8000cfc:	4b8e      	ldr	r3, [pc, #568]	@ (8000f38 <set_current_level+0x348>)
 8000cfe:	f7ff fa67 	bl	80001d0 <__aeabi_dmul>
 8000d02:	4602      	mov	r2, r0
 8000d04:	460b      	mov	r3, r1
 8000d06:	ec43 2b17 	vmov	d7, r2, r3
 8000d0a:	eeb0 0a47 	vmov.f32	s0, s14
 8000d0e:	eef0 0a67 	vmov.f32	s1, s15
 8000d12:	f009 f81b 	bl	8009d4c <round>
 8000d16:	ec53 2b10 	vmov	r2, r3, d0
 8000d1a:	4610      	mov	r0, r2
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f7ff fdc5 	bl	80008ac <__aeabi_d2uiz>
 8000d22:	4603      	mov	r3, r0
 8000d24:	827b      	strh	r3, [r7, #18]
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000d26:	8a7b      	ldrh	r3, [r7, #18]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4884      	ldr	r0, [pc, #528]	@ (8000f3c <set_current_level+0x34c>)
 8000d2c:	f7ff ff17 	bl	8000b5e <DAC80501_SetVoltage>
}
 8000d30:	e1f4      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 0.02)
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff fcda 	bl	80006ec <__aeabi_f2d>
 8000d38:	a379      	add	r3, pc, #484	@ (adr r3, 8000f20 <set_current_level+0x330>)
 8000d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d3e:	f7ff fd8d 	bl	800085c <__aeabi_dcmplt>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d042      	beq.n	8000dce <set_current_level+0x1de>
		HAL_GPIO_WritePin(GPIOB, G5_Pin, GPIO_PIN_SET);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2140      	movs	r1, #64	@ 0x40
 8000d4c:	4878      	ldr	r0, [pc, #480]	@ (8000f30 <set_current_level+0x340>)
 8000d4e:	f001 f88b 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g5;
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f7ff fcca 	bl	80006ec <__aeabi_f2d>
 8000d58:	a36d      	add	r3, pc, #436	@ (adr r3, 8000f10 <set_current_level+0x320>)
 8000d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d5e:	f7ff fa37 	bl	80001d0 <__aeabi_dmul>
 8000d62:	4602      	mov	r2, r0
 8000d64:	460b      	mov	r3, r1
 8000d66:	4614      	mov	r4, r2
 8000d68:	461d      	mov	r5, r3
 8000d6a:	4b76      	ldr	r3, [pc, #472]	@ (8000f44 <set_current_level+0x354>)
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fcbd 	bl	80006ec <__aeabi_f2d>
 8000d72:	4602      	mov	r2, r0
 8000d74:	460b      	mov	r3, r1
 8000d76:	4620      	mov	r0, r4
 8000d78:	4629      	mov	r1, r5
 8000d7a:	f7ff fa29 	bl	80001d0 <__aeabi_dmul>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	460b      	mov	r3, r1
 8000d82:	4610      	mov	r0, r2
 8000d84:	4619      	mov	r1, r3
 8000d86:	f7ff fdb1 	bl	80008ec <__aeabi_d2f>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	61fb      	str	r3, [r7, #28]
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000d8e:	69f8      	ldr	r0, [r7, #28]
 8000d90:	f7ff fcac 	bl	80006ec <__aeabi_f2d>
 8000d94:	f04f 0200 	mov.w	r2, #0
 8000d98:	4b67      	ldr	r3, [pc, #412]	@ (8000f38 <set_current_level+0x348>)
 8000d9a:	f7ff fa19 	bl	80001d0 <__aeabi_dmul>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	460b      	mov	r3, r1
 8000da2:	ec43 2b17 	vmov	d7, r2, r3
 8000da6:	eeb0 0a47 	vmov.f32	s0, s14
 8000daa:	eef0 0a67 	vmov.f32	s1, s15
 8000dae:	f008 ffcd 	bl	8009d4c <round>
 8000db2:	ec53 2b10 	vmov	r2, r3, d0
 8000db6:	4610      	mov	r0, r2
 8000db8:	4619      	mov	r1, r3
 8000dba:	f7ff fd77 	bl	80008ac <__aeabi_d2uiz>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	837b      	strh	r3, [r7, #26]
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000dc2:	8b7b      	ldrh	r3, [r7, #26]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	485d      	ldr	r0, [pc, #372]	@ (8000f3c <set_current_level+0x34c>)
 8000dc8:	f7ff fec9 	bl	8000b5e <DAC80501_SetVoltage>
}
 8000dcc:	e1a6      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 0.2)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff fc8c 	bl	80006ec <__aeabi_f2d>
 8000dd4:	a354      	add	r3, pc, #336	@ (adr r3, 8000f28 <set_current_level+0x338>)
 8000dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dda:	f7ff fd3f 	bl	800085c <__aeabi_dcmplt>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d042      	beq.n	8000e6a <set_current_level+0x27a>
		HAL_GPIO_WritePin(GPIOB, G4_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	2120      	movs	r1, #32
 8000de8:	4851      	ldr	r0, [pc, #324]	@ (8000f30 <set_current_level+0x340>)
 8000dea:	f001 f83d 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g4;
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff fc7c 	bl	80006ec <__aeabi_f2d>
 8000df4:	a346      	add	r3, pc, #280	@ (adr r3, 8000f10 <set_current_level+0x320>)
 8000df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dfa:	f7ff f9e9 	bl	80001d0 <__aeabi_dmul>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	460b      	mov	r3, r1
 8000e02:	4614      	mov	r4, r2
 8000e04:	461d      	mov	r5, r3
 8000e06:	4b50      	ldr	r3, [pc, #320]	@ (8000f48 <set_current_level+0x358>)
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff fc6f 	bl	80006ec <__aeabi_f2d>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	460b      	mov	r3, r1
 8000e12:	4620      	mov	r0, r4
 8000e14:	4629      	mov	r1, r5
 8000e16:	f7ff f9db 	bl	80001d0 <__aeabi_dmul>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	f7ff fd63 	bl	80008ec <__aeabi_d2f>
 8000e26:	4603      	mov	r3, r0
 8000e28:	627b      	str	r3, [r7, #36]	@ 0x24
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000e2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000e2c:	f7ff fc5e 	bl	80006ec <__aeabi_f2d>
 8000e30:	f04f 0200 	mov.w	r2, #0
 8000e34:	4b40      	ldr	r3, [pc, #256]	@ (8000f38 <set_current_level+0x348>)
 8000e36:	f7ff f9cb 	bl	80001d0 <__aeabi_dmul>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	ec43 2b17 	vmov	d7, r2, r3
 8000e42:	eeb0 0a47 	vmov.f32	s0, s14
 8000e46:	eef0 0a67 	vmov.f32	s1, s15
 8000e4a:	f008 ff7f 	bl	8009d4c <round>
 8000e4e:	ec53 2b10 	vmov	r2, r3, d0
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	f7ff fd29 	bl	80008ac <__aeabi_d2uiz>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	847b      	strh	r3, [r7, #34]	@ 0x22
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000e5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000e60:	4619      	mov	r1, r3
 8000e62:	4836      	ldr	r0, [pc, #216]	@ (8000f3c <set_current_level+0x34c>)
 8000e64:	f7ff fe7b 	bl	8000b5e <DAC80501_SetVoltage>
}
 8000e68:	e158      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 2.0)
 8000e6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e6e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000e72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7a:	d569      	bpl.n	8000f50 <set_current_level+0x360>
		HAL_GPIO_WritePin(GPIOB, G3_Pin, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2110      	movs	r1, #16
 8000e80:	482b      	ldr	r0, [pc, #172]	@ (8000f30 <set_current_level+0x340>)
 8000e82:	f000 fff1 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g3;
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff fc30 	bl	80006ec <__aeabi_f2d>
 8000e8c:	a320      	add	r3, pc, #128	@ (adr r3, 8000f10 <set_current_level+0x320>)
 8000e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e92:	f7ff f99d 	bl	80001d0 <__aeabi_dmul>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4614      	mov	r4, r2
 8000e9c:	461d      	mov	r5, r3
 8000e9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000f4c <set_current_level+0x35c>)
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fc23 	bl	80006ec <__aeabi_f2d>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	4620      	mov	r0, r4
 8000eac:	4629      	mov	r1, r5
 8000eae:	f7ff f98f 	bl	80001d0 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fd17 	bl	80008ec <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000ec2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000ec4:	f7ff fc12 	bl	80006ec <__aeabi_f2d>
 8000ec8:	f04f 0200 	mov.w	r2, #0
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <set_current_level+0x348>)
 8000ece:	f7ff f97f 	bl	80001d0 <__aeabi_dmul>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	ec43 2b17 	vmov	d7, r2, r3
 8000eda:	eeb0 0a47 	vmov.f32	s0, s14
 8000ede:	eef0 0a67 	vmov.f32	s1, s15
 8000ee2:	f008 ff33 	bl	8009d4c <round>
 8000ee6:	ec53 2b10 	vmov	r2, r3, d0
 8000eea:	4610      	mov	r0, r2
 8000eec:	4619      	mov	r1, r3
 8000eee:	f7ff fcdd 	bl	80008ac <__aeabi_d2uiz>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	857b      	strh	r3, [r7, #42]	@ 0x2a
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000ef6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4810      	ldr	r0, [pc, #64]	@ (8000f3c <set_current_level+0x34c>)
 8000efc:	f7ff fe2f 	bl	8000b5e <DAC80501_SetVoltage>
}
 8000f00:	e10c      	b.n	800111c <set_current_level+0x52c>
 8000f02:	bf00      	nop
 8000f04:	f3af 8000 	nop.w
 8000f08:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f0c:	3f30624d 	.word	0x3f30624d
 8000f10:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f14:	3f50624d 	.word	0x3f50624d
 8000f18:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f1c:	3f60624d 	.word	0x3f60624d
 8000f20:	47ae147b 	.word	0x47ae147b
 8000f24:	3f947ae1 	.word	0x3f947ae1
 8000f28:	9999999a 	.word	0x9999999a
 8000f2c:	3fc99999 	.word	0x3fc99999
 8000f30:	48000400 	.word	0x48000400
 8000f34:	4b189680 	.word	0x4b189680
 8000f38:	408f4000 	.word	0x408f4000
 8000f3c:	20000280 	.word	0x20000280
 8000f40:	49742400 	.word	0x49742400
 8000f44:	47c35000 	.word	0x47c35000
 8000f48:	461c4000 	.word	0x461c4000
 8000f4c:	447a0000 	.word	0x447a0000
	else if(current_command_ma < 20.0)
 8000f50:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f54:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000f58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f60:	d542      	bpl.n	8000fe8 <set_current_level+0x3f8>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2108      	movs	r1, #8
 8000f66:	4872      	ldr	r0, [pc, #456]	@ (8001130 <set_current_level+0x540>)
 8000f68:	f000 ff7e 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g2;
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff fbbd 	bl	80006ec <__aeabi_f2d>
 8000f72:	a36d      	add	r3, pc, #436	@ (adr r3, 8001128 <set_current_level+0x538>)
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	f7ff f92a 	bl	80001d0 <__aeabi_dmul>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4614      	mov	r4, r2
 8000f82:	461d      	mov	r5, r3
 8000f84:	4b6b      	ldr	r3, [pc, #428]	@ (8001134 <set_current_level+0x544>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fbb0 	bl	80006ec <__aeabi_f2d>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4620      	mov	r0, r4
 8000f92:	4629      	mov	r1, r5
 8000f94:	f7ff f91c 	bl	80001d0 <__aeabi_dmul>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f7ff fca4 	bl	80008ec <__aeabi_d2f>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	637b      	str	r3, [r7, #52]	@ 0x34
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8000fa8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000faa:	f7ff fb9f 	bl	80006ec <__aeabi_f2d>
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	4b61      	ldr	r3, [pc, #388]	@ (8001138 <set_current_level+0x548>)
 8000fb4:	f7ff f90c 	bl	80001d0 <__aeabi_dmul>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	ec43 2b17 	vmov	d7, r2, r3
 8000fc0:	eeb0 0a47 	vmov.f32	s0, s14
 8000fc4:	eef0 0a67 	vmov.f32	s1, s15
 8000fc8:	f008 fec0 	bl	8009d4c <round>
 8000fcc:	ec53 2b10 	vmov	r2, r3, d0
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f7ff fc6a 	bl	80008ac <__aeabi_d2uiz>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	867b      	strh	r3, [r7, #50]	@ 0x32
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8000fdc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4856      	ldr	r0, [pc, #344]	@ (800113c <set_current_level+0x54c>)
 8000fe2:	f7ff fdbc 	bl	8000b5e <DAC80501_SetVoltage>
}
 8000fe6:	e099      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 190.0)
 8000fe8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fec:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001140 <set_current_level+0x550>
 8000ff0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff8:	d542      	bpl.n	8001080 <set_current_level+0x490>
		HAL_GPIO_WritePin(GPIOB, G1_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2102      	movs	r1, #2
 8000ffe:	484c      	ldr	r0, [pc, #304]	@ (8001130 <set_current_level+0x540>)
 8001000:	f000 ff32 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g1;
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff fb71 	bl	80006ec <__aeabi_f2d>
 800100a:	a347      	add	r3, pc, #284	@ (adr r3, 8001128 <set_current_level+0x538>)
 800100c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001010:	f7ff f8de 	bl	80001d0 <__aeabi_dmul>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4614      	mov	r4, r2
 800101a:	461d      	mov	r5, r3
 800101c:	4b49      	ldr	r3, [pc, #292]	@ (8001144 <set_current_level+0x554>)
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fb64 	bl	80006ec <__aeabi_f2d>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4620      	mov	r0, r4
 800102a:	4629      	mov	r1, r5
 800102c:	f7ff f8d0 	bl	80001d0 <__aeabi_dmul>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4610      	mov	r0, r2
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff fc58 	bl	80008ec <__aeabi_d2f>
 800103c:	4603      	mov	r3, r0
 800103e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 8001040:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001042:	f7ff fb53 	bl	80006ec <__aeabi_f2d>
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	4b3b      	ldr	r3, [pc, #236]	@ (8001138 <set_current_level+0x548>)
 800104c:	f7ff f8c0 	bl	80001d0 <__aeabi_dmul>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	ec43 2b17 	vmov	d7, r2, r3
 8001058:	eeb0 0a47 	vmov.f32	s0, s14
 800105c:	eef0 0a67 	vmov.f32	s1, s15
 8001060:	f008 fe74 	bl	8009d4c <round>
 8001064:	ec53 2b10 	vmov	r2, r3, d0
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f7ff fc1e 	bl	80008ac <__aeabi_d2uiz>
 8001070:	4603      	mov	r3, r0
 8001072:	877b      	strh	r3, [r7, #58]	@ 0x3a
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8001074:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001076:	4619      	mov	r1, r3
 8001078:	4830      	ldr	r0, [pc, #192]	@ (800113c <set_current_level+0x54c>)
 800107a:	f7ff fd70 	bl	8000b5e <DAC80501_SetVoltage>
}
 800107e:	e04d      	b.n	800111c <set_current_level+0x52c>
	else if(current_command_ma < 326.0)
 8001080:	edd7 7a01 	vldr	s15, [r7, #4]
 8001084:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001148 <set_current_level+0x558>
 8001088:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001090:	d400      	bmi.n	8001094 <set_current_level+0x4a4>
}
 8001092:	e043      	b.n	800111c <set_current_level+0x52c>
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2101      	movs	r1, #1
 8001098:	4825      	ldr	r0, [pc, #148]	@ (8001130 <set_current_level+0x540>)
 800109a:	f000 fee5 	bl	8001e68 <HAL_GPIO_WritePin>
		float v_output = (current_command_ma * 0.001) * _r_g0;
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff fb24 	bl	80006ec <__aeabi_f2d>
 80010a4:	a320      	add	r3, pc, #128	@ (adr r3, 8001128 <set_current_level+0x538>)
 80010a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010aa:	f7ff f891 	bl	80001d0 <__aeabi_dmul>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4614      	mov	r4, r2
 80010b4:	461d      	mov	r5, r3
 80010b6:	4b25      	ldr	r3, [pc, #148]	@ (800114c <set_current_level+0x55c>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fb17 	bl	80006ec <__aeabi_f2d>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f7ff f883 	bl	80001d0 <__aeabi_dmul>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4610      	mov	r0, r2
 80010d0:	4619      	mov	r1, r3
 80010d2:	f7ff fc0b 	bl	80008ec <__aeabi_d2f>
 80010d6:	4603      	mov	r3, r0
 80010d8:	647b      	str	r3, [r7, #68]	@ 0x44
		uint16_t cmd_mv = (uint16_t) round(v_output * 1000.0);
 80010da:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80010dc:	f7ff fb06 	bl	80006ec <__aeabi_f2d>
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <set_current_level+0x548>)
 80010e6:	f7ff f873 	bl	80001d0 <__aeabi_dmul>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	ec43 2b17 	vmov	d7, r2, r3
 80010f2:	eeb0 0a47 	vmov.f32	s0, s14
 80010f6:	eef0 0a67 	vmov.f32	s1, s15
 80010fa:	f008 fe27 	bl	8009d4c <round>
 80010fe:	ec53 2b10 	vmov	r2, r3, d0
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	f7ff fbd1 	bl	80008ac <__aeabi_d2uiz>
 800110a:	4603      	mov	r3, r0
 800110c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		DAC80501_SetVoltage(&_dac_handle, cmd_mv);
 8001110:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001114:	4619      	mov	r1, r3
 8001116:	4809      	ldr	r0, [pc, #36]	@ (800113c <set_current_level+0x54c>)
 8001118:	f7ff fd21 	bl	8000b5e <DAC80501_SetVoltage>
}
 800111c:	bf00      	nop
 800111e:	3748      	adds	r7, #72	@ 0x48
 8001120:	46bd      	mov	sp, r7
 8001122:	bdb0      	pop	{r4, r5, r7, pc}
 8001124:	f3af 8000 	nop.w
 8001128:	d2f1a9fc 	.word	0xd2f1a9fc
 800112c:	3f50624d 	.word	0x3f50624d
 8001130:	48000400 	.word	0x48000400
 8001134:	42c80000 	.word	0x42c80000
 8001138:	408f4000 	.word	0x408f4000
 800113c:	20000280 	.word	0x20000280
 8001140:	433e0000 	.word	0x433e0000
 8001144:	414c443d 	.word	0x414c443d
 8001148:	43a30000 	.word	0x43a30000
 800114c:	40f51eb8 	.word	0x40f51eb8

08001150 <set_scale>:

static void set_scale(uint8_t scale)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
	if(scale > 6)
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	2b06      	cmp	r3, #6
 800115e:	d843      	bhi.n	80011e8 <set_scale+0x98>
	{
		return;
	}

	// Set all to off
	HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8001160:	2200      	movs	r2, #0
 8001162:	21fb      	movs	r1, #251	@ 0xfb
 8001164:	4822      	ldr	r0, [pc, #136]	@ (80011f0 <set_scale+0xa0>)
 8001166:	f000 fe7f 	bl	8001e68 <HAL_GPIO_WritePin>
		                      |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

	switch(scale){
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b06      	cmp	r3, #6
 800116e:	d83c      	bhi.n	80011ea <set_scale+0x9a>
 8001170:	a201      	add	r2, pc, #4	@ (adr r2, 8001178 <set_scale+0x28>)
 8001172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001176:	bf00      	nop
 8001178:	08001195 	.word	0x08001195
 800117c:	080011a1 	.word	0x080011a1
 8001180:	080011ad 	.word	0x080011ad
 8001184:	080011b9 	.word	0x080011b9
 8001188:	080011c5 	.word	0x080011c5
 800118c:	080011d1 	.word	0x080011d1
 8001190:	080011dd 	.word	0x080011dd
	case 0:
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	2101      	movs	r1, #1
 8001198:	4815      	ldr	r0, [pc, #84]	@ (80011f0 <set_scale+0xa0>)
 800119a:	f000 fe65 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 800119e:	e024      	b.n	80011ea <set_scale+0x9a>
	case 1:
		HAL_GPIO_WritePin(GPIOB, G1_Pin, GPIO_PIN_SET);
 80011a0:	2201      	movs	r2, #1
 80011a2:	2102      	movs	r1, #2
 80011a4:	4812      	ldr	r0, [pc, #72]	@ (80011f0 <set_scale+0xa0>)
 80011a6:	f000 fe5f 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011aa:	e01e      	b.n	80011ea <set_scale+0x9a>
	case 2:
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2108      	movs	r1, #8
 80011b0:	480f      	ldr	r0, [pc, #60]	@ (80011f0 <set_scale+0xa0>)
 80011b2:	f000 fe59 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011b6:	e018      	b.n	80011ea <set_scale+0x9a>
	case 3:
		HAL_GPIO_WritePin(GPIOB, G3_Pin, GPIO_PIN_SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	2110      	movs	r1, #16
 80011bc:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <set_scale+0xa0>)
 80011be:	f000 fe53 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011c2:	e012      	b.n	80011ea <set_scale+0x9a>
	case 4:
		HAL_GPIO_WritePin(GPIOB, G4_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2120      	movs	r1, #32
 80011c8:	4809      	ldr	r0, [pc, #36]	@ (80011f0 <set_scale+0xa0>)
 80011ca:	f000 fe4d 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011ce:	e00c      	b.n	80011ea <set_scale+0x9a>
	case 5:
		HAL_GPIO_WritePin(GPIOB, G5_Pin, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	2140      	movs	r1, #64	@ 0x40
 80011d4:	4806      	ldr	r0, [pc, #24]	@ (80011f0 <set_scale+0xa0>)
 80011d6:	f000 fe47 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011da:	e006      	b.n	80011ea <set_scale+0x9a>
	case 6:
		HAL_GPIO_WritePin(GPIOB, G6_Pin, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	2180      	movs	r1, #128	@ 0x80
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <set_scale+0xa0>)
 80011e2:	f000 fe41 	bl	8001e68 <HAL_GPIO_WritePin>
		break;
 80011e6:	e000      	b.n	80011ea <set_scale+0x9a>
		return;
 80011e8:	bf00      	nop
	}
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	48000400 	.word	0x48000400

080011f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fa:	f000 fb18 	bl	800182e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fe:	f000 f839 	bl	8001274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001202:	f000 f8cd 	bl	80013a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001206:	f000 f88b 	bl	8001320 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800120a:	f007 ffb3 	bl	8009174 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Set up DAC
  DAC80501_Init(&_dac_handle, &hi2c1, 0x48, 2500); //A0 is GND. Internal 2.5V reference used
 800120e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001212:	2248      	movs	r2, #72	@ 0x48
 8001214:	4914      	ldr	r1, [pc, #80]	@ (8001268 <main+0x74>)
 8001216:	4815      	ldr	r0, [pc, #84]	@ (800126c <main+0x78>)
 8001218:	f7ff fbb8 	bl	800098c <DAC80501_Init>
  DAC80501_SetGain(&_dac_handle, false); // 1X gain, so up to 2.5V output
 800121c:	2100      	movs	r1, #0
 800121e:	4813      	ldr	r0, [pc, #76]	@ (800126c <main+0x78>)
 8001220:	f7ff fccb 	bl	8000bba <DAC80501_SetGain>
  while (1)
  {
    /* USER CODE END WHILE */

	// Check if we've received a command
	if(is_usb_recv(&_usb_command))
 8001224:	4812      	ldr	r0, [pc, #72]	@ (8001270 <main+0x7c>)
 8001226:	f000 fa8f 	bl	8001748 <is_usb_recv>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d0f9      	beq.n	8001224 <main+0x30>
	{
		if(_usb_command.msg_type == SET_CURRENT)
 8001230:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <main+0x7c>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d10d      	bne.n	8001254 <main+0x60>
		{
			float current_command_ma = 0.0;
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
			memcpy(&current_command_ma, &_usb_command.payload[0], 4);
 800123e:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <main+0x7c>)
 8001240:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8001244:	607b      	str	r3, [r7, #4]
			set_current_level(current_command_ma);
 8001246:	edd7 7a01 	vldr	s15, [r7, #4]
 800124a:	eeb0 0a67 	vmov.f32	s0, s15
 800124e:	f7ff fccf 	bl	8000bf0 <set_current_level>
 8001252:	e7e7      	b.n	8001224 <main+0x30>
		}
		else if(_usb_command.msg_type == SET_SCALE)
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <main+0x7c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b04      	cmp	r3, #4
 800125a:	d1e3      	bne.n	8001224 <main+0x30>
		{
			set_scale(_usb_command.payload[0]);
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <main+0x7c>)
 800125e:	789b      	ldrb	r3, [r3, #2]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff75 	bl	8001150 <set_scale>
	if(is_usb_recv(&_usb_command))
 8001266:	e7dd      	b.n	8001224 <main+0x30>
 8001268:	20000128 	.word	0x20000128
 800126c:	20000280 	.word	0x20000280
 8001270:	2000017c 	.word	0x2000017c

08001274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b096      	sub	sp, #88	@ 0x58
 8001278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	2244      	movs	r2, #68	@ 0x44
 8001280:	2100      	movs	r1, #0
 8001282:	4618      	mov	r0, r3
 8001284:	f008 fd28 	bl	8009cd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001288:	463b      	mov	r3, r7
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
 8001294:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001296:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800129a:	f003 f931 	bl	8004500 <HAL_PWREx_ControlVoltageScaling>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012a4:	f000 f8fe 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80012a8:	2312      	movs	r3, #18
 80012aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012b2:	2340      	movs	r3, #64	@ 0x40
 80012b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012b6:	2301      	movs	r3, #1
 80012b8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80012be:	23b0      	movs	r3, #176	@ 0xb0
 80012c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c2:	2302      	movs	r3, #2
 80012c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012c6:	2302      	movs	r3, #2
 80012c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012ca:	2301      	movs	r3, #1
 80012cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012ce:	230a      	movs	r3, #10
 80012d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012d2:	2302      	movs	r3, #2
 80012d4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012d6:	2302      	movs	r3, #2
 80012d8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012da:	f107 0314 	add.w	r3, r7, #20
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 f974 	bl	80045cc <HAL_RCC_OscConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80012ea:	f000 f8db 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ee:	230f      	movs	r3, #15
 80012f0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f2:	2303      	movs	r3, #3
 80012f4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001302:	463b      	mov	r3, r7
 8001304:	2104      	movs	r1, #4
 8001306:	4618      	mov	r0, r3
 8001308:	f003 fdc2 	bl	8004e90 <HAL_RCC_ClockConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001312:	f000 f8c7 	bl	80014a4 <Error_Handler>
  }
}
 8001316:	bf00      	nop
 8001318:	3758      	adds	r7, #88	@ 0x58
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001326:	4a1c      	ldr	r2, [pc, #112]	@ (8001398 <MX_I2C1_Init+0x78>)
 8001328:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800132a:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <MX_I2C1_Init+0x74>)
 800132c:	4a1b      	ldr	r2, [pc, #108]	@ (800139c <MX_I2C1_Init+0x7c>)
 800132e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001330:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001336:	4b17      	ldr	r3, [pc, #92]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001338:	2201      	movs	r2, #1
 800133a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800133c:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <MX_I2C1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001342:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001348:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <MX_I2C1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800134e:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800135a:	480e      	ldr	r0, [pc, #56]	@ (8001394 <MX_I2C1_Init+0x74>)
 800135c:	f000 fd9c 	bl	8001e98 <HAL_I2C_Init>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001366:	f000 f89d 	bl	80014a4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800136a:	2100      	movs	r1, #0
 800136c:	4809      	ldr	r0, [pc, #36]	@ (8001394 <MX_I2C1_Init+0x74>)
 800136e:	f001 fae3 	bl	8002938 <HAL_I2CEx_ConfigAnalogFilter>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001378:	f000 f894 	bl	80014a4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800137c:	2100      	movs	r1, #0
 800137e:	4805      	ldr	r0, [pc, #20]	@ (8001394 <MX_I2C1_Init+0x74>)
 8001380:	f001 fb25 	bl	80029ce <HAL_I2CEx_ConfigDigitalFilter>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800138a:	f000 f88b 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000128 	.word	0x20000128
 8001398:	40005400 	.word	0x40005400
 800139c:	10d19ce4 	.word	0x10d19ce4

080013a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	@ 0x28
 80013a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b6:	4b37      	ldr	r3, [pc, #220]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	4a36      	ldr	r2, [pc, #216]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013bc:	f043 0304 	orr.w	r3, r3, #4
 80013c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c2:	4b34      	ldr	r3, [pc, #208]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	4b31      	ldr	r3, [pc, #196]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d2:	4a30      	ldr	r2, [pc, #192]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013da:	4b2e      	ldr	r3, [pc, #184]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f2:	4b28      	ldr	r3, [pc, #160]	@ (8001494 <MX_GPIO_Init+0xf4>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <MX_GPIO_Init+0xf4>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	4a24      	ldr	r2, [pc, #144]	@ (8001494 <MX_GPIO_Init+0xf4>)
 8001404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800140a:	4b22      	ldr	r3, [pc, #136]	@ (8001494 <MX_GPIO_Init+0xf4>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8001416:	2200      	movs	r2, #0
 8001418:	21fb      	movs	r1, #251	@ 0xfb
 800141a:	481f      	ldr	r0, [pc, #124]	@ (8001498 <MX_GPIO_Init+0xf8>)
 800141c:	f000 fd24 	bl	8001e68 <HAL_GPIO_WritePin>
                          |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001420:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	4619      	mov	r1, r3
 8001434:	4819      	ldr	r0, [pc, #100]	@ (800149c <MX_GPIO_Init+0xfc>)
 8001436:	f000 fba5 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800143a:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 800143e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001440:	2303      	movs	r3, #3
 8001442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4619      	mov	r1, r3
 800144e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001452:	f000 fb97 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : G0_Pin G1_Pin G2_Pin G3_Pin
                           G4_Pin G5_Pin G6_Pin */
  GPIO_InitStruct.Pin = G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8001456:	23fb      	movs	r3, #251	@ 0xfb
 8001458:	617b      	str	r3, [r7, #20]
                          |G4_Pin|G5_Pin|G6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145a:	2301      	movs	r3, #1
 800145c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001462:	2300      	movs	r3, #0
 8001464:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	480a      	ldr	r0, [pc, #40]	@ (8001498 <MX_GPIO_Init+0xf8>)
 800146e:	f000 fb89 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001472:	2308      	movs	r3, #8
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001476:	2303      	movs	r3, #3
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	4806      	ldr	r0, [pc, #24]	@ (80014a0 <MX_GPIO_Init+0x100>)
 8001486:	f000 fb7d 	bl	8001b84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800148a:	bf00      	nop
 800148c:	3728      	adds	r7, #40	@ 0x28
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40021000 	.word	0x40021000
 8001498:	48000400 	.word	0x48000400
 800149c:	48000800 	.word	0x48000800
 80014a0:	48001c00 	.word	0x48001c00

080014a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a8:	b672      	cpsid	i
}
 80014aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <Error_Handler+0x8>

080014b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b6:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <HAL_MspInit+0x44>)
 80014b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ba:	4a0e      	ldr	r2, [pc, #56]	@ (80014f4 <HAL_MspInit+0x44>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014c2:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <HAL_MspInit+0x44>)
 80014c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <HAL_MspInit+0x44>)
 80014d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d2:	4a08      	ldr	r2, [pc, #32]	@ (80014f4 <HAL_MspInit+0x44>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <HAL_MspInit+0x44>)
 80014dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40021000 	.word	0x40021000

080014f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b096      	sub	sp, #88	@ 0x58
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	2234      	movs	r2, #52	@ 0x34
 8001516:	2100      	movs	r1, #0
 8001518:	4618      	mov	r0, r3
 800151a:	f008 fbdd 	bl	8009cd8 <memset>
  if(hi2c->Instance==I2C1)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a1f      	ldr	r2, [pc, #124]	@ (80015a0 <HAL_I2C_MspInit+0xa8>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d137      	bne.n	8001598 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001528:	2340      	movs	r3, #64	@ 0x40
 800152a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001530:	f107 0310 	add.w	r3, r7, #16
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fe97 	bl	8005268 <HAL_RCCEx_PeriphCLKConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001540:	f7ff ffb0 	bl	80014a4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001548:	4a16      	ldr	r2, [pc, #88]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800155c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001560:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001562:	2312      	movs	r3, #18
 8001564:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156a:	2303      	movs	r3, #3
 800156c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800156e:	2304      	movs	r3, #4
 8001570:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157c:	f000 fb02 	bl	8001b84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001580:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	4a07      	ldr	r2, [pc, #28]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 8001586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800158a:	6593      	str	r3, [r2, #88]	@ 0x58
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_I2C_MspInit+0xac>)
 800158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001598:	bf00      	nop
 800159a:	3758      	adds	r7, #88	@ 0x58
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40005400 	.word	0x40005400
 80015a4:	40021000 	.word	0x40021000

080015a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <NMI_Handler+0x4>

080015b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <MemManage_Handler+0x4>

080015c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <UsageFault_Handler+0x4>

080015d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fe:	f000 f96b 	bl	80018d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <USB_IRQHandler+0x10>)
 800160e:	f001 fb49 	bl	8002ca4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000107c 	.word	0x2000107c

0800161c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <SystemInit+0x20>)
 8001622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001626:	4a05      	ldr	r2, [pc, #20]	@ (800163c <SystemInit+0x20>)
 8001628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800162c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <process_byte>:
static usb_command_t cmd_recv;
static uint8_t usb_tx_buffer[MESSAGE_SIZE+1];
static uint8_t step = 0;

static bool process_byte(uint8_t b)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]

	static uint8_t count = 0;
	static uint8_t chk = 0;

	if(step == 0)
 800164a:	4b3b      	ldr	r3, [pc, #236]	@ (8001738 <process_byte+0xf8>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10c      	bne.n	800166c <process_byte+0x2c>
	{
		if(b == 0xAA)
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	2baa      	cmp	r3, #170	@ 0xaa
 8001656:	d167      	bne.n	8001728 <process_byte+0xe8>
		{
			step++;
 8001658:	4b37      	ldr	r3, [pc, #220]	@ (8001738 <process_byte+0xf8>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	3301      	adds	r3, #1
 800165e:	b2da      	uxtb	r2, r3
 8001660:	4b35      	ldr	r3, [pc, #212]	@ (8001738 <process_byte+0xf8>)
 8001662:	701a      	strb	r2, [r3, #0]
			chk = 0;
 8001664:	4b35      	ldr	r3, [pc, #212]	@ (800173c <process_byte+0xfc>)
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]
 800166a:	e05d      	b.n	8001728 <process_byte+0xe8>
		}
	}
	else if(step == 1)
 800166c:	4b32      	ldr	r3, [pc, #200]	@ (8001738 <process_byte+0xf8>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d110      	bne.n	8001696 <process_byte+0x56>
	{
		cmd_recv.msg_type = b;
 8001674:	4a32      	ldr	r2, [pc, #200]	@ (8001740 <process_byte+0x100>)
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	7013      	strb	r3, [r2, #0]
		chk += b;
 800167a:	4b30      	ldr	r3, [pc, #192]	@ (800173c <process_byte+0xfc>)
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	4413      	add	r3, r2
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b2d      	ldr	r3, [pc, #180]	@ (800173c <process_byte+0xfc>)
 8001686:	701a      	strb	r2, [r3, #0]
		step++;
 8001688:	4b2b      	ldr	r3, [pc, #172]	@ (8001738 <process_byte+0xf8>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b29      	ldr	r3, [pc, #164]	@ (8001738 <process_byte+0xf8>)
 8001692:	701a      	strb	r2, [r3, #0]
 8001694:	e048      	b.n	8001728 <process_byte+0xe8>
	}
	else if(step == 2)
 8001696:	4b28      	ldr	r3, [pc, #160]	@ (8001738 <process_byte+0xf8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b02      	cmp	r3, #2
 800169c:	d113      	bne.n	80016c6 <process_byte+0x86>
	{
		cmd_recv.length = b;
 800169e:	4a28      	ldr	r2, [pc, #160]	@ (8001740 <process_byte+0x100>)
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	7053      	strb	r3, [r2, #1]
		chk += b;
 80016a4:	4b25      	ldr	r3, [pc, #148]	@ (800173c <process_byte+0xfc>)
 80016a6:	781a      	ldrb	r2, [r3, #0]
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	4413      	add	r3, r2
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b23      	ldr	r3, [pc, #140]	@ (800173c <process_byte+0xfc>)
 80016b0:	701a      	strb	r2, [r3, #0]
		step++;
 80016b2:	4b21      	ldr	r3, [pc, #132]	@ (8001738 <process_byte+0xf8>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	3301      	adds	r3, #1
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001738 <process_byte+0xf8>)
 80016bc:	701a      	strb	r2, [r3, #0]
		count = 0;
 80016be:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <process_byte+0x104>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
 80016c4:	e030      	b.n	8001728 <process_byte+0xe8>
	}
	else if(step == 3)
 80016c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <process_byte+0xf8>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d11e      	bne.n	800170c <process_byte+0xcc>
	{
		cmd_recv.payload[count++] = b;
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <process_byte+0x104>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	b2d1      	uxtb	r1, r2
 80016d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001744 <process_byte+0x104>)
 80016d8:	7011      	strb	r1, [r2, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <process_byte+0x100>)
 80016de:	4413      	add	r3, r2
 80016e0:	79fa      	ldrb	r2, [r7, #7]
 80016e2:	709a      	strb	r2, [r3, #2]
		chk += b;
 80016e4:	4b15      	ldr	r3, [pc, #84]	@ (800173c <process_byte+0xfc>)
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	4413      	add	r3, r2
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4b13      	ldr	r3, [pc, #76]	@ (800173c <process_byte+0xfc>)
 80016f0:	701a      	strb	r2, [r3, #0]
		if(count >= cmd_recv.length)
 80016f2:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <process_byte+0x100>)
 80016f4:	785a      	ldrb	r2, [r3, #1]
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <process_byte+0x104>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d814      	bhi.n	8001728 <process_byte+0xe8>
		{
			step++;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <process_byte+0xf8>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	3301      	adds	r3, #1
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <process_byte+0xf8>)
 8001708:	701a      	strb	r2, [r3, #0]
 800170a:	e00d      	b.n	8001728 <process_byte+0xe8>
		}
	}
	else if(step == 4)
 800170c:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <process_byte+0xf8>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b04      	cmp	r3, #4
 8001712:	d109      	bne.n	8001728 <process_byte+0xe8>
	{
		step = 0;
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <process_byte+0xf8>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
		if(chk == b)
 800171a:	4b08      	ldr	r3, [pc, #32]	@ (800173c <process_byte+0xfc>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	79fa      	ldrb	r2, [r7, #7]
 8001720:	429a      	cmp	r2, r3
 8001722:	d101      	bne.n	8001728 <process_byte+0xe8>
		{
			return true;
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <process_byte+0xea>
		}
	}
	return false;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000392 	.word	0x20000392
 800173c:	20000393 	.word	0x20000393
 8001740:	20000290 	.word	0x20000290
 8001744:	20000394 	.word	0x20000394

08001748 <is_usb_recv>:

bool is_usb_recv(usb_command_t * cmd)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	if(usb_recv)
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <is_usb_recv+0x38>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <is_usb_recv+0x22>
	{
		*cmd = cmd_recv;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <is_usb_recv+0x3c>)
 800175c:	4618      	mov	r0, r3
 800175e:	4611      	mov	r1, r2
 8001760:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001764:	461a      	mov	r2, r3
 8001766:	f008 fae3 	bl	8009d30 <memcpy>
	}
	bool ret_value = usb_recv;
 800176a:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <is_usb_recv+0x38>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	73fb      	strb	r3, [r7, #15]
	usb_recv = false; // Reset once got
 8001770:	4b03      	ldr	r3, [pc, #12]	@ (8001780 <is_usb_recv+0x38>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]

	return ret_value;
 8001776:	7bfb      	ldrb	r3, [r7, #15]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000028c 	.word	0x2000028c
 8001784:	20000290 	.word	0x20000290

08001788 <usb_handle_recv>:

void usb_handle_recv(uint8_t * buf, uint32_t len)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
	// ISR
	int i;
	step = 0;
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <usb_handle_recv+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	e011      	b.n	80017c2 <usb_handle_recv+0x3a>
	{
		uint8_t b = *(buf+i);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	4413      	add	r3, r2
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	72fb      	strb	r3, [r7, #11]
		if(process_byte(b))
 80017a8:	7afb      	ldrb	r3, [r7, #11]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ff48 	bl	8001640 <process_byte>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <usb_handle_recv+0x34>
		{
			usb_recv = true;
 80017b6:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <usb_handle_recv+0x50>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	3301      	adds	r3, #1
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d8e9      	bhi.n	800179e <usb_handle_recv+0x16>
		}
	}
}
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000392 	.word	0x20000392
 80017d8:	2000028c 	.word	0x2000028c

080017dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001814 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017e0:	f7ff ff1c 	bl	800161c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017e4:	480c      	ldr	r0, [pc, #48]	@ (8001818 <LoopForever+0x6>)
  ldr r1, =_edata
 80017e6:	490d      	ldr	r1, [pc, #52]	@ (800181c <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001820 <LoopForever+0xe>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ec:	e002      	b.n	80017f4 <LoopCopyDataInit>

080017ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f2:	3304      	adds	r3, #4

080017f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f8:	d3f9      	bcc.n	80017ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001828 <LoopForever+0x16>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001800:	e001      	b.n	8001806 <LoopFillZerobss>

08001802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001804:	3204      	adds	r2, #4

08001806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001808:	d3fb      	bcc.n	8001802 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800180a:	f008 fa6d 	bl	8009ce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800180e:	f7ff fcf1 	bl	80011f4 <main>

08001812 <LoopForever>:

LoopForever:
    b LoopForever
 8001812:	e7fe      	b.n	8001812 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001814:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800181c:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8001820:	08009e80 	.word	0x08009e80
  ldr r2, =_sbss
 8001824:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8001828:	2000157c 	.word	0x2000157c

0800182c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800182c:	e7fe      	b.n	800182c <ADC1_2_IRQHandler>

0800182e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001834:	2300      	movs	r3, #0
 8001836:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001838:	2003      	movs	r0, #3
 800183a:	f000 f961 	bl	8001b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800183e:	200f      	movs	r0, #15
 8001840:	f000 f80e 	bl	8001860 <HAL_InitTick>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	e001      	b.n	8001854 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001850:	f7ff fe2e 	bl	80014b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001854:	79fb      	ldrb	r3, [r7, #7]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001868:	2300      	movs	r3, #0
 800186a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800186c:	4b17      	ldr	r3, [pc, #92]	@ (80018cc <HAL_InitTick+0x6c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d023      	beq.n	80018bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001874:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <HAL_InitTick+0x70>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <HAL_InitTick+0x6c>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001882:	fbb3 f3f1 	udiv	r3, r3, r1
 8001886:	fbb2 f3f3 	udiv	r3, r2, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f000 f96d 	bl	8001b6a <HAL_SYSTICK_Config>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d10f      	bne.n	80018b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b0f      	cmp	r3, #15
 800189a:	d809      	bhi.n	80018b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189c:	2200      	movs	r2, #0
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018a4:	f000 f937 	bl	8001b16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018a8:	4a0a      	ldr	r2, [pc, #40]	@ (80018d4 <HAL_InitTick+0x74>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	e007      	b.n	80018c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	73fb      	strb	r3, [r7, #15]
 80018b4:	e004      	b.n	80018c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	73fb      	strb	r3, [r7, #15]
 80018ba:	e001      	b.n	80018c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000008 	.word	0x20000008
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_IncTick+0x20>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <HAL_IncTick+0x24>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <HAL_IncTick+0x24>)
 80018ea:	6013      	str	r3, [r2, #0]
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20000008 	.word	0x20000008
 80018fc:	20000398 	.word	0x20000398

08001900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return uwTick;
 8001904:	4b03      	ldr	r3, [pc, #12]	@ (8001914 <HAL_GetTick+0x14>)
 8001906:	681b      	ldr	r3, [r3, #0]
}
 8001908:	4618      	mov	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000398 	.word	0x20000398

08001918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001920:	f7ff ffee 	bl	8001900 <HAL_GetTick>
 8001924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001930:	d005      	beq.n	800193e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001932:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <HAL_Delay+0x44>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	461a      	mov	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4413      	add	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800193e:	bf00      	nop
 8001940:	f7ff ffde 	bl	8001900 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	429a      	cmp	r2, r3
 800194e:	d8f7      	bhi.n	8001940 <HAL_Delay+0x28>
  {
  }
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000008 	.word	0x20000008

08001960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001970:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800197c:	4013      	ands	r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001988:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800198c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001992:	4a04      	ldr	r2, [pc, #16]	@ (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	60d3      	str	r3, [r2, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ac:	4b04      	ldr	r3, [pc, #16]	@ (80019c0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	0a1b      	lsrs	r3, r3, #8
 80019b2:	f003 0307 	and.w	r3, r3, #7
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	db0b      	blt.n	80019ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	f003 021f 	and.w	r2, r3, #31
 80019dc:	4907      	ldr	r1, [pc, #28]	@ (80019fc <__NVIC_EnableIRQ+0x38>)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	095b      	lsrs	r3, r3, #5
 80019e4:	2001      	movs	r0, #1
 80019e6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000e100 	.word	0xe000e100

08001a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db0a      	blt.n	8001a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	490c      	ldr	r1, [pc, #48]	@ (8001a4c <__NVIC_SetPriority+0x4c>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	0112      	lsls	r2, r2, #4
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	440b      	add	r3, r1
 8001a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a28:	e00a      	b.n	8001a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4908      	ldr	r1, [pc, #32]	@ (8001a50 <__NVIC_SetPriority+0x50>)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	3b04      	subs	r3, #4
 8001a38:	0112      	lsls	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	761a      	strb	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000e100 	.word	0xe000e100
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	@ 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f1c3 0307 	rsb	r3, r3, #7
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	bf28      	it	cs
 8001a72:	2304      	movcs	r3, #4
 8001a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d902      	bls.n	8001a84 <NVIC_EncodePriority+0x30>
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3b03      	subs	r3, #3
 8001a82:	e000      	b.n	8001a86 <NVIC_EncodePriority+0x32>
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43da      	mvns	r2, r3
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	401a      	ands	r2, r3
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	4313      	orrs	r3, r2
         );
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
	...

08001abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001acc:	d301      	bcc.n	8001ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e00f      	b.n	8001af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <SysTick_Config+0x40>)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ada:	210f      	movs	r1, #15
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ae0:	f7ff ff8e 	bl	8001a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <SysTick_Config+0x40>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aea:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <SysTick_Config+0x40>)
 8001aec:	2207      	movs	r2, #7
 8001aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	e000e010 	.word	0xe000e010

08001b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff ff29 	bl	8001960 <__NVIC_SetPriorityGrouping>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b28:	f7ff ff3e 	bl	80019a8 <__NVIC_GetPriorityGrouping>
 8001b2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	6978      	ldr	r0, [r7, #20]
 8001b34:	f7ff ff8e 	bl	8001a54 <NVIC_EncodePriority>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff5d 	bl	8001a00 <__NVIC_SetPriority>
}
 8001b46:	bf00      	nop
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	4603      	mov	r3, r0
 8001b56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff31 	bl	80019c4 <__NVIC_EnableIRQ>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff ffa2 	bl	8001abc <SysTick_Config>
 8001b78:	4603      	mov	r3, r0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b087      	sub	sp, #28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b92:	e14e      	b.n	8001e32 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2101      	movs	r1, #1
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8140 	beq.w	8001e2c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d005      	beq.n	8001bc4 <HAL_GPIO_Init+0x40>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d130      	bne.n	8001c26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	2203      	movs	r2, #3
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68da      	ldr	r2, [r3, #12]
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	091b      	lsrs	r3, r3, #4
 8001c10:	f003 0201 	and.w	r2, r3, #1
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d017      	beq.n	8001c62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4013      	ands	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d123      	bne.n	8001cb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	08da      	lsrs	r2, r3, #3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3208      	adds	r2, #8
 8001c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	220f      	movs	r2, #15
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	691a      	ldr	r2, [r3, #16]
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	08da      	lsrs	r2, r3, #3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3208      	adds	r2, #8
 8001cb0:	6939      	ldr	r1, [r7, #16]
 8001cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	2203      	movs	r2, #3
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 0203 	and.w	r2, r3, #3
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 809a 	beq.w	8001e2c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf8:	4b55      	ldr	r3, [pc, #340]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfc:	4a54      	ldr	r2, [pc, #336]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d04:	4b52      	ldr	r3, [pc, #328]	@ (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d10:	4a50      	ldr	r2, [pc, #320]	@ (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d3a:	d013      	beq.n	8001d64 <HAL_GPIO_Init+0x1e0>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a46      	ldr	r2, [pc, #280]	@ (8001e58 <HAL_GPIO_Init+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d00d      	beq.n	8001d60 <HAL_GPIO_Init+0x1dc>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a45      	ldr	r2, [pc, #276]	@ (8001e5c <HAL_GPIO_Init+0x2d8>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d007      	beq.n	8001d5c <HAL_GPIO_Init+0x1d8>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a44      	ldr	r2, [pc, #272]	@ (8001e60 <HAL_GPIO_Init+0x2dc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d101      	bne.n	8001d58 <HAL_GPIO_Init+0x1d4>
 8001d54:	2303      	movs	r3, #3
 8001d56:	e006      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d58:	2307      	movs	r3, #7
 8001d5a:	e004      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e002      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d64:	2300      	movs	r3, #0
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	f002 0203 	and.w	r2, r2, #3
 8001d6c:	0092      	lsls	r2, r2, #2
 8001d6e:	4093      	lsls	r3, r2
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d76:	4937      	ldr	r1, [pc, #220]	@ (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	089b      	lsrs	r3, r3, #2
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d84:	4b37      	ldr	r3, [pc, #220]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001da8:	4a2e      	ldr	r2, [pc, #184]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dae:	4b2d      	ldr	r3, [pc, #180]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dd2:	4a24      	ldr	r2, [pc, #144]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dd8:	4b22      	ldr	r3, [pc, #136]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dfc:	4a19      	ldr	r2, [pc, #100]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e02:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e26:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f47f aea9 	bne.w	8001b94 <HAL_GPIO_Init+0x10>
  }
}
 8001e42:	bf00      	nop
 8001e44:	bf00      	nop
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40010000 	.word	0x40010000
 8001e58:	48000400 	.word	0x48000400
 8001e5c:	48000800 	.word	0x48000800
 8001e60:	48000c00 	.word	0x48000c00
 8001e64:	40010400 	.word	0x40010400

08001e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
 8001e74:	4613      	mov	r3, r2
 8001e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e78:	787b      	ldrb	r3, [r7, #1]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e7e:	887a      	ldrh	r2, [r7, #2]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e84:	e002      	b.n	8001e8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e86:	887a      	ldrh	r2, [r7, #2]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e08d      	b.n	8001fc6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d106      	bne.n	8001ec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff fb1a 	bl	80014f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2224      	movs	r2, #36	@ 0x24
 8001ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0201 	bic.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ee8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ef8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d107      	bne.n	8001f12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689a      	ldr	r2, [r3, #8]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	e006      	b.n	8001f20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d108      	bne.n	8001f3a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	e007      	b.n	8001f4a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68da      	ldr	r2, [r3, #12]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	691a      	ldr	r2, [r3, #16]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	69d9      	ldr	r1, [r3, #28]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1a      	ldr	r2, [r3, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	430a      	orrs	r2, r1
 8001f96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0201 	orr.w	r2, r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
	...

08001fd0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af02      	add	r7, sp, #8
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	460b      	mov	r3, r1
 8001fde:	817b      	strh	r3, [r7, #10]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b20      	cmp	r3, #32
 8001fee:	f040 80fd 	bne.w	80021ec <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_I2C_Master_Transmit+0x30>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e0f6      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002008:	f7ff fc7a 	bl	8001900 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2319      	movs	r3, #25
 8002014:	2201      	movs	r2, #1
 8002016:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 fa0a 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0e1      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2221      	movs	r2, #33	@ 0x21
 800202e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2210      	movs	r2, #16
 8002036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	893a      	ldrh	r2, [r7, #8]
 800204a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002056:	b29b      	uxth	r3, r3
 8002058:	2bff      	cmp	r3, #255	@ 0xff
 800205a:	d906      	bls.n	800206a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	22ff      	movs	r2, #255	@ 0xff
 8002060:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002062:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e007      	b.n	800207a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800206e:	b29a      	uxth	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002074:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002078:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800207e:	2b00      	cmp	r3, #0
 8002080:	d024      	beq.n	80020cc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	781a      	ldrb	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209c:	b29b      	uxth	r3, r3
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	3301      	adds	r3, #1
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	8979      	ldrh	r1, [r7, #10]
 80020be:	4b4e      	ldr	r3, [pc, #312]	@ (80021f8 <HAL_I2C_Master_Transmit+0x228>)
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f000 fc05 	bl	80028d4 <I2C_TransferConfig>
 80020ca:	e066      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	8979      	ldrh	r1, [r7, #10]
 80020d4:	4b48      	ldr	r3, [pc, #288]	@ (80021f8 <HAL_I2C_Master_Transmit+0x228>)
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	f000 fbfa 	bl	80028d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80020e0:	e05b      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	6a39      	ldr	r1, [r7, #32]
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f000 f9fd 	bl	80024e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e07b      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fa:	781a      	ldrb	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002110:	b29b      	uxth	r3, r3
 8002112:	3b01      	subs	r3, #1
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800211e:	3b01      	subs	r3, #1
 8002120:	b29a      	uxth	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800212a:	b29b      	uxth	r3, r3
 800212c:	2b00      	cmp	r3, #0
 800212e:	d034      	beq.n	800219a <HAL_I2C_Master_Transmit+0x1ca>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d130      	bne.n	800219a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	6a3b      	ldr	r3, [r7, #32]
 800213e:	2200      	movs	r2, #0
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f976 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e04d      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002156:	b29b      	uxth	r3, r3
 8002158:	2bff      	cmp	r3, #255	@ 0xff
 800215a:	d90e      	bls.n	800217a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	22ff      	movs	r2, #255	@ 0xff
 8002160:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002166:	b2da      	uxtb	r2, r3
 8002168:	8979      	ldrh	r1, [r7, #10]
 800216a:	2300      	movs	r3, #0
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 fbae 	bl	80028d4 <I2C_TransferConfig>
 8002178:	e00f      	b.n	800219a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800217e:	b29a      	uxth	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002188:	b2da      	uxtb	r2, r3
 800218a:	8979      	ldrh	r1, [r7, #10]
 800218c:	2300      	movs	r3, #0
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 fb9d 	bl	80028d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800219e:	b29b      	uxth	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d19e      	bne.n	80020e2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	6a39      	ldr	r1, [r7, #32]
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 f9e3 	bl	8002574 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e01a      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2220      	movs	r2, #32
 80021be:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6859      	ldr	r1, [r3, #4]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <HAL_I2C_Master_Transmit+0x22c>)
 80021cc:	400b      	ands	r3, r1
 80021ce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2220      	movs	r2, #32
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021e8:	2300      	movs	r3, #0
 80021ea:	e000      	b.n	80021ee <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80021ec:	2302      	movs	r3, #2
  }
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	80002000 	.word	0x80002000
 80021fc:	fe00e800 	.word	0xfe00e800

08002200 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b088      	sub	sp, #32
 8002204:	af02      	add	r7, sp, #8
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	607a      	str	r2, [r7, #4]
 800220a:	461a      	mov	r2, r3
 800220c:	460b      	mov	r3, r1
 800220e:	817b      	strh	r3, [r7, #10]
 8002210:	4613      	mov	r3, r2
 8002212:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b20      	cmp	r3, #32
 800221e:	f040 80db 	bne.w	80023d8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_I2C_Master_Receive+0x30>
 800222c:	2302      	movs	r3, #2
 800222e:	e0d4      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002238:	f7ff fb62 	bl	8001900 <HAL_GetTick>
 800223c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2319      	movs	r3, #25
 8002244:	2201      	movs	r2, #1
 8002246:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f000 f8f2 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e0bf      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2222      	movs	r2, #34	@ 0x22
 800225e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2210      	movs	r2, #16
 8002266:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	893a      	ldrh	r2, [r7, #8]
 800227a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002286:	b29b      	uxth	r3, r3
 8002288:	2bff      	cmp	r3, #255	@ 0xff
 800228a:	d90e      	bls.n	80022aa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002296:	b2da      	uxtb	r2, r3
 8002298:	8979      	ldrh	r1, [r7, #10]
 800229a:	4b52      	ldr	r3, [pc, #328]	@ (80023e4 <HAL_I2C_Master_Receive+0x1e4>)
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 fb16 	bl	80028d4 <I2C_TransferConfig>
 80022a8:	e06d      	b.n	8002386 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	8979      	ldrh	r1, [r7, #10]
 80022bc:	4b49      	ldr	r3, [pc, #292]	@ (80023e4 <HAL_I2C_Master_Receive+0x1e4>)
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 fb05 	bl	80028d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80022ca:	e05c      	b.n	8002386 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022cc:	697a      	ldr	r2, [r7, #20]
 80022ce:	6a39      	ldr	r1, [r7, #32]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f993 	bl	80025fc <I2C_WaitOnRXNEFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e07c      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fc:	3b01      	subs	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002308:	b29b      	uxth	r3, r3
 800230a:	3b01      	subs	r3, #1
 800230c:	b29a      	uxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002316:	b29b      	uxth	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d034      	beq.n	8002386 <HAL_I2C_Master_Receive+0x186>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002320:	2b00      	cmp	r3, #0
 8002322:	d130      	bne.n	8002386 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	6a3b      	ldr	r3, [r7, #32]
 800232a:	2200      	movs	r2, #0
 800232c:	2180      	movs	r1, #128	@ 0x80
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 f880 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e04d      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002342:	b29b      	uxth	r3, r3
 8002344:	2bff      	cmp	r3, #255	@ 0xff
 8002346:	d90e      	bls.n	8002366 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	22ff      	movs	r2, #255	@ 0xff
 800234c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002352:	b2da      	uxtb	r2, r3
 8002354:	8979      	ldrh	r1, [r7, #10]
 8002356:	2300      	movs	r3, #0
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 fab8 	bl	80028d4 <I2C_TransferConfig>
 8002364:	e00f      	b.n	8002386 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002374:	b2da      	uxtb	r2, r3
 8002376:	8979      	ldrh	r1, [r7, #10]
 8002378:	2300      	movs	r3, #0
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 faa7 	bl	80028d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800238a:	b29b      	uxth	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d19d      	bne.n	80022cc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	6a39      	ldr	r1, [r7, #32]
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f8ed 	bl	8002574 <I2C_WaitOnSTOPFlagUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e01a      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2220      	movs	r2, #32
 80023aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <HAL_I2C_Master_Receive+0x1e8>)
 80023b8:	400b      	ands	r3, r1
 80023ba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2220      	movs	r2, #32
 80023c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	e000      	b.n	80023da <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80023d8:	2302      	movs	r3, #2
  }
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	80002400 	.word	0x80002400
 80023e8:	fe00e800 	.word	0xfe00e800

080023ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d103      	bne.n	800240a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2200      	movs	r2, #0
 8002408:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b01      	cmp	r3, #1
 8002416:	d007      	beq.n	8002428 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	699a      	ldr	r2, [r3, #24]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0201 	orr.w	r2, r2, #1
 8002426:	619a      	str	r2, [r3, #24]
  }
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	4613      	mov	r3, r2
 8002442:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002444:	e03b      	b.n	80024be <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	6839      	ldr	r1, [r7, #0]
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f962 	bl	8002714 <I2C_IsErrorOccurred>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e041      	b.n	80024de <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002460:	d02d      	beq.n	80024be <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002462:	f7ff fa4d 	bl	8001900 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d302      	bcc.n	8002478 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d122      	bne.n	80024be <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	4013      	ands	r3, r2
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	429a      	cmp	r2, r3
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	461a      	mov	r2, r3
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	429a      	cmp	r2, r3
 8002494:	d113      	bne.n	80024be <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249a:	f043 0220 	orr.w	r2, r3, #32
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2220      	movs	r2, #32
 80024a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e00f      	b.n	80024de <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699a      	ldr	r2, [r3, #24]
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4013      	ands	r3, r2
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	bf0c      	ite	eq
 80024ce:	2301      	moveq	r3, #1
 80024d0:	2300      	movne	r3, #0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d0b4      	beq.n	8002446 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	60f8      	str	r0, [r7, #12]
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024f2:	e033      	b.n	800255c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	68b9      	ldr	r1, [r7, #8]
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f90b 	bl	8002714 <I2C_IsErrorOccurred>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e031      	b.n	800256c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800250e:	d025      	beq.n	800255c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002510:	f7ff f9f6 	bl	8001900 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	429a      	cmp	r2, r3
 800251e:	d302      	bcc.n	8002526 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d11a      	bne.n	800255c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b02      	cmp	r3, #2
 8002532:	d013      	beq.n	800255c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002538:	f043 0220 	orr.w	r2, r3, #32
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2220      	movs	r2, #32
 8002544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e007      	b.n	800256c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b02      	cmp	r3, #2
 8002568:	d1c4      	bne.n	80024f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002580:	e02f      	b.n	80025e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f000 f8c4 	bl	8002714 <I2C_IsErrorOccurred>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e02d      	b.n	80025f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002596:	f7ff f9b3 	bl	8001900 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d302      	bcc.n	80025ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d11a      	bne.n	80025e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	f003 0320 	and.w	r3, r3, #32
 80025b6:	2b20      	cmp	r3, #32
 80025b8:	d013      	beq.n	80025e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025be:	f043 0220 	orr.w	r2, r3, #32
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2220      	movs	r2, #32
 80025ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e007      	b.n	80025f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	f003 0320 	and.w	r3, r3, #32
 80025ec:	2b20      	cmp	r3, #32
 80025ee:	d1c8      	bne.n	8002582 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800260c:	e071      	b.n	80026f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	68b9      	ldr	r1, [r7, #8]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 f87e 	bl	8002714 <I2C_IsErrorOccurred>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	f003 0320 	and.w	r3, r3, #32
 800262c:	2b20      	cmp	r3, #32
 800262e:	d13b      	bne.n	80026a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002630:	7dfb      	ldrb	r3, [r7, #23]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d138      	bne.n	80026a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b04      	cmp	r3, #4
 8002642:	d105      	bne.n	8002650 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f003 0310 	and.w	r3, r3, #16
 800265a:	2b10      	cmp	r3, #16
 800265c:	d121      	bne.n	80026a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2210      	movs	r2, #16
 8002664:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2204      	movs	r2, #4
 800266a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2220      	movs	r2, #32
 8002672:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6859      	ldr	r1, [r3, #4]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4b24      	ldr	r3, [pc, #144]	@ (8002710 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002680:	400b      	ands	r3, r1
 8002682:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	75fb      	strb	r3, [r7, #23]
 80026a0:	e002      	b.n	80026a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80026a8:	f7ff f92a 	bl	8001900 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d302      	bcc.n	80026be <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d119      	bne.n	80026f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80026be:	7dfb      	ldrb	r3, [r7, #23]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d116      	bne.n	80026f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f003 0304 	and.w	r3, r3, #4
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d00f      	beq.n	80026f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	f043 0220 	orr.w	r2, r3, #32
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2220      	movs	r2, #32
 80026e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b04      	cmp	r3, #4
 80026fe:	d002      	beq.n	8002706 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002700:	7dfb      	ldrb	r3, [r7, #23]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d083      	beq.n	800260e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002706:	7dfb      	ldrb	r3, [r7, #23]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	fe00e800 	.word	0xfe00e800

08002714 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	@ 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002720:	2300      	movs	r3, #0
 8002722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d068      	beq.n	8002812 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2210      	movs	r2, #16
 8002746:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002748:	e049      	b.n	80027de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002750:	d045      	beq.n	80027de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002752:	f7ff f8d5 	bl	8001900 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	429a      	cmp	r2, r3
 8002760:	d302      	bcc.n	8002768 <I2C_IsErrorOccurred+0x54>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d13a      	bne.n	80027de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002772:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800277a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002786:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800278a:	d121      	bne.n	80027d0 <I2C_IsErrorOccurred+0xbc>
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002792:	d01d      	beq.n	80027d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002794:	7cfb      	ldrb	r3, [r7, #19]
 8002796:	2b20      	cmp	r3, #32
 8002798:	d01a      	beq.n	80027d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027aa:	f7ff f8a9 	bl	8001900 <HAL_GetTick>
 80027ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b0:	e00e      	b.n	80027d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027b2:	f7ff f8a5 	bl	8001900 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b19      	cmp	r3, #25
 80027be:	d907      	bls.n	80027d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	f043 0320 	orr.w	r3, r3, #32
 80027c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80027ce:	e006      	b.n	80027de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	2b20      	cmp	r3, #32
 80027dc:	d1e9      	bne.n	80027b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d003      	beq.n	80027f4 <I2C_IsErrorOccurred+0xe0>
 80027ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0aa      	beq.n	800274a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80027f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d103      	bne.n	8002804 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2220      	movs	r2, #32
 8002802:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	f043 0304 	orr.w	r3, r3, #4
 800280a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00b      	beq.n	800283c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002824:	6a3b      	ldr	r3, [r7, #32]
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002834:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00b      	beq.n	800285e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	f043 0308 	orr.w	r3, r3, #8
 800284c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002856:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002864:	2b00      	cmp	r3, #0
 8002866:	d00b      	beq.n	8002880 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	f043 0302 	orr.w	r3, r3, #2
 800286e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01c      	beq.n	80028c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f7ff fdaf 	bl	80023ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6859      	ldr	r1, [r3, #4]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <I2C_IsErrorOccurred+0x1bc>)
 800289a:	400b      	ands	r3, r1
 800289c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028a2:	6a3b      	ldr	r3, [r7, #32]
 80028a4:	431a      	orrs	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2220      	movs	r2, #32
 80028ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80028c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3728      	adds	r7, #40	@ 0x28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	fe00e800 	.word	0xfe00e800

080028d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	607b      	str	r3, [r7, #4]
 80028de:	460b      	mov	r3, r1
 80028e0:	817b      	strh	r3, [r7, #10]
 80028e2:	4613      	mov	r3, r2
 80028e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028e6:	897b      	ldrh	r3, [r7, #10]
 80028e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028ec:	7a7b      	ldrb	r3, [r7, #9]
 80028ee:	041b      	lsls	r3, r3, #16
 80028f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028f4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002902:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	0d5b      	lsrs	r3, r3, #21
 800290e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002912:	4b08      	ldr	r3, [pc, #32]	@ (8002934 <I2C_TransferConfig+0x60>)
 8002914:	430b      	orrs	r3, r1
 8002916:	43db      	mvns	r3, r3
 8002918:	ea02 0103 	and.w	r1, r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	430a      	orrs	r2, r1
 8002924:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002926:	bf00      	nop
 8002928:	371c      	adds	r7, #28
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	03ff63ff 	.word	0x03ff63ff

08002938 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b20      	cmp	r3, #32
 800294c:	d138      	bne.n	80029c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002958:	2302      	movs	r3, #2
 800295a:	e032      	b.n	80029c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2224      	movs	r2, #36	@ 0x24
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800298a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6819      	ldr	r1, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 0201 	orr.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	e000      	b.n	80029c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029c0:	2302      	movs	r3, #2
  }
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b085      	sub	sp, #20
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b20      	cmp	r3, #32
 80029e2:	d139      	bne.n	8002a58 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e033      	b.n	8002a5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2224      	movs	r2, #36	@ 0x24
 80029fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0201 	bic.w	r2, r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a20:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	021b      	lsls	r3, r3, #8
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f042 0201 	orr.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	e000      	b.n	8002a5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a58:	2302      	movs	r3, #2
  }
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0ef      	b.n	8002c58 <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d106      	bne.n	8002a92 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f006 fd69 	bl	8009564 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2203      	movs	r2, #3
 8002a96:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f002 fd8a 	bl	80055be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ab4:	f002 fd5e 	bl	8005574 <USB_CoreInit>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e0c6      	b.n	8002c58 <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f002 fd8f 	bl	80055f4 <USB_SetCurrentMode>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0b7      	b.n	8002c58 <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	73fb      	strb	r3, [r7, #15]
 8002aec:	e03e      	b.n	8002b6c <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002aee:	7bfa      	ldrb	r2, [r7, #15]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	440b      	add	r3, r1
 8002afc:	3311      	adds	r3, #17
 8002afe:	2201      	movs	r2, #1
 8002b00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	3310      	adds	r3, #16
 8002b12:	7bfa      	ldrb	r2, [r7, #15]
 8002b14:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b16:	7bfa      	ldrb	r2, [r7, #15]
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	440b      	add	r3, r1
 8002b24:	3313      	adds	r3, #19
 8002b26:	2200      	movs	r2, #0
 8002b28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b2a:	7bfa      	ldrb	r2, [r7, #15]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	3320      	adds	r3, #32
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b3e:	7bfa      	ldrb	r2, [r7, #15]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3324      	adds	r3, #36	@ 0x24
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	440b      	add	r3, r1
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	73fb      	strb	r3, [r7, #15]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	791b      	ldrb	r3, [r3, #4]
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d3bb      	bcc.n	8002aee <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	73fb      	strb	r3, [r7, #15]
 8002b7a:	e044      	b.n	8002c06 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b7c:	7bfa      	ldrb	r2, [r7, #15]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	440b      	add	r3, r1
 8002b8a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b92:	7bfa      	ldrb	r2, [r7, #15]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002ba4:	7bfa      	ldrb	r2, [r7, #15]
 8002ba6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ba8:	7bfa      	ldrb	r2, [r7, #15]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002bbe:	7bfa      	ldrb	r2, [r7, #15]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	440b      	add	r3, r1
 8002bcc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bd4:	7bfa      	ldrb	r2, [r7, #15]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	440b      	add	r3, r1
 8002be2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bea:	7bfa      	ldrb	r2, [r7, #15]
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
 8002c02:	3301      	adds	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	791b      	ldrb	r3, [r3, #4]
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d3b5      	bcc.n	8002b7c <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3304      	adds	r3, #4
 8002c18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c1a:	f002 fcf8 	bl	800560e <USB_DevInit>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e013      	b.n	8002c58 <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	7adb      	ldrb	r3, [r3, #11]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d102      	bne.n	8002c4c <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f001 fc21 	bl	800448e <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f004 faa4 	bl	800719e <USB_DevDisconnect>

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d101      	bne.n	8002c76 <HAL_PCD_Start+0x16>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e012      	b.n	8002c9c <HAL_PCD_Start+0x3c>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f002 fc84 	bl	8005590 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f004 fa6f 	bl	8007170 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f004 fa89 	bl	80071c8 <USB_ReadInterrupts>
 8002cb6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fb14 	bl	80032f0 <PCD_EP_ISR_Handler>

    return;
 8002cc8:	e110      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ce6:	b292      	uxth	r2, r2
 8002ce8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f006 fcf0 	bl	80096d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f8fc 	bl	8002ef2 <HAL_PCD_SetAddress>

    return;
 8002cfa:	e0f7      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00c      	beq.n	8002d20 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d18:	b292      	uxth	r2, r2
 8002d1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d1e:	e0e5      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00c      	beq.n	8002d44 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d3c:	b292      	uxth	r2, r2
 8002d3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d42:	e0d3      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d034      	beq.n	8002db8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0204 	bic.w	r2, r2, #4
 8002d60:	b292      	uxth	r2, r2
 8002d62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0208 	bic.w	r2, r2, #8
 8002d78:	b292      	uxth	r2, r2
 8002d7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d107      	bne.n	8002d98 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d90:	2100      	movs	r1, #0
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f006 ff4c 	bl	8009c30 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f006 fcd3 	bl	8009744 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002db0:	b292      	uxth	r2, r2
 8002db2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002db6:	e099      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d027      	beq.n	8002e12 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0208 	orr.w	r2, r2, #8
 8002dd4:	b292      	uxth	r2, r2
 8002dd6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dec:	b292      	uxth	r2, r2
 8002dee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 0204 	orr.w	r2, r2, #4
 8002e04:	b292      	uxth	r2, r2
 8002e06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f006 fc80 	bl	8009710 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002e10:	e06c      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d040      	beq.n	8002e9e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e2e:	b292      	uxth	r2, r2
 8002e30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d12b      	bne.n	8002e96 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0204 	orr.w	r2, r2, #4
 8002e50:	b292      	uxth	r2, r2
 8002e52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0208 	orr.w	r2, r2, #8
 8002e68:	b292      	uxth	r2, r2
 8002e6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	089b      	lsrs	r3, r3, #2
 8002e82:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f006 fece 	bl	8009c30 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002e94:	e02a      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f006 fc3a 	bl	8009710 <HAL_PCD_SuspendCallback>
    return;
 8002e9c:	e026      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00f      	beq.n	8002ec8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002eba:	b292      	uxth	r2, r2
 8002ebc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f006 fbf8 	bl	80096b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002ec6:	e011      	b.n	8002eec <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00c      	beq.n	8002eec <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ee4:	b292      	uxth	r2, r2
 8002ee6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002eea:	bf00      	nop
  }
}
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	460b      	mov	r3, r1
 8002efc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_PCD_SetAddress+0x1a>
 8002f08:	2302      	movs	r3, #2
 8002f0a:	e012      	b.n	8002f32 <HAL_PCD_SetAddress+0x40>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	78fa      	ldrb	r2, [r7, #3]
 8002f18:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	4611      	mov	r1, r2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f004 f910 	bl	8007148 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b084      	sub	sp, #16
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
 8002f42:	4608      	mov	r0, r1
 8002f44:	4611      	mov	r1, r2
 8002f46:	461a      	mov	r2, r3
 8002f48:	4603      	mov	r3, r0
 8002f4a:	70fb      	strb	r3, [r7, #3]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	803b      	strh	r3, [r7, #0]
 8002f50:	4613      	mov	r3, r2
 8002f52:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f54:	2300      	movs	r3, #0
 8002f56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	da0e      	bge.n	8002f7e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f60:	78fb      	ldrb	r3, [r7, #3]
 8002f62:	f003 0207 	and.w	r2, r3, #7
 8002f66:	4613      	mov	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	3310      	adds	r3, #16
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	4413      	add	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	705a      	strb	r2, [r3, #1]
 8002f7c:	e00e      	b.n	8002f9c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f7e:	78fb      	ldrb	r3, [r7, #3]
 8002f80:	f003 0207 	and.w	r2, r3, #7
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	4413      	add	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002fa8:	883b      	ldrh	r3, [r7, #0]
 8002faa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	78ba      	ldrb	r2, [r7, #2]
 8002fb6:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fb8:	78bb      	ldrb	r3, [r7, #2]
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d102      	bne.n	8002fc4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_PCD_EP_Open+0x98>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e00e      	b.n	8002ff0 <HAL_PCD_EP_Open+0xb6>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68f9      	ldr	r1, [r7, #12]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f002 fb33 	bl	800564c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002fee:	7afb      	ldrb	r3, [r7, #11]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003004:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003008:	2b00      	cmp	r3, #0
 800300a:	da0e      	bge.n	800302a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	f003 0207 	and.w	r2, r3, #7
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	3310      	adds	r3, #16
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	4413      	add	r3, r2
 8003020:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2201      	movs	r2, #1
 8003026:	705a      	strb	r2, [r3, #1]
 8003028:	e00e      	b.n	8003048 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800302a:	78fb      	ldrb	r3, [r7, #3]
 800302c:	f003 0207 	and.w	r2, r3, #7
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003048:	78fb      	ldrb	r3, [r7, #3]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	b2da      	uxtb	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_PCD_EP_Close+0x6a>
 800305e:	2302      	movs	r3, #2
 8003060:	e00e      	b.n	8003080 <HAL_PCD_EP_Close+0x88>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68f9      	ldr	r1, [r7, #12]
 8003070:	4618      	mov	r0, r3
 8003072:	f002 ffd3 	bl	800601c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	603b      	str	r3, [r7, #0]
 8003094:	460b      	mov	r3, r1
 8003096:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003098:	7afb      	ldrb	r3, [r7, #11]
 800309a:	f003 0207 	and.w	r2, r3, #7
 800309e:	4613      	mov	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4413      	add	r3, r2
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4413      	add	r3, r2
 80030ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2200      	movs	r2, #0
 80030c0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2200      	movs	r2, #0
 80030c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030c8:	7afb      	ldrb	r3, [r7, #11]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6979      	ldr	r1, [r7, #20]
 80030da:	4618      	mov	r0, r3
 80030dc:	f003 f98b 	bl	80063f6 <USB_EPStartXfer>

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b083      	sub	sp, #12
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	460b      	mov	r3, r1
 80030f4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030f6:	78fb      	ldrb	r3, [r7, #3]
 80030f8:	f003 0207 	and.w	r2, r3, #7
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	440b      	add	r3, r1
 8003108:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800310c:	681b      	ldr	r3, [r3, #0]
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b086      	sub	sp, #24
 800311e:	af00      	add	r7, sp, #0
 8003120:	60f8      	str	r0, [r7, #12]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	603b      	str	r3, [r7, #0]
 8003126:	460b      	mov	r3, r1
 8003128:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800312a:	7afb      	ldrb	r3, [r7, #11]
 800312c:	f003 0207 	and.w	r2, r3, #7
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	3310      	adds	r3, #16
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4413      	add	r3, r2
 800313e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	2200      	movs	r2, #0
 800315e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2201      	movs	r2, #1
 8003164:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003166:	7afb      	ldrb	r3, [r7, #11]
 8003168:	f003 0307 	and.w	r3, r3, #7
 800316c:	b2da      	uxtb	r2, r3
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6979      	ldr	r1, [r7, #20]
 8003178:	4618      	mov	r0, r3
 800317a:	f003 f93c 	bl	80063f6 <USB_EPStartXfer>

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	7912      	ldrb	r2, [r2, #4]
 800319e:	4293      	cmp	r3, r2
 80031a0:	d901      	bls.n	80031a6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e04c      	b.n	8003240 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	da0e      	bge.n	80031cc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ae:	78fb      	ldrb	r3, [r7, #3]
 80031b0:	f003 0207 	and.w	r2, r3, #7
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	3310      	adds	r3, #16
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2201      	movs	r2, #1
 80031c8:	705a      	strb	r2, [r3, #1]
 80031ca:	e00c      	b.n	80031e6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031cc:	78fa      	ldrb	r2, [r7, #3]
 80031ce:	4613      	mov	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ec:	78fb      	ldrb	r3, [r7, #3]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_PCD_EP_SetStall+0x7e>
 8003202:	2302      	movs	r3, #2
 8003204:	e01c      	b.n	8003240 <HAL_PCD_EP_SetStall+0xb8>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68f9      	ldr	r1, [r7, #12]
 8003214:	4618      	mov	r0, r3
 8003216:	f003 fe9d 	bl	8006f54 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	2b00      	cmp	r3, #0
 8003222:	d108      	bne.n	8003236 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800322e:	4619      	mov	r1, r3
 8003230:	4610      	mov	r0, r2
 8003232:	f003 ffd9 	bl	80071e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	460b      	mov	r3, r1
 8003252:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003254:	78fb      	ldrb	r3, [r7, #3]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	7912      	ldrb	r2, [r2, #4]
 800325e:	4293      	cmp	r3, r2
 8003260:	d901      	bls.n	8003266 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e040      	b.n	80032e8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800326a:	2b00      	cmp	r3, #0
 800326c:	da0e      	bge.n	800328c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800326e:	78fb      	ldrb	r3, [r7, #3]
 8003270:	f003 0207 	and.w	r2, r3, #7
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	3310      	adds	r3, #16
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	4413      	add	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	705a      	strb	r2, [r3, #1]
 800328a:	e00e      	b.n	80032aa <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800328c:	78fb      	ldrb	r3, [r7, #3]
 800328e:	f003 0207 	and.w	r2, r3, #7
 8003292:	4613      	mov	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	4413      	add	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032b0:	78fb      	ldrb	r3, [r7, #3]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d101      	bne.n	80032ca <HAL_PCD_EP_ClrStall+0x82>
 80032c6:	2302      	movs	r3, #2
 80032c8:	e00e      	b.n	80032e8 <HAL_PCD_EP_ClrStall+0xa0>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68f9      	ldr	r1, [r7, #12]
 80032d8:	4618      	mov	r0, r3
 80032da:	f003 fe8c 	bl	8006ff6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b092      	sub	sp, #72	@ 0x48
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80032f8:	e333      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003302:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003304:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f003 030f 	and.w	r3, r3, #15
 800330c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003310:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003314:	2b00      	cmp	r3, #0
 8003316:	f040 8108 	bne.w	800352a <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800331a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800331c:	f003 0310 	and.w	r3, r3, #16
 8003320:	2b00      	cmp	r3, #0
 8003322:	d14c      	bne.n	80033be <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003334:	813b      	strh	r3, [r7, #8]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	893b      	ldrh	r3, [r7, #8]
 800333c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003340:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003344:	b29b      	uxth	r3, r3
 8003346:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3310      	adds	r3, #16
 800334c:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003356:	b29b      	uxth	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	4413      	add	r3, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6812      	ldr	r2, [r2, #0]
 8003366:	4413      	add	r3, r2
 8003368:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800336c:	881b      	ldrh	r3, [r3, #0]
 800336e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003374:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003378:	695a      	ldr	r2, [r3, #20]
 800337a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	441a      	add	r2, r3
 8003380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003382:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003384:	2100      	movs	r1, #0
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f006 f97b 	bl	8009682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	7b5b      	ldrb	r3, [r3, #13]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	f000 82e5 	beq.w	8003962 <PCD_EP_ISR_Handler+0x672>
 8003398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	2b00      	cmp	r3, #0
 800339e:	f040 82e0 	bne.w	8003962 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7b5b      	ldrb	r3, [r3, #13]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	735a      	strb	r2, [r3, #13]
 80033bc:	e2d1      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033c4:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80033ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80033d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d032      	beq.n	800343e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	4413      	add	r3, r2
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	4413      	add	r3, r2
 80033f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033fe:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800340a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800340c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800340e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003410:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003412:	b29b      	uxth	r3, r3
 8003414:	f003 ff37 	bl	8007286 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	881b      	ldrh	r3, [r3, #0]
 800341e:	b29a      	uxth	r2, r3
 8003420:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003424:	4013      	ands	r3, r2
 8003426:	817b      	strh	r3, [r7, #10]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	897a      	ldrh	r2, [r7, #10]
 800342e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003432:	b292      	uxth	r2, r2
 8003434:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f006 f8f6 	bl	8009628 <HAL_PCD_SetupStageCallback>
 800343c:	e291      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800343e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003442:	2b00      	cmp	r3, #0
 8003444:	f280 828d 	bge.w	8003962 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	b29a      	uxth	r2, r3
 8003450:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003454:	4013      	ands	r3, r2
 8003456:	81fb      	strh	r3, [r7, #14]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	89fa      	ldrh	r2, [r7, #14]
 800345e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003462:	b292      	uxth	r2, r2
 8003464:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800346e:	b29b      	uxth	r3, r3
 8003470:	461a      	mov	r2, r3
 8003472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	4413      	add	r3, r2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6812      	ldr	r2, [r2, #0]
 800347e:	4413      	add	r3, r2
 8003480:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003484:	881b      	ldrh	r3, [r3, #0]
 8003486:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800348a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800348c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800348e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d019      	beq.n	80034ca <PCD_EP_ISR_Handler+0x1da>
 8003496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d015      	beq.n	80034ca <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6818      	ldr	r0, [r3, #0]
 80034a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034a4:	6959      	ldr	r1, [r3, #20]
 80034a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034a8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80034aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ac:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	f003 fee9 	bl	8007286 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80034b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034b6:	695a      	ldr	r2, [r3, #20]
 80034b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	441a      	add	r2, r3
 80034be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034c0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80034c2:	2100      	movs	r1, #0
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f006 f8c1 	bl	800964c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	881b      	ldrh	r3, [r3, #0]
 80034d0:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80034d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f040 8242 	bne.w	8003962 <PCD_EP_ISR_Handler+0x672>
 80034de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034e0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80034e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034e8:	f000 823b 	beq.w	8003962 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	881b      	ldrh	r3, [r3, #0]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034fc:	81bb      	strh	r3, [r7, #12]
 80034fe:	89bb      	ldrh	r3, [r7, #12]
 8003500:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003504:	81bb      	strh	r3, [r7, #12]
 8003506:	89bb      	ldrh	r3, [r7, #12]
 8003508:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800350c:	81bb      	strh	r3, [r7, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	89bb      	ldrh	r3, [r7, #12]
 8003514:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003518:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800351c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003520:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003524:	b29b      	uxth	r3, r3
 8003526:	8013      	strh	r3, [r2, #0]
 8003528:	e21b      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4413      	add	r3, r2
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800353c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003540:	2b00      	cmp	r3, #0
 8003542:	f280 80f1 	bge.w	8003728 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	b29a      	uxth	r2, r3
 8003558:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800355c:	4013      	ands	r3, r2
 800355e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003574:	b292      	uxth	r2, r2
 8003576:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003578:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	4413      	add	r3, r2
 800358c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800358e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003590:	7b1b      	ldrb	r3, [r3, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d123      	bne.n	80035de <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800359e:	b29b      	uxth	r3, r3
 80035a0:	461a      	mov	r2, r3
 80035a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4413      	add	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6812      	ldr	r2, [r2, #0]
 80035ae:	4413      	add	r3, r2
 80035b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035b4:	881b      	ldrh	r3, [r3, #0]
 80035b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80035be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 808b 	beq.w	80036de <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ce:	6959      	ldr	r1, [r3, #20]
 80035d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d2:	88da      	ldrh	r2, [r3, #6]
 80035d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80035d8:	f003 fe55 	bl	8007286 <USB_ReadPMA>
 80035dc:	e07f      	b.n	80036de <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80035de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e0:	78db      	ldrb	r3, [r3, #3]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d109      	bne.n	80035fa <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80035e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035e8:	461a      	mov	r2, r3
 80035ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f9c6 	bl	800397e <HAL_PCD_EP_DB_Receive>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80035f8:	e071      	b.n	80036de <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	4413      	add	r3, r2
 8003608:	881b      	ldrh	r3, [r3, #0]
 800360a:	b29b      	uxth	r3, r3
 800360c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003614:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	441a      	add	r2, r3
 8003624:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800362a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800362e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003632:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003636:	b29b      	uxth	r3, r3
 8003638:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	461a      	mov	r2, r3
 8003640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	b29b      	uxth	r3, r3
 800364c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d022      	beq.n	800369a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800365c:	b29b      	uxth	r3, r3
 800365e:	461a      	mov	r2, r3
 8003660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	4413      	add	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	4413      	add	r3, r2
 800366e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003678:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800367c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003680:	2b00      	cmp	r3, #0
 8003682:	d02c      	beq.n	80036de <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368a:	6959      	ldr	r1, [r3, #20]
 800368c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368e:	891a      	ldrh	r2, [r3, #8]
 8003690:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003694:	f003 fdf7 	bl	8007286 <USB_ReadPMA>
 8003698:	e021      	b.n	80036de <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	461a      	mov	r2, r3
 80036a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	4413      	add	r3, r2
 80036b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80036c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d009      	beq.n	80036de <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036d0:	6959      	ldr	r1, [r3, #20]
 80036d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036d4:	895a      	ldrh	r2, [r3, #10]
 80036d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036da:	f003 fdd4 	bl	8007286 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80036de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036e0:	69da      	ldr	r2, [r3, #28]
 80036e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036e6:	441a      	add	r2, r3
 80036e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ea:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80036ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ee:	695a      	ldr	r2, [r3, #20]
 80036f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036f4:	441a      	add	r2, r3
 80036f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036f8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80036fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <PCD_EP_ISR_Handler+0x41e>
 8003702:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	429a      	cmp	r2, r3
 800370c:	d206      	bcs.n	800371c <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800370e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	4619      	mov	r1, r3
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f005 ff99 	bl	800964c <HAL_PCD_DataOutStageCallback>
 800371a:	e005      	b.n	8003728 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003722:	4618      	mov	r0, r3
 8003724:	f002 fe67 	bl	80063f6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003728:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800372a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 8117 	beq.w	8003962 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003734:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003738:	4613      	mov	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	3310      	adds	r3, #16
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4413      	add	r3, r2
 8003746:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	b29b      	uxth	r3, r3
 800375a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800375e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003762:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	441a      	add	r2, r3
 8003772:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800377c:	b29b      	uxth	r3, r3
 800377e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003782:	78db      	ldrb	r3, [r3, #3]
 8003784:	2b01      	cmp	r3, #1
 8003786:	f040 80a1 	bne.w	80038cc <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800378a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800378c:	2200      	movs	r2, #0
 800378e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003790:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003792:	7b1b      	ldrb	r3, [r3, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 8092 	beq.w	80038be <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800379a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800379c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d046      	beq.n	8003832 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a6:	785b      	ldrb	r3, [r3, #1]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d126      	bne.n	80037fa <PCD_EP_ISR_Handler+0x50a>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	617b      	str	r3, [r7, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	461a      	mov	r2, r3
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	4413      	add	r3, r2
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	00da      	lsls	r2, r3, #3
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	4413      	add	r3, r2
 80037ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80037d2:	613b      	str	r3, [r7, #16]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	881b      	ldrh	r3, [r3, #0]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037de:	b29a      	uxth	r2, r3
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	801a      	strh	r2, [r3, #0]
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	801a      	strh	r2, [r3, #0]
 80037f8:	e061      	b.n	80038be <PCD_EP_ISR_Handler+0x5ce>
 80037fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037fc:	785b      	ldrb	r3, [r3, #1]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d15d      	bne.n	80038be <PCD_EP_ISR_Handler+0x5ce>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	61fb      	str	r3, [r7, #28]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003810:	b29b      	uxth	r3, r3
 8003812:	461a      	mov	r2, r3
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	4413      	add	r3, r2
 8003818:	61fb      	str	r3, [r7, #28]
 800381a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	00da      	lsls	r2, r3, #3
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	4413      	add	r3, r2
 8003824:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003828:	61bb      	str	r3, [r7, #24]
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	2200      	movs	r2, #0
 800382e:	801a      	strh	r2, [r3, #0]
 8003830:	e045      	b.n	80038be <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383a:	785b      	ldrb	r3, [r3, #1]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d126      	bne.n	800388e <PCD_EP_ISR_Handler+0x59e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800384e:	b29b      	uxth	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	4413      	add	r3, r2
 8003856:	627b      	str	r3, [r7, #36]	@ 0x24
 8003858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	00da      	lsls	r2, r3, #3
 800385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003860:	4413      	add	r3, r2
 8003862:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003866:	623b      	str	r3, [r7, #32]
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	b29b      	uxth	r3, r3
 800386e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003872:	b29a      	uxth	r2, r3
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	801a      	strh	r2, [r3, #0]
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	881b      	ldrh	r3, [r3, #0]
 800387c:	b29b      	uxth	r3, r3
 800387e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003882:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003886:	b29a      	uxth	r2, r3
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	801a      	strh	r2, [r3, #0]
 800388c:	e017      	b.n	80038be <PCD_EP_ISR_Handler+0x5ce>
 800388e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003890:	785b      	ldrb	r3, [r3, #1]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d113      	bne.n	80038be <PCD_EP_ISR_Handler+0x5ce>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800389e:	b29b      	uxth	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a4:	4413      	add	r3, r2
 80038a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	00da      	lsls	r2, r3, #3
 80038ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038b0:	4413      	add	r3, r2
 80038b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ba:	2200      	movs	r2, #0
 80038bc:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	4619      	mov	r1, r3
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f005 fedc 	bl	8009682 <HAL_PCD_DataInStageCallback>
 80038ca:	e04a      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80038cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d13f      	bne.n	8003956 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038de:	b29b      	uxth	r3, r3
 80038e0:	461a      	mov	r2, r3
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	4413      	add	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	4413      	add	r3, r2
 80038f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038f4:	881b      	ldrh	r3, [r3, #0]
 80038f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038fa:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80038fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fe:	699a      	ldr	r2, [r3, #24]
 8003900:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003902:	429a      	cmp	r2, r3
 8003904:	d906      	bls.n	8003914 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800390c:	1ad2      	subs	r2, r2, r3
 800390e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003910:	619a      	str	r2, [r3, #24]
 8003912:	e002      	b.n	800391a <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003916:	2200      	movs	r2, #0
 8003918:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800391a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d106      	bne.n	8003930 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	4619      	mov	r1, r3
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f005 feaa 	bl	8009682 <HAL_PCD_DataInStageCallback>
 800392e:	e018      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003932:	695a      	ldr	r2, [r3, #20]
 8003934:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003936:	441a      	add	r2, r3
 8003938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800393a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800393c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800393e:	69da      	ldr	r2, [r3, #28]
 8003940:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003942:	441a      	add	r2, r3
 8003944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003946:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800394e:	4618      	mov	r0, r3
 8003950:	f002 fd51 	bl	80063f6 <USB_EPStartXfer>
 8003954:	e005      	b.n	8003962 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003956:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003958:	461a      	mov	r2, r3
 800395a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f917 	bl	8003b90 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800396a:	b29b      	uxth	r3, r3
 800396c:	b21b      	sxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	f6ff acc3 	blt.w	80032fa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3748      	adds	r7, #72	@ 0x48
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b088      	sub	sp, #32
 8003982:	af00      	add	r7, sp, #0
 8003984:	60f8      	str	r0, [r7, #12]
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	4613      	mov	r3, r2
 800398a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800398c:	88fb      	ldrh	r3, [r7, #6]
 800398e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d07c      	beq.n	8003a90 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800399e:	b29b      	uxth	r3, r3
 80039a0:	461a      	mov	r2, r3
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	4413      	add	r3, r2
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	6812      	ldr	r2, [r2, #0]
 80039ae:	4413      	add	r3, r2
 80039b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039b4:	881b      	ldrh	r3, [r3, #0]
 80039b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039ba:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	699a      	ldr	r2, [r3, #24]
 80039c0:	8b7b      	ldrh	r3, [r7, #26]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d306      	bcc.n	80039d4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	699a      	ldr	r2, [r3, #24]
 80039ca:	8b7b      	ldrh	r3, [r7, #26]
 80039cc:	1ad2      	subs	r2, r2, r3
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	619a      	str	r2, [r3, #24]
 80039d2:	e002      	b.n	80039da <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2200      	movs	r2, #0
 80039d8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d123      	bne.n	8003a2a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	881b      	ldrh	r3, [r3, #0]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039fc:	833b      	strh	r3, [r7, #24]
 80039fe:	8b3b      	ldrh	r3, [r7, #24]
 8003a00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003a04:	833b      	strh	r3, [r7, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	441a      	add	r2, r3
 8003a14:	8b3b      	ldrh	r3, [r7, #24]
 8003a16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d01f      	beq.n	8003a74 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a4e:	82fb      	strh	r3, [r7, #22]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	461a      	mov	r2, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	441a      	add	r2, r3
 8003a5e:	8afb      	ldrh	r3, [r7, #22]
 8003a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a74:	8b7b      	ldrh	r3, [r7, #26]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 8085 	beq.w	8003b86 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	6959      	ldr	r1, [r3, #20]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	891a      	ldrh	r2, [r3, #8]
 8003a88:	8b7b      	ldrh	r3, [r7, #26]
 8003a8a:	f003 fbfc 	bl	8007286 <USB_ReadPMA>
 8003a8e:	e07a      	b.n	8003b86 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	00db      	lsls	r3, r3, #3
 8003aa2:	4413      	add	r3, r2
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ab4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	699a      	ldr	r2, [r3, #24]
 8003aba:	8b7b      	ldrh	r3, [r7, #26]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d306      	bcc.n	8003ace <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	699a      	ldr	r2, [r3, #24]
 8003ac4:	8b7b      	ldrh	r3, [r7, #26]
 8003ac6:	1ad2      	subs	r2, r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	619a      	str	r2, [r3, #24]
 8003acc:	e002      	b.n	8003ad4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d123      	bne.n	8003b24 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003af6:	83fb      	strh	r3, [r7, #30]
 8003af8:	8bfb      	ldrh	r3, [r7, #30]
 8003afa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003afe:	83fb      	strh	r3, [r7, #30]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	441a      	add	r2, r3
 8003b0e:	8bfb      	ldrh	r3, [r7, #30]
 8003b10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d11f      	bne.n	8003b6e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	461a      	mov	r2, r3
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	4413      	add	r3, r2
 8003b3c:	881b      	ldrh	r3, [r3, #0]
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b48:	83bb      	strh	r3, [r7, #28]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	441a      	add	r2, r3
 8003b58:	8bbb      	ldrh	r3, [r7, #28]
 8003b5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b6e:	8b7b      	ldrh	r3, [r7, #26]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	6959      	ldr	r1, [r3, #20]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	895a      	ldrh	r2, [r3, #10]
 8003b80:	8b7b      	ldrh	r3, [r7, #26]
 8003b82:	f003 fb80 	bl	8007286 <USB_ReadPMA>
    }
  }

  return count;
 8003b86:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3720      	adds	r7, #32
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b0a6      	sub	sp, #152	@ 0x98
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 81f7 	beq.w	8003f98 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	4413      	add	r3, r2
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bce:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	699a      	ldr	r2, [r3, #24]
 8003bd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d907      	bls.n	8003bee <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003be6:	1ad2      	subs	r2, r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	619a      	str	r2, [r3, #24]
 8003bec:	e002      	b.n	8003bf4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f040 80e1 	bne.w	8003dc0 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	785b      	ldrb	r3, [r3, #1]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d126      	bne.n	8003c54 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1a:	4413      	add	r3, r2
 8003c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	00da      	lsls	r2, r3, #3
 8003c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c26:	4413      	add	r3, r2
 8003c28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c3c:	801a      	strh	r2, [r3, #0]
 8003c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	e01a      	b.n	8003c8a <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	785b      	ldrb	r3, [r3, #1]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d116      	bne.n	8003c8a <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c70:	4413      	add	r3, r2
 8003c72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	00da      	lsls	r2, r3, #3
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c86:	2200      	movs	r2, #0
 8003c88:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	785b      	ldrb	r3, [r3, #1]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d126      	bne.n	8003ce6 <HAL_PCD_EP_DB_Transmit+0x156>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	623b      	str	r3, [r7, #32]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	461a      	mov	r2, r3
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	4413      	add	r3, r2
 8003cae:	623b      	str	r3, [r7, #32]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	00da      	lsls	r2, r3, #3
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	801a      	strh	r2, [r3, #0]
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	801a      	strh	r2, [r3, #0]
 8003ce4:	e017      	b.n	8003d16 <HAL_PCD_EP_DB_Transmit+0x186>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	785b      	ldrb	r3, [r3, #1]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d113      	bne.n	8003d16 <HAL_PCD_EP_DB_Transmit+0x186>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfc:	4413      	add	r3, r2
 8003cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	00da      	lsls	r2, r3, #3
 8003d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d08:	4413      	add	r3, r2
 8003d0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	2200      	movs	r2, #0
 8003d14:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	78db      	ldrb	r3, [r3, #3]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d123      	bne.n	8003d66 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d38:	837b      	strh	r3, [r7, #26]
 8003d3a:	8b7b      	ldrh	r3, [r7, #26]
 8003d3c:	f083 0320 	eor.w	r3, r3, #32
 8003d40:	837b      	strh	r3, [r7, #26]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	461a      	mov	r2, r3
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	441a      	add	r2, r3
 8003d50:	8b7b      	ldrh	r3, [r7, #26]
 8003d52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f005 fc88 	bl	8009682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d72:	88fb      	ldrh	r3, [r7, #6]
 8003d74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01f      	beq.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	461a      	mov	r2, r3
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4413      	add	r3, r2
 8003d8a:	881b      	ldrh	r3, [r3, #0]
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d96:	833b      	strh	r3, [r7, #24]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	441a      	add	r2, r3
 8003da6:	8b3b      	ldrh	r3, [r7, #24]
 8003da8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003db0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	e31f      	b.n	8004400 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d021      	beq.n	8003e0e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	4413      	add	r3, r2
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	441a      	add	r2, r3
 8003df6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003dfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	f040 82ca 	bne.w	80043ae <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e22:	441a      	add	r2, r3
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	69da      	ldr	r2, [r3, #28]
 8003e2c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e30:	441a      	add	r2, r3
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	6a1a      	ldr	r2, [r3, #32]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d309      	bcc.n	8003e56 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	6a1a      	ldr	r2, [r3, #32]
 8003e4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e4e:	1ad2      	subs	r2, r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	621a      	str	r2, [r3, #32]
 8003e54:	e015      	b.n	8003e82 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d107      	bne.n	8003e6e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003e5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e62:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003e6c:	e009      	b.n	8003e82 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	785b      	ldrb	r3, [r3, #1]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d15f      	bne.n	8003f4a <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e9e:	4413      	add	r3, r2
 8003ea0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	00da      	lsls	r2, r3, #3
 8003ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eaa:	4413      	add	r3, r2
 8003eac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eb4:	881b      	ldrh	r3, [r3, #0]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ec0:	801a      	strh	r2, [r3, #0]
 8003ec2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10a      	bne.n	8003ede <HAL_PCD_EP_DB_Transmit+0x34e>
 8003ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eda:	801a      	strh	r2, [r3, #0]
 8003edc:	e051      	b.n	8003f82 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ede:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ee0:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ee2:	d816      	bhi.n	8003f12 <HAL_PCD_EP_DB_Transmit+0x382>
 8003ee4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003eea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_PCD_EP_DB_Transmit+0x36a>
 8003ef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003efc:	881b      	ldrh	r3, [r3, #0]
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	029b      	lsls	r3, r3, #10
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f0e:	801a      	strh	r2, [r3, #0]
 8003f10:	e037      	b.n	8003f82 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003f12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d102      	bne.n	8003f28 <HAL_PCD_EP_DB_Transmit+0x398>
 8003f22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f24:	3b01      	subs	r3, #1
 8003f26:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	029b      	lsls	r3, r3, #10
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	4313      	orrs	r3, r2
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f46:	801a      	strh	r2, [r3, #0]
 8003f48:	e01b      	b.n	8003f82 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	785b      	ldrb	r3, [r3, #1]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d117      	bne.n	8003f82 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	461a      	mov	r2, r3
 8003f64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f66:	4413      	add	r3, r2
 8003f68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	00da      	lsls	r2, r3, #3
 8003f70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f72:	4413      	add	r3, r2
 8003f74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f80:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6818      	ldr	r0, [r3, #0]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	6959      	ldr	r1, [r3, #20]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	891a      	ldrh	r2, [r3, #8]
 8003f8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	f003 f935 	bl	8007200 <USB_WritePMA>
 8003f96:	e20a      	b.n	80043ae <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4413      	add	r3, r2
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fbc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	699a      	ldr	r2, [r3, #24]
 8003fc4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d307      	bcc.n	8003fdc <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	699a      	ldr	r2, [r3, #24]
 8003fd0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003fd4:	1ad2      	subs	r2, r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	619a      	str	r2, [r3, #24]
 8003fda:	e002      	b.n	8003fe2 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	f040 80f6 	bne.w	80041d8 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	785b      	ldrb	r3, [r3, #1]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d126      	bne.n	8004042 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004002:	b29b      	uxth	r3, r3
 8004004:	461a      	mov	r2, r3
 8004006:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004008:	4413      	add	r3, r2
 800400a:	677b      	str	r3, [r7, #116]	@ 0x74
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	00da      	lsls	r2, r3, #3
 8004012:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004014:	4413      	add	r3, r2
 8004016:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800401a:	673b      	str	r3, [r7, #112]	@ 0x70
 800401c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	b29b      	uxth	r3, r3
 8004022:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004026:	b29a      	uxth	r2, r3
 8004028:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800402a:	801a      	strh	r2, [r3, #0]
 800402c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800402e:	881b      	ldrh	r3, [r3, #0]
 8004030:	b29b      	uxth	r3, r3
 8004032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800403a:	b29a      	uxth	r2, r3
 800403c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800403e:	801a      	strh	r2, [r3, #0]
 8004040:	e01a      	b.n	8004078 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	785b      	ldrb	r3, [r3, #1]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d116      	bne.n	8004078 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004058:	b29b      	uxth	r3, r3
 800405a:	461a      	mov	r2, r3
 800405c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800405e:	4413      	add	r3, r2
 8004060:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	00da      	lsls	r2, r3, #3
 8004068:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800406a:	4413      	add	r3, r2
 800406c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004070:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004074:	2200      	movs	r2, #0
 8004076:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	785b      	ldrb	r3, [r3, #1]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d12f      	bne.n	80040e8 <HAL_PCD_EP_DB_Transmit+0x558>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004098:	b29b      	uxth	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040a0:	4413      	add	r3, r2
 80040a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	00da      	lsls	r2, r3, #3
 80040ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040b0:	4413      	add	r3, r2
 80040b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80040b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040cc:	801a      	strh	r2, [r3, #0]
 80040ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040de:	b29a      	uxth	r2, r3
 80040e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040e4:	801a      	strh	r2, [r3, #0]
 80040e6:	e01c      	b.n	8004122 <HAL_PCD_EP_DB_Transmit+0x592>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	785b      	ldrb	r3, [r3, #1]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d118      	bne.n	8004122 <HAL_PCD_EP_DB_Transmit+0x592>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	461a      	mov	r2, r3
 80040fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004100:	4413      	add	r3, r2
 8004102:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	00da      	lsls	r2, r3, #3
 800410c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004110:	4413      	add	r3, r2
 8004112:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004116:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800411a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800411e:	2200      	movs	r2, #0
 8004120:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	78db      	ldrb	r3, [r3, #3]
 8004126:	2b02      	cmp	r3, #2
 8004128:	d127      	bne.n	800417a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4413      	add	r3, r2
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	b29b      	uxth	r3, r3
 800413c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004140:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004144:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004148:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800414c:	f083 0320 	eor.w	r3, r3, #32
 8004150:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	461a      	mov	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	441a      	add	r2, r3
 8004162:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004166:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800416a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800416e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004172:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004176:	b29b      	uxth	r3, r3
 8004178:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	4619      	mov	r1, r3
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f005 fa7e 	bl	8009682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d121      	bne.n	80041d4 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	461a      	mov	r2, r3
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041aa:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	441a      	add	r2, r3
 80041bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80041c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80041d4:	2300      	movs	r3, #0
 80041d6:	e113      	b.n	8004400 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80041d8:	88fb      	ldrh	r3, [r7, #6]
 80041da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d121      	bne.n	8004226 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	461a      	mov	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4413      	add	r3, r2
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041fc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	441a      	add	r2, r3
 800420e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004212:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004216:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800421a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800421e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004222:	b29b      	uxth	r3, r3
 8004224:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800422c:	2b01      	cmp	r3, #1
 800422e:	f040 80be 	bne.w	80043ae <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800423a:	441a      	add	r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	69da      	ldr	r2, [r3, #28]
 8004244:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004248:	441a      	add	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	6a1a      	ldr	r2, [r3, #32]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	429a      	cmp	r2, r3
 8004258:	d309      	bcc.n	800426e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	6a1a      	ldr	r2, [r3, #32]
 8004264:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004266:	1ad2      	subs	r2, r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	621a      	str	r2, [r3, #32]
 800426c:	e015      	b.n	800429a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d107      	bne.n	8004286 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004276:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800427a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004284:	e009      	b.n	800429a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2200      	movs	r2, #0
 8004290:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	785b      	ldrb	r3, [r3, #1]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d15f      	bne.n	8004368 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042bc:	4413      	add	r3, r2
 80042be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	00da      	lsls	r2, r3, #3
 80042c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042c8:	4413      	add	r3, r2
 80042ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80042d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042da:	b29a      	uxth	r2, r3
 80042dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042de:	801a      	strh	r2, [r3, #0]
 80042e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10a      	bne.n	80042fc <HAL_PCD_EP_DB_Transmit+0x76c>
 80042e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042f8:	801a      	strh	r2, [r3, #0]
 80042fa:	e04e      	b.n	800439a <HAL_PCD_EP_DB_Transmit+0x80a>
 80042fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8004300:	d816      	bhi.n	8004330 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004302:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004304:	085b      	lsrs	r3, r3, #1
 8004306:	663b      	str	r3, [r7, #96]	@ 0x60
 8004308:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_PCD_EP_DB_Transmit+0x788>
 8004312:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004314:	3301      	adds	r3, #1
 8004316:	663b      	str	r3, [r7, #96]	@ 0x60
 8004318:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	b29a      	uxth	r2, r3
 800431e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004320:	b29b      	uxth	r3, r3
 8004322:	029b      	lsls	r3, r3, #10
 8004324:	b29b      	uxth	r3, r3
 8004326:	4313      	orrs	r3, r2
 8004328:	b29a      	uxth	r2, r3
 800432a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800432c:	801a      	strh	r2, [r3, #0]
 800432e:	e034      	b.n	800439a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004330:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	663b      	str	r3, [r7, #96]	@ 0x60
 8004336:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004338:	f003 031f 	and.w	r3, r3, #31
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004340:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004342:	3b01      	subs	r3, #1
 8004344:	663b      	str	r3, [r7, #96]	@ 0x60
 8004346:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004348:	881b      	ldrh	r3, [r3, #0]
 800434a:	b29a      	uxth	r2, r3
 800434c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800434e:	b29b      	uxth	r3, r3
 8004350:	029b      	lsls	r3, r3, #10
 8004352:	b29b      	uxth	r3, r3
 8004354:	4313      	orrs	r3, r2
 8004356:	b29b      	uxth	r3, r3
 8004358:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800435c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004360:	b29a      	uxth	r2, r3
 8004362:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004364:	801a      	strh	r2, [r3, #0]
 8004366:	e018      	b.n	800439a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	785b      	ldrb	r3, [r3, #1]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d114      	bne.n	800439a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004378:	b29b      	uxth	r3, r3
 800437a:	461a      	mov	r2, r3
 800437c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800437e:	4413      	add	r3, r2
 8004380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	00da      	lsls	r2, r3, #3
 8004388:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800438a:	4413      	add	r3, r2
 800438c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004390:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004394:	b29a      	uxth	r2, r3
 8004396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004398:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	6959      	ldr	r1, [r3, #20]
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	895a      	ldrh	r2, [r3, #10]
 80043a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	f002 ff29 	bl	8007200 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	b29b      	uxth	r3, r3
 80043c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043c8:	82fb      	strh	r3, [r7, #22]
 80043ca:	8afb      	ldrh	r3, [r7, #22]
 80043cc:	f083 0310 	eor.w	r3, r3, #16
 80043d0:	82fb      	strh	r3, [r7, #22]
 80043d2:	8afb      	ldrh	r3, [r7, #22]
 80043d4:	f083 0320 	eor.w	r3, r3, #32
 80043d8:	82fb      	strh	r3, [r7, #22]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	441a      	add	r2, r3
 80043e8:	8afb      	ldrh	r3, [r7, #22]
 80043ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3798      	adds	r7, #152	@ 0x98
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004408:	b480      	push	{r7}
 800440a:	b087      	sub	sp, #28
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	607b      	str	r3, [r7, #4]
 8004412:	460b      	mov	r3, r1
 8004414:	817b      	strh	r3, [r7, #10]
 8004416:	4613      	mov	r3, r2
 8004418:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800441a:	897b      	ldrh	r3, [r7, #10]
 800441c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00b      	beq.n	800443e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004426:	897b      	ldrh	r3, [r7, #10]
 8004428:	f003 0207 	and.w	r2, r3, #7
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	3310      	adds	r3, #16
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	4413      	add	r3, r2
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	e009      	b.n	8004452 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800443e:	897a      	ldrh	r2, [r7, #10]
 8004440:	4613      	mov	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	4413      	add	r3, r2
 8004450:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004452:	893b      	ldrh	r3, [r7, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d107      	bne.n	8004468 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2200      	movs	r2, #0
 800445c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	b29a      	uxth	r2, r3
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	80da      	strh	r2, [r3, #6]
 8004466:	e00b      	b.n	8004480 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	2201      	movs	r2, #1
 800446c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	b29a      	uxth	r2, r3
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	0c1b      	lsrs	r3, r3, #16
 800447a:	b29a      	uxth	r2, r3
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800448e:	b480      	push	{r7}
 8004490:	b085      	sub	sp, #20
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	f043 0302 	orr.w	r3, r3, #2
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
	...

080044e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80044e8:	4b04      	ldr	r3, [pc, #16]	@ (80044fc <HAL_PWREx_GetVoltageRange+0x18>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40007000 	.word	0x40007000

08004500 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800450e:	d130      	bne.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004510:	4b23      	ldr	r3, [pc, #140]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800451c:	d038      	beq.n	8004590 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800451e:	4b20      	ldr	r3, [pc, #128]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004526:	4a1e      	ldr	r2, [pc, #120]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004528:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800452c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800452e:	4b1d      	ldr	r3, [pc, #116]	@ (80045a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2232      	movs	r2, #50	@ 0x32
 8004534:	fb02 f303 	mul.w	r3, r2, r3
 8004538:	4a1b      	ldr	r2, [pc, #108]	@ (80045a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	0c9b      	lsrs	r3, r3, #18
 8004540:	3301      	adds	r3, #1
 8004542:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004544:	e002      	b.n	800454c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3b01      	subs	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800454c:	4b14      	ldr	r3, [pc, #80]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004558:	d102      	bne.n	8004560 <HAL_PWREx_ControlVoltageScaling+0x60>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1f2      	bne.n	8004546 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004560:	4b0f      	ldr	r3, [pc, #60]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800456c:	d110      	bne.n	8004590 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e00f      	b.n	8004592 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004572:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800457a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457e:	d007      	beq.n	8004590 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004580:	4b07      	ldr	r3, [pc, #28]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004588:	4a05      	ldr	r2, [pc, #20]	@ (80045a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800458a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800458e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40007000 	.word	0x40007000
 80045a4:	20000000 	.word	0x20000000
 80045a8:	431bde83 	.word	0x431bde83

080045ac <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80045b0:	4b05      	ldr	r3, [pc, #20]	@ (80045c8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	4a04      	ldr	r2, [pc, #16]	@ (80045c8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80045b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045ba:	6053      	str	r3, [r2, #4]
}
 80045bc:	bf00      	nop
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40007000 	.word	0x40007000

080045cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08a      	sub	sp, #40	@ 0x28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d102      	bne.n	80045e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	f000 bc4f 	b.w	8004e7e <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045e0:	4b97      	ldr	r3, [pc, #604]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 030c 	and.w	r3, r3, #12
 80045e8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045ea:	4b95      	ldr	r3, [pc, #596]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0310 	and.w	r3, r3, #16
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f000 80e6 	beq.w	80047ce <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004602:	6a3b      	ldr	r3, [r7, #32]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <HAL_RCC_OscConfig+0x4c>
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	2b0c      	cmp	r3, #12
 800460c:	f040 808d 	bne.w	800472a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	2b01      	cmp	r3, #1
 8004614:	f040 8089 	bne.w	800472a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004618:	4b89      	ldr	r3, [pc, #548]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d006      	beq.n	8004632 <HAL_RCC_OscConfig+0x66>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d102      	bne.n	8004632 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	f000 bc26 	b.w	8004e7e <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004636:	4b82      	ldr	r3, [pc, #520]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d004      	beq.n	800464c <HAL_RCC_OscConfig+0x80>
 8004642:	4b7f      	ldr	r3, [pc, #508]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800464a:	e005      	b.n	8004658 <HAL_RCC_OscConfig+0x8c>
 800464c:	4b7c      	ldr	r3, [pc, #496]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800464e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004652:	091b      	lsrs	r3, r3, #4
 8004654:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004658:	4293      	cmp	r3, r2
 800465a:	d224      	bcs.n	80046a6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	4618      	mov	r0, r3
 8004662:	f000 fda1 	bl	80051a8 <RCC_SetFlashLatencyFromMSIRange>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f000 bc06 	b.w	8004e7e <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004672:	4b73      	ldr	r3, [pc, #460]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a72      	ldr	r2, [pc, #456]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004678:	f043 0308 	orr.w	r3, r3, #8
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	4b70      	ldr	r3, [pc, #448]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468a:	496d      	ldr	r1, [pc, #436]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800468c:	4313      	orrs	r3, r2
 800468e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004690:	4b6b      	ldr	r3, [pc, #428]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	021b      	lsls	r3, r3, #8
 800469e:	4968      	ldr	r1, [pc, #416]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	604b      	str	r3, [r1, #4]
 80046a4:	e025      	b.n	80046f2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046a6:	4b66      	ldr	r3, [pc, #408]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a65      	ldr	r2, [pc, #404]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046ac:	f043 0308 	orr.w	r3, r3, #8
 80046b0:	6013      	str	r3, [r2, #0]
 80046b2:	4b63      	ldr	r3, [pc, #396]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	4960      	ldr	r1, [pc, #384]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046c4:	4b5e      	ldr	r3, [pc, #376]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a1b      	ldr	r3, [r3, #32]
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	495b      	ldr	r1, [pc, #364]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046d8:	6a3b      	ldr	r3, [r7, #32]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d109      	bne.n	80046f2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fd60 	bl	80051a8 <RCC_SetFlashLatencyFromMSIRange>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e3c5      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046f2:	f000 fccd 	bl	8005090 <HAL_RCC_GetSysClockFreq>
 80046f6:	4602      	mov	r2, r0
 80046f8:	4b51      	ldr	r3, [pc, #324]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	091b      	lsrs	r3, r3, #4
 80046fe:	f003 030f 	and.w	r3, r3, #15
 8004702:	4950      	ldr	r1, [pc, #320]	@ (8004844 <HAL_RCC_OscConfig+0x278>)
 8004704:	5ccb      	ldrb	r3, [r1, r3]
 8004706:	f003 031f 	and.w	r3, r3, #31
 800470a:	fa22 f303 	lsr.w	r3, r2, r3
 800470e:	4a4e      	ldr	r2, [pc, #312]	@ (8004848 <HAL_RCC_OscConfig+0x27c>)
 8004710:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004712:	4b4e      	ldr	r3, [pc, #312]	@ (800484c <HAL_RCC_OscConfig+0x280>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4618      	mov	r0, r3
 8004718:	f7fd f8a2 	bl	8001860 <HAL_InitTick>
 800471c:	4603      	mov	r3, r0
 800471e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004720:	7dfb      	ldrb	r3, [r7, #23]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d052      	beq.n	80047cc <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004726:	7dfb      	ldrb	r3, [r7, #23]
 8004728:	e3a9      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d032      	beq.n	8004798 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004732:	4b43      	ldr	r3, [pc, #268]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a42      	ldr	r2, [pc, #264]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800473e:	f7fd f8df 	bl	8001900 <HAL_GetTick>
 8004742:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004746:	f7fd f8db 	bl	8001900 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e392      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004758:	4b39      	ldr	r3, [pc, #228]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004764:	4b36      	ldr	r3, [pc, #216]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a35      	ldr	r2, [pc, #212]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800476a:	f043 0308 	orr.w	r3, r3, #8
 800476e:	6013      	str	r3, [r2, #0]
 8004770:	4b33      	ldr	r3, [pc, #204]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477c:	4930      	ldr	r1, [pc, #192]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800477e:	4313      	orrs	r3, r2
 8004780:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004782:	4b2f      	ldr	r3, [pc, #188]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	492b      	ldr	r1, [pc, #172]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004792:	4313      	orrs	r3, r2
 8004794:	604b      	str	r3, [r1, #4]
 8004796:	e01a      	b.n	80047ce <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004798:	4b29      	ldr	r3, [pc, #164]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a28      	ldr	r2, [pc, #160]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800479e:	f023 0301 	bic.w	r3, r3, #1
 80047a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047a4:	f7fd f8ac 	bl	8001900 <HAL_GetTick>
 80047a8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047ac:	f7fd f8a8 	bl	8001900 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e35f      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047be:	4b20      	ldr	r3, [pc, #128]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0x1e0>
 80047ca:	e000      	b.n	80047ce <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d073      	beq.n	80048c2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d005      	beq.n	80047ec <HAL_RCC_OscConfig+0x220>
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	2b0c      	cmp	r3, #12
 80047e4:	d10e      	bne.n	8004804 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d10b      	bne.n	8004804 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ec:	4b14      	ldr	r3, [pc, #80]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d063      	beq.n	80048c0 <HAL_RCC_OscConfig+0x2f4>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d15f      	bne.n	80048c0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e33c      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800480c:	d106      	bne.n	800481c <HAL_RCC_OscConfig+0x250>
 800480e:	4b0c      	ldr	r3, [pc, #48]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a0b      	ldr	r2, [pc, #44]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	e025      	b.n	8004868 <HAL_RCC_OscConfig+0x29c>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004824:	d114      	bne.n	8004850 <HAL_RCC_OscConfig+0x284>
 8004826:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a05      	ldr	r2, [pc, #20]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 800482c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004830:	6013      	str	r3, [r2, #0]
 8004832:	4b03      	ldr	r3, [pc, #12]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a02      	ldr	r2, [pc, #8]	@ (8004840 <HAL_RCC_OscConfig+0x274>)
 8004838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	e013      	b.n	8004868 <HAL_RCC_OscConfig+0x29c>
 8004840:	40021000 	.word	0x40021000
 8004844:	08009e38 	.word	0x08009e38
 8004848:	20000000 	.word	0x20000000
 800484c:	20000004 	.word	0x20000004
 8004850:	4b8f      	ldr	r3, [pc, #572]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a8e      	ldr	r2, [pc, #568]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800485a:	6013      	str	r3, [r2, #0]
 800485c:	4b8c      	ldr	r3, [pc, #560]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a8b      	ldr	r2, [pc, #556]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d013      	beq.n	8004898 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004870:	f7fd f846 	bl	8001900 <HAL_GetTick>
 8004874:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004878:	f7fd f842 	bl	8001900 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b64      	cmp	r3, #100	@ 0x64
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e2f9      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800488a:	4b81      	ldr	r3, [pc, #516]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0x2ac>
 8004896:	e014      	b.n	80048c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004898:	f7fd f832 	bl	8001900 <HAL_GetTick>
 800489c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048a0:	f7fd f82e 	bl	8001900 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b64      	cmp	r3, #100	@ 0x64
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e2e5      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048b2:	4b77      	ldr	r3, [pc, #476]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0x2d4>
 80048be:	e000      	b.n	80048c2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d060      	beq.n	8004990 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	2b04      	cmp	r3, #4
 80048d2:	d005      	beq.n	80048e0 <HAL_RCC_OscConfig+0x314>
 80048d4:	6a3b      	ldr	r3, [r7, #32]
 80048d6:	2b0c      	cmp	r3, #12
 80048d8:	d119      	bne.n	800490e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d116      	bne.n	800490e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <HAL_RCC_OscConfig+0x32c>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e2c2      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f8:	4b65      	ldr	r3, [pc, #404]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	061b      	lsls	r3, r3, #24
 8004906:	4962      	ldr	r1, [pc, #392]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004908:	4313      	orrs	r3, r2
 800490a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800490c:	e040      	b.n	8004990 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d023      	beq.n	800495e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004916:	4b5e      	ldr	r3, [pc, #376]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a5d      	ldr	r2, [pc, #372]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 800491c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004920:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004922:	f7fc ffed 	bl	8001900 <HAL_GetTick>
 8004926:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004928:	e008      	b.n	800493c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800492a:	f7fc ffe9 	bl	8001900 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d901      	bls.n	800493c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e2a0      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800493c:	4b54      	ldr	r3, [pc, #336]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0f0      	beq.n	800492a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004948:	4b51      	ldr	r3, [pc, #324]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	061b      	lsls	r3, r3, #24
 8004956:	494e      	ldr	r1, [pc, #312]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004958:	4313      	orrs	r3, r2
 800495a:	604b      	str	r3, [r1, #4]
 800495c:	e018      	b.n	8004990 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800495e:	4b4c      	ldr	r3, [pc, #304]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a4b      	ldr	r2, [pc, #300]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7fc ffc9 	bl	8001900 <HAL_GetTick>
 800496e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004972:	f7fc ffc5 	bl	8001900 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e27c      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004984:	4b42      	ldr	r3, [pc, #264]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1f0      	bne.n	8004972 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8082 	beq.w	8004aa2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d05f      	beq.n	8004a66 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80049a6:	4b3a      	ldr	r3, [pc, #232]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80049a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ac:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	699a      	ldr	r2, [r3, #24]
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f003 0310 	and.w	r3, r3, #16
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d037      	beq.n	8004a2c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d006      	beq.n	80049d4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e254      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d01b      	beq.n	8004a16 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 80049de:	4b2c      	ldr	r3, [pc, #176]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80049e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049e4:	4a2a      	ldr	r2, [pc, #168]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 80049e6:	f023 0301 	bic.w	r3, r3, #1
 80049ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80049ee:	f7fc ff87 	bl	8001900 <HAL_GetTick>
 80049f2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f6:	f7fc ff83 	bl	8001900 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b11      	cmp	r3, #17
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e23a      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a08:	4b21      	ldr	r3, [pc, #132]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1ef      	bne.n	80049f6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004a16:	4b1e      	ldr	r3, [pc, #120]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a1c:	f023 0210 	bic.w	r2, r3, #16
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	491a      	ldr	r1, [pc, #104]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a2c:	4b18      	ldr	r3, [pc, #96]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a32:	4a17      	ldr	r2, [pc, #92]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3c:	f7fc ff60 	bl	8001900 <HAL_GetTick>
 8004a40:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a44:	f7fc ff5c 	bl	8001900 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b11      	cmp	r3, #17
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e213      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a56:	4b0e      	ldr	r3, [pc, #56]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0ef      	beq.n	8004a44 <HAL_RCC_OscConfig+0x478>
 8004a64:	e01d      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a66:	4b0a      	ldr	r3, [pc, #40]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a6c:	4a08      	ldr	r2, [pc, #32]	@ (8004a90 <HAL_RCC_OscConfig+0x4c4>)
 8004a6e:	f023 0301 	bic.w	r3, r3, #1
 8004a72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a76:	f7fc ff43 	bl	8001900 <HAL_GetTick>
 8004a7a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a7c:	e00a      	b.n	8004a94 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a7e:	f7fc ff3f 	bl	8001900 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b11      	cmp	r3, #17
 8004a8a:	d903      	bls.n	8004a94 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e1f6      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
 8004a90:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a94:	4ba9      	ldr	r3, [pc, #676]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1ed      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 80bd 	beq.w	8004c2a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ab6:	4ba1      	ldr	r3, [pc, #644]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10e      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ac2:	4b9e      	ldr	r3, [pc, #632]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac6:	4a9d      	ldr	r2, [pc, #628]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004acc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ace:	4b9b      	ldr	r3, [pc, #620]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad6:	60fb      	str	r3, [r7, #12]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ae0:	4b97      	ldr	r3, [pc, #604]	@ (8004d40 <HAL_RCC_OscConfig+0x774>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d118      	bne.n	8004b1e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aec:	4b94      	ldr	r3, [pc, #592]	@ (8004d40 <HAL_RCC_OscConfig+0x774>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a93      	ldr	r2, [pc, #588]	@ (8004d40 <HAL_RCC_OscConfig+0x774>)
 8004af2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004af8:	f7fc ff02 	bl	8001900 <HAL_GetTick>
 8004afc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b00:	f7fc fefe 	bl	8001900 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e1b5      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b12:	4b8b      	ldr	r3, [pc, #556]	@ (8004d40 <HAL_RCC_OscConfig+0x774>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d0f0      	beq.n	8004b00 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d02c      	beq.n	8004b84 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004b2a:	4b84      	ldr	r3, [pc, #528]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b30:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b3c:	497f      	ldr	r1, [pc, #508]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d010      	beq.n	8004b72 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b50:	4b7a      	ldr	r3, [pc, #488]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b56:	4a79      	ldr	r2, [pc, #484]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b58:	f043 0304 	orr.w	r3, r3, #4
 8004b5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b60:	4b76      	ldr	r3, [pc, #472]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b66:	4a75      	ldr	r2, [pc, #468]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b70:	e018      	b.n	8004ba4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b72:	4b72      	ldr	r3, [pc, #456]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b78:	4a70      	ldr	r2, [pc, #448]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b7a:	f043 0301 	orr.w	r3, r3, #1
 8004b7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b82:	e00f      	b.n	8004ba4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b84:	4b6d      	ldr	r3, [pc, #436]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b94:	4b69      	ldr	r3, [pc, #420]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9a:	4a68      	ldr	r2, [pc, #416]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004b9c:	f023 0304 	bic.w	r3, r3, #4
 8004ba0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d016      	beq.n	8004bda <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bac:	f7fc fea8 	bl	8001900 <HAL_GetTick>
 8004bb0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bb2:	e00a      	b.n	8004bca <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bb4:	f7fc fea4 	bl	8001900 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e159      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bca:	4b5c      	ldr	r3, [pc, #368]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d0ed      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x5e8>
 8004bd8:	e01d      	b.n	8004c16 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bda:	f7fc fe91 	bl	8001900 <HAL_GetTick>
 8004bde:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004be0:	e00a      	b.n	8004bf8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be2:	f7fc fe8d 	bl	8001900 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e142      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bf8:	4b50      	ldr	r3, [pc, #320]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1ed      	bne.n	8004be2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004c06:	4b4d      	ldr	r3, [pc, #308]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c0c:	4a4b      	ldr	r2, [pc, #300]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d105      	bne.n	8004c2a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c1e:	4b47      	ldr	r3, [pc, #284]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c22:	4a46      	ldr	r2, [pc, #280]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c28:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0320 	and.w	r3, r3, #32
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d03c      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d01c      	beq.n	8004c78 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c44:	4a3d      	ldr	r2, [pc, #244]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4e:	f7fc fe57 	bl	8001900 <HAL_GetTick>
 8004c52:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c56:	f7fc fe53 	bl	8001900 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e10a      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c68:	4b34      	ldr	r3, [pc, #208]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0ef      	beq.n	8004c56 <HAL_RCC_OscConfig+0x68a>
 8004c76:	e01b      	b.n	8004cb0 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c78:	4b30      	ldr	r3, [pc, #192]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c7e:	4a2f      	ldr	r2, [pc, #188]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004c80:	f023 0301 	bic.w	r3, r3, #1
 8004c84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c88:	f7fc fe3a 	bl	8001900 <HAL_GetTick>
 8004c8c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c90:	f7fc fe36 	bl	8001900 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e0ed      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ca2:	4b26      	ldr	r3, [pc, #152]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1ef      	bne.n	8004c90 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 80e1 	beq.w	8004e7c <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	f040 80b5 	bne.w	8004e2e <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f003 0203 	and.w	r2, r3, #3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d124      	bne.n	8004d22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d11b      	bne.n	8004d22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d113      	bne.n	8004d22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d04:	085b      	lsrs	r3, r3, #1
 8004d06:	3b01      	subs	r3, #1
 8004d08:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d109      	bne.n	8004d22 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d18:	085b      	lsrs	r3, r3, #1
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d05f      	beq.n	8004de2 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	2b0c      	cmp	r3, #12
 8004d26:	d05a      	beq.n	8004dde <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d28:	4b04      	ldr	r3, [pc, #16]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a03      	ldr	r2, [pc, #12]	@ (8004d3c <HAL_RCC_OscConfig+0x770>)
 8004d2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d32:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d34:	f7fc fde4 	bl	8001900 <HAL_GetTick>
 8004d38:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d3a:	e00c      	b.n	8004d56 <HAL_RCC_OscConfig+0x78a>
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d44:	f7fc fddc 	bl	8001900 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e093      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d56:	4b4c      	ldr	r3, [pc, #304]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1f0      	bne.n	8004d44 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d62:	4b49      	ldr	r3, [pc, #292]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	4b49      	ldr	r3, [pc, #292]	@ (8004e8c <HAL_RCC_OscConfig+0x8c0>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d72:	3a01      	subs	r2, #1
 8004d74:	0112      	lsls	r2, r2, #4
 8004d76:	4311      	orrs	r1, r2
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d7c:	0212      	lsls	r2, r2, #8
 8004d7e:	4311      	orrs	r1, r2
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d84:	0852      	lsrs	r2, r2, #1
 8004d86:	3a01      	subs	r2, #1
 8004d88:	0552      	lsls	r2, r2, #21
 8004d8a:	4311      	orrs	r1, r2
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004d90:	0852      	lsrs	r2, r2, #1
 8004d92:	3a01      	subs	r2, #1
 8004d94:	0652      	lsls	r2, r2, #25
 8004d96:	430a      	orrs	r2, r1
 8004d98:	493b      	ldr	r1, [pc, #236]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a39      	ldr	r2, [pc, #228]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004da4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004da8:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004daa:	4b37      	ldr	r3, [pc, #220]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	4a36      	ldr	r2, [pc, #216]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004db0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004db4:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004db6:	f7fc fda3 	bl	8001900 <HAL_GetTick>
 8004dba:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dbc:	e008      	b.n	8004dd0 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dbe:	f7fc fd9f 	bl	8001900 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e056      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0f0      	beq.n	8004dbe <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ddc:	e04e      	b.n	8004e7c <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e04d      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004de2:	4b29      	ldr	r3, [pc, #164]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d146      	bne.n	8004e7c <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004dee:	4b26      	ldr	r3, [pc, #152]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a25      	ldr	r2, [pc, #148]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004df4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004df8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004dfa:	4b23      	ldr	r3, [pc, #140]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	4a22      	ldr	r2, [pc, #136]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e00:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e04:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e06:	f7fc fd7b 	bl	8001900 <HAL_GetTick>
 8004e0a:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e0e:	f7fc fd77 	bl	8001900 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e02e      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e20:	4b19      	ldr	r3, [pc, #100]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x842>
 8004e2c:	e026      	b.n	8004e7c <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	2b0c      	cmp	r3, #12
 8004e32:	d021      	beq.n	8004e78 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e34:	4b14      	ldr	r3, [pc, #80]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a13      	ldr	r2, [pc, #76]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e40:	f7fc fd5e 	bl	8001900 <HAL_GetTick>
 8004e44:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fc fd5a 	bl	8001900 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e011      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004e66:	4b08      	ldr	r3, [pc, #32]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	4a07      	ldr	r2, [pc, #28]	@ (8004e88 <HAL_RCC_OscConfig+0x8bc>)
 8004e6c:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8004e70:	f023 0303 	bic.w	r3, r3, #3
 8004e74:	60d3      	str	r3, [r2, #12]
 8004e76:	e001      	b.n	8004e7c <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e000      	b.n	8004e7e <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3728      	adds	r7, #40	@ 0x28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	f99f808c 	.word	0xf99f808c

08004e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e0e7      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ea4:	4b75      	ldr	r3, [pc, #468]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d910      	bls.n	8004ed4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eb2:	4b72      	ldr	r3, [pc, #456]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f023 0207 	bic.w	r2, r3, #7
 8004eba:	4970      	ldr	r1, [pc, #448]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ec2:	4b6e      	ldr	r3, [pc, #440]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d001      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e0cf      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0302 	and.w	r3, r3, #2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d010      	beq.n	8004f02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	4b66      	ldr	r3, [pc, #408]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d908      	bls.n	8004f02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ef0:	4b63      	ldr	r3, [pc, #396]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	4960      	ldr	r1, [pc, #384]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d04c      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d107      	bne.n	8004f26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f16:	4b5a      	ldr	r3, [pc, #360]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d121      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e0a6      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d107      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f2e:	4b54      	ldr	r3, [pc, #336]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d115      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e09a      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d107      	bne.n	8004f56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f46:	4b4e      	ldr	r3, [pc, #312]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d109      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e08e      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f56:	4b4a      	ldr	r3, [pc, #296]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e086      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f66:	4b46      	ldr	r3, [pc, #280]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f023 0203 	bic.w	r2, r3, #3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	4943      	ldr	r1, [pc, #268]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f78:	f7fc fcc2 	bl	8001900 <HAL_GetTick>
 8004f7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f7e:	e00a      	b.n	8004f96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f80:	f7fc fcbe 	bl	8001900 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e06e      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f96:	4b3a      	ldr	r3, [pc, #232]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 020c 	and.w	r2, r3, #12
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d1eb      	bne.n	8004f80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d010      	beq.n	8004fd6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	4b31      	ldr	r3, [pc, #196]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d208      	bcs.n	8004fd6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	492b      	ldr	r1, [pc, #172]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd6:	4b29      	ldr	r3, [pc, #164]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d210      	bcs.n	8005006 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe4:	4b25      	ldr	r3, [pc, #148]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f023 0207 	bic.w	r2, r3, #7
 8004fec:	4923      	ldr	r1, [pc, #140]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff4:	4b21      	ldr	r3, [pc, #132]	@ (800507c <HAL_RCC_ClockConfig+0x1ec>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d001      	beq.n	8005006 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e036      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0304 	and.w	r3, r3, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005012:	4b1b      	ldr	r3, [pc, #108]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	4918      	ldr	r1, [pc, #96]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8005020:	4313      	orrs	r3, r2
 8005022:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b00      	cmp	r3, #0
 800502e:	d009      	beq.n	8005044 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005030:	4b13      	ldr	r3, [pc, #76]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	4910      	ldr	r1, [pc, #64]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 8005040:	4313      	orrs	r3, r2
 8005042:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005044:	f000 f824 	bl	8005090 <HAL_RCC_GetSysClockFreq>
 8005048:	4602      	mov	r2, r0
 800504a:	4b0d      	ldr	r3, [pc, #52]	@ (8005080 <HAL_RCC_ClockConfig+0x1f0>)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	f003 030f 	and.w	r3, r3, #15
 8005054:	490b      	ldr	r1, [pc, #44]	@ (8005084 <HAL_RCC_ClockConfig+0x1f4>)
 8005056:	5ccb      	ldrb	r3, [r1, r3]
 8005058:	f003 031f 	and.w	r3, r3, #31
 800505c:	fa22 f303 	lsr.w	r3, r2, r3
 8005060:	4a09      	ldr	r2, [pc, #36]	@ (8005088 <HAL_RCC_ClockConfig+0x1f8>)
 8005062:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005064:	4b09      	ldr	r3, [pc, #36]	@ (800508c <HAL_RCC_ClockConfig+0x1fc>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f7fc fbf9 	bl	8001860 <HAL_InitTick>
 800506e:	4603      	mov	r3, r0
 8005070:	72fb      	strb	r3, [r7, #11]

  return status;
 8005072:	7afb      	ldrb	r3, [r7, #11]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40022000 	.word	0x40022000
 8005080:	40021000 	.word	0x40021000
 8005084:	08009e38 	.word	0x08009e38
 8005088:	20000000 	.word	0x20000000
 800508c:	20000004 	.word	0x20000004

08005090 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005090:	b480      	push	{r7}
 8005092:	b089      	sub	sp, #36	@ 0x24
 8005094:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005096:	2300      	movs	r3, #0
 8005098:	61fb      	str	r3, [r7, #28]
 800509a:	2300      	movs	r3, #0
 800509c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800509e:	4b3e      	ldr	r3, [pc, #248]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f003 030c 	and.w	r3, r3, #12
 80050a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	f003 0303 	and.w	r3, r3, #3
 80050b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d005      	beq.n	80050c4 <HAL_RCC_GetSysClockFreq+0x34>
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	2b0c      	cmp	r3, #12
 80050bc:	d121      	bne.n	8005102 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d11e      	bne.n	8005102 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80050c4:	4b34      	ldr	r3, [pc, #208]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d107      	bne.n	80050e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80050d0:	4b31      	ldr	r3, [pc, #196]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 80050d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050d6:	0a1b      	lsrs	r3, r3, #8
 80050d8:	f003 030f 	and.w	r3, r3, #15
 80050dc:	61fb      	str	r3, [r7, #28]
 80050de:	e005      	b.n	80050ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80050e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	091b      	lsrs	r3, r3, #4
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80050ec:	4a2b      	ldr	r2, [pc, #172]	@ (800519c <HAL_RCC_GetSysClockFreq+0x10c>)
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10d      	bne.n	8005118 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005100:	e00a      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	2b04      	cmp	r3, #4
 8005106:	d102      	bne.n	800510e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005108:	4b25      	ldr	r3, [pc, #148]	@ (80051a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	e004      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d101      	bne.n	8005118 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005114:	4b23      	ldr	r3, [pc, #140]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005116:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	2b0c      	cmp	r3, #12
 800511c:	d134      	bne.n	8005188 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800511e:	4b1e      	ldr	r3, [pc, #120]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d003      	beq.n	8005136 <HAL_RCC_GetSysClockFreq+0xa6>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b03      	cmp	r3, #3
 8005132:	d003      	beq.n	800513c <HAL_RCC_GetSysClockFreq+0xac>
 8005134:	e005      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005136:	4b1a      	ldr	r3, [pc, #104]	@ (80051a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005138:	617b      	str	r3, [r7, #20]
      break;
 800513a:	e005      	b.n	8005148 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800513c:	4b19      	ldr	r3, [pc, #100]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800513e:	617b      	str	r3, [r7, #20]
      break;
 8005140:	e002      	b.n	8005148 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	617b      	str	r3, [r7, #20]
      break;
 8005146:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005148:	4b13      	ldr	r3, [pc, #76]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	091b      	lsrs	r3, r3, #4
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	3301      	adds	r3, #1
 8005154:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005156:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	0a1b      	lsrs	r3, r3, #8
 800515c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	fb03 f202 	mul.w	r2, r3, r2
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	fbb2 f3f3 	udiv	r3, r2, r3
 800516c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800516e:	4b0a      	ldr	r3, [pc, #40]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x108>)
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	0e5b      	lsrs	r3, r3, #25
 8005174:	f003 0303 	and.w	r3, r3, #3
 8005178:	3301      	adds	r3, #1
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	fbb2 f3f3 	udiv	r3, r2, r3
 8005186:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005188:	69bb      	ldr	r3, [r7, #24]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3724      	adds	r7, #36	@ 0x24
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	40021000 	.word	0x40021000
 800519c:	08009e48 	.word	0x08009e48
 80051a0:	00f42400 	.word	0x00f42400
 80051a4:	007a1200 	.word	0x007a1200

080051a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80051b0:	2300      	movs	r3, #0
 80051b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80051b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80051c0:	f7ff f990 	bl	80044e4 <HAL_PWREx_GetVoltageRange>
 80051c4:	6178      	str	r0, [r7, #20]
 80051c6:	e014      	b.n	80051f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051c8:	4b25      	ldr	r3, [pc, #148]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051cc:	4a24      	ldr	r2, [pc, #144]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80051d4:	4b22      	ldr	r3, [pc, #136]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80051e0:	f7ff f980 	bl	80044e4 <HAL_PWREx_GetVoltageRange>
 80051e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80051e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005260 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051f8:	d10b      	bne.n	8005212 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b80      	cmp	r3, #128	@ 0x80
 80051fe:	d919      	bls.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2ba0      	cmp	r3, #160	@ 0xa0
 8005204:	d902      	bls.n	800520c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005206:	2302      	movs	r3, #2
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	e013      	b.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800520c:	2301      	movs	r3, #1
 800520e:	613b      	str	r3, [r7, #16]
 8005210:	e010      	b.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b80      	cmp	r3, #128	@ 0x80
 8005216:	d902      	bls.n	800521e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005218:	2303      	movs	r3, #3
 800521a:	613b      	str	r3, [r7, #16]
 800521c:	e00a      	b.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b80      	cmp	r3, #128	@ 0x80
 8005222:	d102      	bne.n	800522a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005224:	2302      	movs	r3, #2
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	e004      	b.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b70      	cmp	r3, #112	@ 0x70
 800522e:	d101      	bne.n	8005234 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005230:	2301      	movs	r3, #1
 8005232:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005234:	4b0b      	ldr	r3, [pc, #44]	@ (8005264 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f023 0207 	bic.w	r2, r3, #7
 800523c:	4909      	ldr	r1, [pc, #36]	@ (8005264 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005244:	4b07      	ldr	r3, [pc, #28]	@ (8005264 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	429a      	cmp	r2, r3
 8005250:	d001      	beq.n	8005256 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	40021000 	.word	0x40021000
 8005264:	40022000 	.word	0x40022000

08005268 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005270:	2300      	movs	r3, #0
 8005272:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005274:	2300      	movs	r3, #0
 8005276:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 809e 	beq.w	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005286:	2300      	movs	r3, #0
 8005288:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800528a:	4b46      	ldr	r3, [pc, #280]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800528c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800528e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800529a:	2300      	movs	r3, #0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00d      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a0:	4b40      	ldr	r3, [pc, #256]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80052a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a4:	4a3f      	ldr	r2, [pc, #252]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80052a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ac:	4b3d      	ldr	r3, [pc, #244]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80052ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	60bb      	str	r3, [r7, #8]
 80052b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b8:	2301      	movs	r3, #1
 80052ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052bc:	4b3a      	ldr	r3, [pc, #232]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a39      	ldr	r2, [pc, #228]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80052c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052c8:	f7fc fb1a 	bl	8001900 <HAL_GetTick>
 80052cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052ce:	e009      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d0:	f7fc fb16 	bl	8001900 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d902      	bls.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	74fb      	strb	r3, [r7, #19]
        break;
 80052e2:	e005      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052e4:	4b30      	ldr	r3, [pc, #192]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0ef      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80052f0:	7cfb      	ldrb	r3, [r7, #19]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d15a      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052f6:	4b2b      	ldr	r3, [pc, #172]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80052f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005300:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01e      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	429a      	cmp	r2, r3
 8005310:	d019      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005312:	4b24      	ldr	r3, [pc, #144]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005318:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800531c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800531e:	4b21      	ldr	r3, [pc, #132]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	4a1f      	ldr	r2, [pc, #124]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800532a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800532e:	4b1d      	ldr	r3, [pc, #116]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005334:	4a1b      	ldr	r2, [pc, #108]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800533a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800533e:	4a19      	ldr	r2, [pc, #100]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d016      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005350:	f7fc fad6 	bl	8001900 <HAL_GetTick>
 8005354:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005356:	e00b      	b.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005358:	f7fc fad2 	bl	8001900 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005366:	4293      	cmp	r3, r2
 8005368:	d902      	bls.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	74fb      	strb	r3, [r7, #19]
            break;
 800536e:	e006      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005370:	4b0c      	ldr	r3, [pc, #48]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d0ec      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 800537e:	7cfb      	ldrb	r3, [r7, #19]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10b      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005384:	4b07      	ldr	r3, [pc, #28]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005392:	4904      	ldr	r1, [pc, #16]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800539a:	e009      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800539c:	7cfb      	ldrb	r3, [r7, #19]
 800539e:	74bb      	strb	r3, [r7, #18]
 80053a0:	e006      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80053a2:	bf00      	nop
 80053a4:	40021000 	.word	0x40021000
 80053a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ac:	7cfb      	ldrb	r3, [r7, #19]
 80053ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053b0:	7c7b      	ldrb	r3, [r7, #17]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d105      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053b6:	4b6e      	ldr	r3, [pc, #440]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ba:	4a6d      	ldr	r2, [pc, #436]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053ce:	4b68      	ldr	r3, [pc, #416]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d4:	f023 0203 	bic.w	r2, r3, #3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	4964      	ldr	r1, [pc, #400]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053f0:	4b5f      	ldr	r3, [pc, #380]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80053f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f6:	f023 020c 	bic.w	r2, r3, #12
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	495c      	ldr	r1, [pc, #368]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0304 	and.w	r3, r3, #4
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005412:	4b57      	ldr	r3, [pc, #348]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	4953      	ldr	r1, [pc, #332]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005434:	4b4e      	ldr	r3, [pc, #312]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	494b      	ldr	r1, [pc, #300]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005444:	4313      	orrs	r3, r2
 8005446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005456:	4b46      	ldr	r3, [pc, #280]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	4942      	ldr	r1, [pc, #264]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005478:	4b3d      	ldr	r3, [pc, #244]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005486:	493a      	ldr	r1, [pc, #232]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800549a:	4b35      	ldr	r3, [pc, #212]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	4931      	ldr	r1, [pc, #196]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054bc:	4b2c      	ldr	r3, [pc, #176]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	4929      	ldr	r1, [pc, #164]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054de:	4b24      	ldr	r3, [pc, #144]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	69db      	ldr	r3, [r3, #28]
 80054ec:	4920      	ldr	r1, [pc, #128]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d015      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005500:	4b1b      	ldr	r3, [pc, #108]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005506:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550e:	4918      	ldr	r1, [pc, #96]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800551e:	d105      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005520:	4b13      	ldr	r3, [pc, #76]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	4a12      	ldr	r2, [pc, #72]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800552a:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d015      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005538:	4b0d      	ldr	r3, [pc, #52]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005546:	490a      	ldr	r1, [pc, #40]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005552:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005556:	d105      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005558:	4b05      	ldr	r3, [pc, #20]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4a04      	ldr	r2, [pc, #16]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800555e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005562:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005564:	7cbb      	ldrb	r3, [r7, #18]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3718      	adds	r7, #24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000

08005574 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	4638      	mov	r0, r7
 800557e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3714      	adds	r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80055a0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80055a4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80055be:	b480      	push	{r7}
 80055c0:	b085      	sub	sp, #20
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80055c6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80055ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	43db      	mvns	r3, r3
 80055da:	b29b      	uxth	r3, r3
 80055dc:	4013      	ands	r3, r2
 80055de:	b29a      	uxth	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3714      	adds	r7, #20
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800560e:	b480      	push	{r7}
 8005610:	b085      	sub	sp, #20
 8005612:	af00      	add	r7, sp, #0
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	4638      	mov	r0, r7
 8005618:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2201      	movs	r2, #1
 8005620:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3714      	adds	r7, #20
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
	...

0800564c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800564c:	b480      	push	{r7}
 800564e:	b0a7      	sub	sp, #156	@ 0x9c
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	881b      	ldrh	r3, [r3, #0]
 8005668:	b29b      	uxth	r3, r3
 800566a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800566e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005672:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	78db      	ldrb	r3, [r3, #3]
 800567a:	2b03      	cmp	r3, #3
 800567c:	d81f      	bhi.n	80056be <USB_ActivateEndpoint+0x72>
 800567e:	a201      	add	r2, pc, #4	@ (adr r2, 8005684 <USB_ActivateEndpoint+0x38>)
 8005680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005684:	08005695 	.word	0x08005695
 8005688:	080056b1 	.word	0x080056b1
 800568c:	080056c7 	.word	0x080056c7
 8005690:	080056a3 	.word	0x080056a3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005694:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800569c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80056a0:	e012      	b.n	80056c8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80056a2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80056a6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80056aa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80056ae:	e00b      	b.n	80056c8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80056b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80056b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80056bc:	e004      	b.n	80056c8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80056c4:	e000      	b.n	80056c8 <USB_ActivateEndpoint+0x7c>
      break;
 80056c6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	441a      	add	r2, r3
 80056d2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80056d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4413      	add	r3, r2
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	b21b      	sxth	r3, r3
 80056fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005702:	b21a      	sxth	r2, r3
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	b21b      	sxth	r3, r3
 800570a:	4313      	orrs	r3, r2
 800570c:	b21b      	sxth	r3, r3
 800570e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	441a      	add	r2, r3
 800571c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800572c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005730:	b29b      	uxth	r3, r3
 8005732:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	7b1b      	ldrb	r3, [r3, #12]
 8005738:	2b00      	cmp	r3, #0
 800573a:	f040 8180 	bne.w	8005a3e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	785b      	ldrb	r3, [r3, #1]
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 8084 	beq.w	8005850 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	61bb      	str	r3, [r7, #24]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005752:	b29b      	uxth	r3, r3
 8005754:	461a      	mov	r2, r3
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	4413      	add	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	00da      	lsls	r2, r3, #3
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	4413      	add	r3, r2
 8005766:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800576a:	617b      	str	r3, [r7, #20]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	88db      	ldrh	r3, [r3, #6]
 8005770:	085b      	lsrs	r3, r3, #1
 8005772:	b29b      	uxth	r3, r3
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	881b      	ldrh	r3, [r3, #0]
 8005788:	827b      	strh	r3, [r7, #18]
 800578a:	8a7b      	ldrh	r3, [r7, #18]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01b      	beq.n	80057cc <USB_ActivateEndpoint+0x180>
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	881b      	ldrh	r3, [r3, #0]
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057aa:	823b      	strh	r3, [r7, #16]
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	441a      	add	r2, r3
 80057b6:	8a3b      	ldrh	r3, [r7, #16]
 80057b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	78db      	ldrb	r3, [r3, #3]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d020      	beq.n	8005816 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	881b      	ldrh	r3, [r3, #0]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057ea:	81bb      	strh	r3, [r7, #12]
 80057ec:	89bb      	ldrh	r3, [r7, #12]
 80057ee:	f083 0320 	eor.w	r3, r3, #32
 80057f2:	81bb      	strh	r3, [r7, #12]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	441a      	add	r2, r3
 80057fe:	89bb      	ldrh	r3, [r7, #12]
 8005800:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005804:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005808:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800580c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005810:	b29b      	uxth	r3, r3
 8005812:	8013      	strh	r3, [r2, #0]
 8005814:	e3f9      	b.n	800600a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	b29b      	uxth	r3, r3
 8005824:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800582c:	81fb      	strh	r3, [r7, #14]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	441a      	add	r2, r3
 8005838:	89fb      	ldrh	r3, [r7, #14]
 800583a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800583e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005842:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800584a:	b29b      	uxth	r3, r3
 800584c:	8013      	strh	r3, [r2, #0]
 800584e:	e3dc      	b.n	800600a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	633b      	str	r3, [r7, #48]	@ 0x30
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800585a:	b29b      	uxth	r3, r3
 800585c:	461a      	mov	r2, r3
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	4413      	add	r3, r2
 8005862:	633b      	str	r3, [r7, #48]	@ 0x30
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	00da      	lsls	r2, r3, #3
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	4413      	add	r3, r2
 800586e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005872:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	88db      	ldrh	r3, [r3, #6]
 8005878:	085b      	lsrs	r3, r3, #1
 800587a:	b29b      	uxth	r3, r3
 800587c:	005b      	lsls	r3, r3, #1
 800587e:	b29a      	uxth	r2, r3
 8005880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005882:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800588e:	b29b      	uxth	r3, r3
 8005890:	461a      	mov	r2, r3
 8005892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005894:	4413      	add	r3, r2
 8005896:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	00da      	lsls	r2, r3, #3
 800589e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a0:	4413      	add	r3, r2
 80058a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80058a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	881b      	ldrh	r3, [r3, #0]
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	801a      	strh	r2, [r3, #0]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10a      	bne.n	80058d6 <USB_ActivateEndpoint+0x28a>
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d2:	801a      	strh	r2, [r3, #0]
 80058d4:	e041      	b.n	800595a <USB_ActivateEndpoint+0x30e>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	2b3e      	cmp	r3, #62	@ 0x3e
 80058dc:	d81c      	bhi.n	8005918 <USB_ActivateEndpoint+0x2cc>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	085b      	lsrs	r3, r3, #1
 80058e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d004      	beq.n	80058fe <USB_ActivateEndpoint+0x2b2>
 80058f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80058f8:	3301      	adds	r3, #1
 80058fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	881b      	ldrh	r3, [r3, #0]
 8005902:	b29a      	uxth	r2, r3
 8005904:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005908:	b29b      	uxth	r3, r3
 800590a:	029b      	lsls	r3, r3, #10
 800590c:	b29b      	uxth	r3, r3
 800590e:	4313      	orrs	r3, r2
 8005910:	b29a      	uxth	r2, r3
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	801a      	strh	r2, [r3, #0]
 8005916:	e020      	b.n	800595a <USB_ActivateEndpoint+0x30e>
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	095b      	lsrs	r3, r3, #5
 800591e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 031f 	and.w	r3, r3, #31
 800592a:	2b00      	cmp	r3, #0
 800592c:	d104      	bne.n	8005938 <USB_ActivateEndpoint+0x2ec>
 800592e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005932:	3b01      	subs	r3, #1
 8005934:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	881b      	ldrh	r3, [r3, #0]
 800593c:	b29a      	uxth	r2, r3
 800593e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005942:	b29b      	uxth	r3, r3
 8005944:	029b      	lsls	r3, r3, #10
 8005946:	b29b      	uxth	r3, r3
 8005948:	4313      	orrs	r3, r2
 800594a:	b29b      	uxth	r3, r3
 800594c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005954:	b29a      	uxth	r2, r3
 8005956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005958:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005968:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800596a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d01b      	beq.n	80059aa <USB_ActivateEndpoint+0x35e>
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	4413      	add	r3, r2
 800597c:	881b      	ldrh	r3, [r3, #0]
 800597e:	b29b      	uxth	r3, r3
 8005980:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005988:	843b      	strh	r3, [r7, #32]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	441a      	add	r2, r3
 8005994:	8c3b      	ldrh	r3, [r7, #32]
 8005996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800599a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800599e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d124      	bne.n	80059fc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	b29b      	uxth	r3, r3
 80059c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059c8:	83bb      	strh	r3, [r7, #28]
 80059ca:	8bbb      	ldrh	r3, [r7, #28]
 80059cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80059d0:	83bb      	strh	r3, [r7, #28]
 80059d2:	8bbb      	ldrh	r3, [r7, #28]
 80059d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80059d8:	83bb      	strh	r3, [r7, #28]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	441a      	add	r2, r3
 80059e4:	8bbb      	ldrh	r3, [r7, #28]
 80059e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	8013      	strh	r3, [r2, #0]
 80059fa:	e306      	b.n	800600a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4413      	add	r3, r2
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a12:	83fb      	strh	r3, [r7, #30]
 8005a14:	8bfb      	ldrh	r3, [r7, #30]
 8005a16:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005a1a:	83fb      	strh	r3, [r7, #30]
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	441a      	add	r2, r3
 8005a26:	8bfb      	ldrh	r3, [r7, #30]
 8005a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	8013      	strh	r3, [r2, #0]
 8005a3c:	e2e5      	b.n	800600a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	78db      	ldrb	r3, [r3, #3]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d11e      	bne.n	8005a84 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	881b      	ldrh	r3, [r3, #0]
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	441a      	add	r2, r3
 8005a6a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8005a6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a76:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	8013      	strh	r3, [r2, #0]
 8005a82:	e01d      	b.n	8005ac0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	881b      	ldrh	r3, [r3, #0]
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a9a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	441a      	add	r2, r3
 8005aa8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005aac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	461a      	mov	r2, r3
 8005ace:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ad0:	4413      	add	r3, r2
 8005ad2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	00da      	lsls	r2, r3, #3
 8005ada:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005adc:	4413      	add	r3, r2
 8005ade:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ae2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	891b      	ldrh	r3, [r3, #8]
 8005ae8:	085b      	lsrs	r3, r3, #1
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005af2:	801a      	strh	r2, [r3, #0]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	677b      	str	r3, [r7, #116]	@ 0x74
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	461a      	mov	r2, r3
 8005b02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b04:	4413      	add	r3, r2
 8005b06:	677b      	str	r3, [r7, #116]	@ 0x74
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	00da      	lsls	r2, r3, #3
 8005b0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b10:	4413      	add	r3, r2
 8005b12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b16:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	895b      	ldrh	r3, [r3, #10]
 8005b1c:	085b      	lsrs	r3, r3, #1
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b26:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f040 81af 	bne.w	8005e90 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	881b      	ldrh	r3, [r3, #0]
 8005b3e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8005b42:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01d      	beq.n	8005b8a <USB_ActivateEndpoint+0x53e>
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b64:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	441a      	add	r2, r3
 8005b72:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8005b76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	881b      	ldrh	r3, [r3, #0]
 8005b96:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8005b9a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d01d      	beq.n	8005be2 <USB_ActivateEndpoint+0x596>
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bbc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	441a      	add	r2, r3
 8005bca:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8005bce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bda:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	785b      	ldrb	r3, [r3, #1]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d16b      	bne.n	8005cc2 <USB_ActivateEndpoint+0x676>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bfa:	4413      	add	r3, r2
 8005bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	00da      	lsls	r2, r3, #3
 8005c04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c06:	4413      	add	r3, r2
 8005c08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c10:	881b      	ldrh	r3, [r3, #0]
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c1c:	801a      	strh	r2, [r3, #0]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10a      	bne.n	8005c3c <USB_ActivateEndpoint+0x5f0>
 8005c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c28:	881b      	ldrh	r3, [r3, #0]
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c38:	801a      	strh	r2, [r3, #0]
 8005c3a:	e05d      	b.n	8005cf8 <USB_ActivateEndpoint+0x6ac>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c42:	d81c      	bhi.n	8005c7e <USB_ActivateEndpoint+0x632>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	085b      	lsrs	r3, r3, #1
 8005c4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d004      	beq.n	8005c64 <USB_ActivateEndpoint+0x618>
 8005c5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c5e:	3301      	adds	r3, #1
 8005c60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c66:	881b      	ldrh	r3, [r3, #0]
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	029b      	lsls	r3, r3, #10
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	4313      	orrs	r3, r2
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c7a:	801a      	strh	r2, [r3, #0]
 8005c7c:	e03c      	b.n	8005cf8 <USB_ActivateEndpoint+0x6ac>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	095b      	lsrs	r3, r3, #5
 8005c84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f003 031f 	and.w	r3, r3, #31
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d104      	bne.n	8005c9e <USB_ActivateEndpoint+0x652>
 8005c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	029b      	lsls	r3, r3, #10
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cbe:	801a      	strh	r2, [r3, #0]
 8005cc0:	e01a      	b.n	8005cf8 <USB_ActivateEndpoint+0x6ac>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	785b      	ldrb	r3, [r3, #1]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d116      	bne.n	8005cf8 <USB_ActivateEndpoint+0x6ac>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cda:	4413      	add	r3, r2
 8005cdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	781b      	ldrb	r3, [r3, #0]
 8005ce2:	00da      	lsls	r2, r3, #3
 8005ce4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005cec:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	b29a      	uxth	r2, r3
 8005cf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf6:	801a      	strh	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	785b      	ldrb	r3, [r3, #1]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d16b      	bne.n	8005ddc <USB_ActivateEndpoint+0x790>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	461a      	mov	r2, r3
 8005d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d14:	4413      	add	r3, r2
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	00da      	lsls	r2, r3, #3
 8005d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d20:	4413      	add	r3, r2
 8005d22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2a:	881b      	ldrh	r3, [r3, #0]
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d36:	801a      	strh	r2, [r3, #0]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d10a      	bne.n	8005d56 <USB_ActivateEndpoint+0x70a>
 8005d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d42:	881b      	ldrh	r3, [r3, #0]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d52:	801a      	strh	r2, [r3, #0]
 8005d54:	e05b      	b.n	8005e0e <USB_ActivateEndpoint+0x7c2>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d5c:	d81c      	bhi.n	8005d98 <USB_ActivateEndpoint+0x74c>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	085b      	lsrs	r3, r3, #1
 8005d64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	f003 0301 	and.w	r3, r3, #1
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d004      	beq.n	8005d7e <USB_ActivateEndpoint+0x732>
 8005d74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d78:	3301      	adds	r3, #1
 8005d7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	029b      	lsls	r3, r3, #10
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	801a      	strh	r2, [r3, #0]
 8005d96:	e03a      	b.n	8005e0e <USB_ActivateEndpoint+0x7c2>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	f003 031f 	and.w	r3, r3, #31
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d104      	bne.n	8005db8 <USB_ActivateEndpoint+0x76c>
 8005dae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005db2:	3b01      	subs	r3, #1
 8005db4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	029b      	lsls	r3, r3, #10
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd8:	801a      	strh	r2, [r3, #0]
 8005dda:	e018      	b.n	8005e0e <USB_ActivateEndpoint+0x7c2>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	785b      	ldrb	r3, [r3, #1]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d114      	bne.n	8005e0e <USB_ActivateEndpoint+0x7c2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	461a      	mov	r2, r3
 8005dee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005df0:	4413      	add	r3, r2
 8005df2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	00da      	lsls	r2, r3, #3
 8005dfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e02:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e0c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e24:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e28:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005e34:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	441a      	add	r2, r3
 8005e40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4413      	add	r3, r2
 8005e60:	881b      	ldrh	r3, [r3, #0]
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e6c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	441a      	add	r2, r3
 8005e78:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005e7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	8013      	strh	r3, [r2, #0]
 8005e8e:	e0bc      	b.n	800600a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	881b      	ldrh	r3, [r3, #0]
 8005e9c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8005ea0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01d      	beq.n	8005ee8 <USB_ActivateEndpoint+0x89c>
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	4413      	add	r3, r2
 8005eb6:	881b      	ldrh	r3, [r3, #0]
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	441a      	add	r2, r3
 8005ed0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ed4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ed8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005edc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	881b      	ldrh	r3, [r3, #0]
 8005ef4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8005ef8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01d      	beq.n	8005f40 <USB_ActivateEndpoint+0x8f4>
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	881b      	ldrh	r3, [r3, #0]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	441a      	add	r2, r3
 8005f28:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005f2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f38:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	78db      	ldrb	r3, [r3, #3]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d024      	beq.n	8005f92 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f5e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005f62:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005f66:	f083 0320 	eor.w	r3, r3, #32
 8005f6a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	441a      	add	r2, r3
 8005f78:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	8013      	strh	r3, [r2, #0]
 8005f90:	e01d      	b.n	8005fce <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	4413      	add	r3, r2
 8005f9c:	881b      	ldrh	r3, [r3, #0]
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fa8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	441a      	add	r2, r3
 8005fb6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005fba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	881b      	ldrh	r3, [r3, #0]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fe4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	441a      	add	r2, r3
 8005ff2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005ff6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ffa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ffe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006006:	b29b      	uxth	r3, r3
 8006008:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800600a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800600e:	4618      	mov	r0, r3
 8006010:	379c      	adds	r7, #156	@ 0x9c
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop

0800601c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800601c:	b480      	push	{r7}
 800601e:	b08d      	sub	sp, #52	@ 0x34
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	7b1b      	ldrb	r3, [r3, #12]
 800602a:	2b00      	cmp	r3, #0
 800602c:	f040 808e 	bne.w	800614c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	785b      	ldrb	r3, [r3, #1]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d044      	beq.n	80060c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4413      	add	r3, r2
 8006042:	881b      	ldrh	r3, [r3, #0]
 8006044:	81bb      	strh	r3, [r7, #12]
 8006046:	89bb      	ldrh	r3, [r7, #12]
 8006048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d01b      	beq.n	8006088 <USB_DeactivateEndpoint+0x6c>
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	881b      	ldrh	r3, [r3, #0]
 800605c:	b29b      	uxth	r3, r3
 800605e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006066:	817b      	strh	r3, [r7, #10]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	441a      	add	r2, r3
 8006072:	897b      	ldrh	r3, [r7, #10]
 8006074:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006078:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800607c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006080:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006084:	b29b      	uxth	r3, r3
 8006086:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	4413      	add	r3, r2
 8006092:	881b      	ldrh	r3, [r3, #0]
 8006094:	b29b      	uxth	r3, r3
 8006096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800609a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800609e:	813b      	strh	r3, [r7, #8]
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	441a      	add	r2, r3
 80060aa:	893b      	ldrh	r3, [r7, #8]
 80060ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060bc:	b29b      	uxth	r3, r3
 80060be:	8013      	strh	r3, [r2, #0]
 80060c0:	e192      	b.n	80063e8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	827b      	strh	r3, [r7, #18]
 80060d0:	8a7b      	ldrh	r3, [r7, #18]
 80060d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d01b      	beq.n	8006112 <USB_DeactivateEndpoint+0xf6>
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060f0:	823b      	strh	r3, [r7, #16]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	441a      	add	r2, r3
 80060fc:	8a3b      	ldrh	r3, [r7, #16]
 80060fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006106:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800610a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800610e:	b29b      	uxth	r3, r3
 8006110:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	b29b      	uxth	r3, r3
 8006120:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006128:	81fb      	strh	r3, [r7, #14]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	441a      	add	r2, r3
 8006134:	89fb      	ldrh	r3, [r7, #14]
 8006136:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800613a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800613e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006146:	b29b      	uxth	r3, r3
 8006148:	8013      	strh	r3, [r2, #0]
 800614a:	e14d      	b.n	80063e8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	785b      	ldrb	r3, [r3, #1]
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 80a5 	bne.w	80062a0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4413      	add	r3, r2
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	843b      	strh	r3, [r7, #32]
 8006164:	8c3b      	ldrh	r3, [r7, #32]
 8006166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d01b      	beq.n	80061a6 <USB_DeactivateEndpoint+0x18a>
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	4413      	add	r3, r2
 8006178:	881b      	ldrh	r3, [r3, #0]
 800617a:	b29b      	uxth	r3, r3
 800617c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006184:	83fb      	strh	r3, [r7, #30]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	441a      	add	r2, r3
 8006190:	8bfb      	ldrh	r3, [r7, #30]
 8006192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800619a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800619e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	4413      	add	r3, r2
 80061b0:	881b      	ldrh	r3, [r3, #0]
 80061b2:	83bb      	strh	r3, [r7, #28]
 80061b4:	8bbb      	ldrh	r3, [r7, #28]
 80061b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d01b      	beq.n	80061f6 <USB_DeactivateEndpoint+0x1da>
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061d4:	837b      	strh	r3, [r7, #26]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	441a      	add	r2, r3
 80061e0:	8b7b      	ldrh	r3, [r7, #26]
 80061e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	881b      	ldrh	r3, [r3, #0]
 8006202:	b29b      	uxth	r3, r3
 8006204:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800620c:	833b      	strh	r3, [r7, #24]
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	441a      	add	r2, r3
 8006218:	8b3b      	ldrh	r3, [r7, #24]
 800621a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800621e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006222:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006226:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800622a:	b29b      	uxth	r3, r3
 800622c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	881b      	ldrh	r3, [r3, #0]
 800623a:	b29b      	uxth	r3, r3
 800623c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006244:	82fb      	strh	r3, [r7, #22]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	441a      	add	r2, r3
 8006250:	8afb      	ldrh	r3, [r7, #22]
 8006252:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006256:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800625a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800625e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006262:	b29b      	uxth	r3, r3
 8006264:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	b29b      	uxth	r3, r3
 8006274:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800627c:	82bb      	strh	r3, [r7, #20]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	441a      	add	r2, r3
 8006288:	8abb      	ldrh	r3, [r7, #20]
 800628a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800628e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800629a:	b29b      	uxth	r3, r3
 800629c:	8013      	strh	r3, [r2, #0]
 800629e:	e0a3      	b.n	80063e8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	881b      	ldrh	r3, [r3, #0]
 80062ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80062ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80062b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d01b      	beq.n	80062f0 <USB_DeactivateEndpoint+0x2d4>
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	4413      	add	r3, r2
 80062c2:	881b      	ldrh	r3, [r3, #0]
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	441a      	add	r2, r3
 80062da:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80062dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80062e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	4413      	add	r3, r2
 80062fa:	881b      	ldrh	r3, [r3, #0]
 80062fc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80062fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d01b      	beq.n	8006340 <USB_DeactivateEndpoint+0x324>
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	881b      	ldrh	r3, [r3, #0]
 8006314:	b29b      	uxth	r3, r3
 8006316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800631a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800631e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	441a      	add	r2, r3
 800632a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800632c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006330:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006338:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800633c:	b29b      	uxth	r3, r3
 800633e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	b29b      	uxth	r3, r3
 800634e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006356:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	441a      	add	r2, r3
 8006362:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006364:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006368:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800636c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006374:	b29b      	uxth	r3, r3
 8006376:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	4413      	add	r3, r2
 8006382:	881b      	ldrh	r3, [r3, #0]
 8006384:	b29b      	uxth	r3, r3
 8006386:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800638a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800638e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	441a      	add	r2, r3
 800639a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800639c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	881b      	ldrh	r3, [r3, #0]
 80063bc:	b29b      	uxth	r3, r3
 80063be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	441a      	add	r2, r3
 80063d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80063d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3734      	adds	r7, #52	@ 0x34
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr

080063f6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b0ac      	sub	sp, #176	@ 0xb0
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
 80063fe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	785b      	ldrb	r3, [r3, #1]
 8006404:	2b01      	cmp	r3, #1
 8006406:	f040 84ca 	bne.w	8006d9e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	699a      	ldr	r2, [r3, #24]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	429a      	cmp	r2, r3
 8006414:	d904      	bls.n	8006420 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800641e:	e003      	b.n	8006428 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	7b1b      	ldrb	r3, [r3, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d122      	bne.n	8006476 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	6959      	ldr	r1, [r3, #20]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	88da      	ldrh	r2, [r3, #6]
 8006438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800643c:	b29b      	uxth	r3, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fede 	bl	8007200 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	613b      	str	r3, [r7, #16]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800644e:	b29b      	uxth	r3, r3
 8006450:	461a      	mov	r2, r3
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	4413      	add	r3, r2
 8006456:	613b      	str	r3, [r7, #16]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	00da      	lsls	r2, r3, #3
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	4413      	add	r3, r2
 8006462:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800646c:	b29a      	uxth	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	801a      	strh	r2, [r3, #0]
 8006472:	f000 bc6f 	b.w	8006d54 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	78db      	ldrb	r3, [r3, #3]
 800647a:	2b02      	cmp	r3, #2
 800647c:	f040 831e 	bne.w	8006abc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	6a1a      	ldr	r2, [r3, #32]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	429a      	cmp	r2, r3
 800648a:	f240 82cf 	bls.w	8006a2c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	4413      	add	r3, r2
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	b29b      	uxth	r3, r3
 800649c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	441a      	add	r2, r3
 80064b2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80064b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064be:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80064c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	6a1a      	ldr	r2, [r3, #32]
 80064ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064d2:	1ad2      	subs	r2, r2, r3
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 814f 	beq.w	800678e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	785b      	ldrb	r3, [r3, #1]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d16b      	bne.n	80065d4 <USB_EPStartXfer+0x1de>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006506:	b29b      	uxth	r3, r3
 8006508:	461a      	mov	r2, r3
 800650a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650c:	4413      	add	r3, r2
 800650e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	00da      	lsls	r2, r3, #3
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	4413      	add	r3, r2
 800651a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800651e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	881b      	ldrh	r3, [r3, #0]
 8006524:	b29b      	uxth	r3, r3
 8006526:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800652a:	b29a      	uxth	r2, r3
 800652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652e:	801a      	strh	r2, [r3, #0]
 8006530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006534:	2b00      	cmp	r3, #0
 8006536:	d10a      	bne.n	800654e <USB_EPStartXfer+0x158>
 8006538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	b29b      	uxth	r3, r3
 800653e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006546:	b29a      	uxth	r2, r3
 8006548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654a:	801a      	strh	r2, [r3, #0]
 800654c:	e05b      	b.n	8006606 <USB_EPStartXfer+0x210>
 800654e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006552:	2b3e      	cmp	r3, #62	@ 0x3e
 8006554:	d81c      	bhi.n	8006590 <USB_EPStartXfer+0x19a>
 8006556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800655a:	085b      	lsrs	r3, r3, #1
 800655c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	d004      	beq.n	8006576 <USB_EPStartXfer+0x180>
 800656c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006570:	3301      	adds	r3, #1
 8006572:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	b29a      	uxth	r2, r3
 800657c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006580:	b29b      	uxth	r3, r3
 8006582:	029b      	lsls	r3, r3, #10
 8006584:	b29b      	uxth	r3, r3
 8006586:	4313      	orrs	r3, r2
 8006588:	b29a      	uxth	r2, r3
 800658a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658c:	801a      	strh	r2, [r3, #0]
 800658e:	e03a      	b.n	8006606 <USB_EPStartXfer+0x210>
 8006590:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800659a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800659e:	f003 031f 	and.w	r3, r3, #31
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d104      	bne.n	80065b0 <USB_EPStartXfer+0x1ba>
 80065a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065aa:	3b01      	subs	r3, #1
 80065ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b2:	881b      	ldrh	r3, [r3, #0]
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	029b      	lsls	r3, r3, #10
 80065be:	b29b      	uxth	r3, r3
 80065c0:	4313      	orrs	r3, r2
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	801a      	strh	r2, [r3, #0]
 80065d2:	e018      	b.n	8006606 <USB_EPStartXfer+0x210>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	785b      	ldrb	r3, [r3, #1]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d114      	bne.n	8006606 <USB_EPStartXfer+0x210>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	461a      	mov	r2, r3
 80065e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e8:	4413      	add	r3, r2
 80065ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	00da      	lsls	r2, r3, #3
 80065f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f4:	4413      	add	r3, r2
 80065f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80065fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006600:	b29a      	uxth	r2, r3
 8006602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006604:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	895b      	ldrh	r3, [r3, #10]
 800660a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	6959      	ldr	r1, [r3, #20]
 8006612:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006616:	b29b      	uxth	r3, r3
 8006618:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 fdef 	bl	8007200 <USB_WritePMA>
            ep->xfer_buff += len;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	695a      	ldr	r2, [r3, #20]
 8006626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800662a:	441a      	add	r2, r3
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	6a1a      	ldr	r2, [r3, #32]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	429a      	cmp	r2, r3
 800663a:	d907      	bls.n	800664c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	6a1a      	ldr	r2, [r3, #32]
 8006640:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006644:	1ad2      	subs	r2, r2, r3
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	621a      	str	r2, [r3, #32]
 800664a:	e006      	b.n	800665a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	2200      	movs	r2, #0
 8006658:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	785b      	ldrb	r3, [r3, #1]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d16b      	bne.n	800673a <USB_EPStartXfer+0x344>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	61bb      	str	r3, [r7, #24]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800666c:	b29b      	uxth	r3, r3
 800666e:	461a      	mov	r2, r3
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	4413      	add	r3, r2
 8006674:	61bb      	str	r3, [r7, #24]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	00da      	lsls	r2, r3, #3
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	4413      	add	r3, r2
 8006680:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006684:	617b      	str	r3, [r7, #20]
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	b29b      	uxth	r3, r3
 800668c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006690:	b29a      	uxth	r2, r3
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	801a      	strh	r2, [r3, #0]
 8006696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10a      	bne.n	80066b4 <USB_EPStartXfer+0x2be>
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	881b      	ldrh	r3, [r3, #0]
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	801a      	strh	r2, [r3, #0]
 80066b2:	e05d      	b.n	8006770 <USB_EPStartXfer+0x37a>
 80066b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80066ba:	d81c      	bhi.n	80066f6 <USB_EPStartXfer+0x300>
 80066bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066c0:	085b      	lsrs	r3, r3, #1
 80066c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d004      	beq.n	80066dc <USB_EPStartXfer+0x2e6>
 80066d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80066d6:	3301      	adds	r3, #1
 80066d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	881b      	ldrh	r3, [r3, #0]
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	029b      	lsls	r3, r3, #10
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	4313      	orrs	r3, r2
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	801a      	strh	r2, [r3, #0]
 80066f4:	e03c      	b.n	8006770 <USB_EPStartXfer+0x37a>
 80066f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066fa:	095b      	lsrs	r3, r3, #5
 80066fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006704:	f003 031f 	and.w	r3, r3, #31
 8006708:	2b00      	cmp	r3, #0
 800670a:	d104      	bne.n	8006716 <USB_EPStartXfer+0x320>
 800670c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006710:	3b01      	subs	r3, #1
 8006712:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	b29a      	uxth	r2, r3
 800671c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006720:	b29b      	uxth	r3, r3
 8006722:	029b      	lsls	r3, r3, #10
 8006724:	b29b      	uxth	r3, r3
 8006726:	4313      	orrs	r3, r2
 8006728:	b29b      	uxth	r3, r3
 800672a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800672e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006732:	b29a      	uxth	r2, r3
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	801a      	strh	r2, [r3, #0]
 8006738:	e01a      	b.n	8006770 <USB_EPStartXfer+0x37a>
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	785b      	ldrb	r3, [r3, #1]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d116      	bne.n	8006770 <USB_EPStartXfer+0x37a>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	623b      	str	r3, [r7, #32]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800674c:	b29b      	uxth	r3, r3
 800674e:	461a      	mov	r2, r3
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	4413      	add	r3, r2
 8006754:	623b      	str	r3, [r7, #32]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	00da      	lsls	r2, r3, #3
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	4413      	add	r3, r2
 8006760:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006764:	61fb      	str	r3, [r7, #28]
 8006766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800676a:	b29a      	uxth	r2, r3
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	891b      	ldrh	r3, [r3, #8]
 8006774:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	6959      	ldr	r1, [r3, #20]
 800677c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006780:	b29b      	uxth	r3, r3
 8006782:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fd3a 	bl	8007200 <USB_WritePMA>
 800678c:	e2e2      	b.n	8006d54 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	785b      	ldrb	r3, [r3, #1]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d16b      	bne.n	800686e <USB_EPStartXfer+0x478>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	64bb      	str	r3, [r7, #72]	@ 0x48
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	461a      	mov	r2, r3
 80067a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067a6:	4413      	add	r3, r2
 80067a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	00da      	lsls	r2, r3, #3
 80067b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067b2:	4413      	add	r3, r2
 80067b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80067ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	b29b      	uxth	r3, r3
 80067c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067c8:	801a      	strh	r2, [r3, #0]
 80067ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10a      	bne.n	80067e8 <USB_EPStartXfer+0x3f2>
 80067d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d4:	881b      	ldrh	r3, [r3, #0]
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067e4:	801a      	strh	r2, [r3, #0]
 80067e6:	e05d      	b.n	80068a4 <USB_EPStartXfer+0x4ae>
 80067e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80067ee:	d81c      	bhi.n	800682a <USB_EPStartXfer+0x434>
 80067f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067f4:	085b      	lsrs	r3, r3, #1
 80067f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80067fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d004      	beq.n	8006810 <USB_EPStartXfer+0x41a>
 8006806:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800680a:	3301      	adds	r3, #1
 800680c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006812:	881b      	ldrh	r3, [r3, #0]
 8006814:	b29a      	uxth	r2, r3
 8006816:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800681a:	b29b      	uxth	r3, r3
 800681c:	029b      	lsls	r3, r3, #10
 800681e:	b29b      	uxth	r3, r3
 8006820:	4313      	orrs	r3, r2
 8006822:	b29a      	uxth	r2, r3
 8006824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006826:	801a      	strh	r2, [r3, #0]
 8006828:	e03c      	b.n	80068a4 <USB_EPStartXfer+0x4ae>
 800682a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800682e:	095b      	lsrs	r3, r3, #5
 8006830:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006834:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006838:	f003 031f 	and.w	r3, r3, #31
 800683c:	2b00      	cmp	r3, #0
 800683e:	d104      	bne.n	800684a <USB_EPStartXfer+0x454>
 8006840:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006844:	3b01      	subs	r3, #1
 8006846:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800684a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800684c:	881b      	ldrh	r3, [r3, #0]
 800684e:	b29a      	uxth	r2, r3
 8006850:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006854:	b29b      	uxth	r3, r3
 8006856:	029b      	lsls	r3, r3, #10
 8006858:	b29b      	uxth	r3, r3
 800685a:	4313      	orrs	r3, r2
 800685c:	b29b      	uxth	r3, r3
 800685e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006862:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006866:	b29a      	uxth	r2, r3
 8006868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800686a:	801a      	strh	r2, [r3, #0]
 800686c:	e01a      	b.n	80068a4 <USB_EPStartXfer+0x4ae>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	785b      	ldrb	r3, [r3, #1]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d116      	bne.n	80068a4 <USB_EPStartXfer+0x4ae>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	653b      	str	r3, [r7, #80]	@ 0x50
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006880:	b29b      	uxth	r3, r3
 8006882:	461a      	mov	r2, r3
 8006884:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006886:	4413      	add	r3, r2
 8006888:	653b      	str	r3, [r7, #80]	@ 0x50
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	00da      	lsls	r2, r3, #3
 8006890:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006892:	4413      	add	r3, r2
 8006894:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800689a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800689e:	b29a      	uxth	r2, r3
 80068a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	891b      	ldrh	r3, [r3, #8]
 80068a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	6959      	ldr	r1, [r3, #20]
 80068b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fca0 	bl	8007200 <USB_WritePMA>
            ep->xfer_buff += len;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695a      	ldr	r2, [r3, #20]
 80068c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068c8:	441a      	add	r2, r3
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	6a1a      	ldr	r2, [r3, #32]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d907      	bls.n	80068ea <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	6a1a      	ldr	r2, [r3, #32]
 80068de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068e2:	1ad2      	subs	r2, r2, r3
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	621a      	str	r2, [r3, #32]
 80068e8:	e006      	b.n	80068f8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	2200      	movs	r2, #0
 80068f6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	785b      	ldrb	r3, [r3, #1]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d16b      	bne.n	80069dc <USB_EPStartXfer+0x5e6>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800690e:	b29b      	uxth	r3, r3
 8006910:	461a      	mov	r2, r3
 8006912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006914:	4413      	add	r3, r2
 8006916:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	00da      	lsls	r2, r3, #3
 800691e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006920:	4413      	add	r3, r2
 8006922:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006926:	637b      	str	r3, [r7, #52]	@ 0x34
 8006928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800692a:	881b      	ldrh	r3, [r3, #0]
 800692c:	b29b      	uxth	r3, r3
 800692e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006932:	b29a      	uxth	r2, r3
 8006934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006936:	801a      	strh	r2, [r3, #0]
 8006938:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10a      	bne.n	8006956 <USB_EPStartXfer+0x560>
 8006940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	b29b      	uxth	r3, r3
 8006946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800694a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800694e:	b29a      	uxth	r2, r3
 8006950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006952:	801a      	strh	r2, [r3, #0]
 8006954:	e05b      	b.n	8006a0e <USB_EPStartXfer+0x618>
 8006956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800695a:	2b3e      	cmp	r3, #62	@ 0x3e
 800695c:	d81c      	bhi.n	8006998 <USB_EPStartXfer+0x5a2>
 800695e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006962:	085b      	lsrs	r3, r3, #1
 8006964:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006968:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800696c:	f003 0301 	and.w	r3, r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	d004      	beq.n	800697e <USB_EPStartXfer+0x588>
 8006974:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006978:	3301      	adds	r3, #1
 800697a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800697e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006980:	881b      	ldrh	r3, [r3, #0]
 8006982:	b29a      	uxth	r2, r3
 8006984:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006988:	b29b      	uxth	r3, r3
 800698a:	029b      	lsls	r3, r3, #10
 800698c:	b29b      	uxth	r3, r3
 800698e:	4313      	orrs	r3, r2
 8006990:	b29a      	uxth	r2, r3
 8006992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006994:	801a      	strh	r2, [r3, #0]
 8006996:	e03a      	b.n	8006a0e <USB_EPStartXfer+0x618>
 8006998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800699c:	095b      	lsrs	r3, r3, #5
 800699e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069a6:	f003 031f 	and.w	r3, r3, #31
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d104      	bne.n	80069b8 <USB_EPStartXfer+0x5c2>
 80069ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069b2:	3b01      	subs	r3, #1
 80069b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ba:	881b      	ldrh	r3, [r3, #0]
 80069bc:	b29a      	uxth	r2, r3
 80069be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	029b      	lsls	r3, r3, #10
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	4313      	orrs	r3, r2
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d8:	801a      	strh	r2, [r3, #0]
 80069da:	e018      	b.n	8006a0e <USB_EPStartXfer+0x618>
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	785b      	ldrb	r3, [r3, #1]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d114      	bne.n	8006a0e <USB_EPStartXfer+0x618>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	461a      	mov	r2, r3
 80069ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069f0:	4413      	add	r3, r2
 80069f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	00da      	lsls	r2, r3, #3
 80069fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069fc:	4413      	add	r3, r2
 80069fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a0c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	895b      	ldrh	r3, [r3, #10]
 8006a12:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	6959      	ldr	r1, [r3, #20]
 8006a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 fbeb 	bl	8007200 <USB_WritePMA>
 8006a2a:	e193      	b.n	8006d54 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	881b      	ldrh	r3, [r3, #0]
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a4a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	441a      	add	r2, r3
 8006a58:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006a5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a80:	4413      	add	r3, r2
 8006a82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	00da      	lsls	r2, r3, #3
 8006a8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a9c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	891b      	ldrh	r3, [r3, #8]
 8006aa2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	6959      	ldr	r1, [r3, #20]
 8006aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 fba3 	bl	8007200 <USB_WritePMA>
 8006aba:	e14b      	b.n	8006d54 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	6a1a      	ldr	r2, [r3, #32]
 8006ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ac4:	1ad2      	subs	r2, r2, r3
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f000 809a 	beq.w	8006c16 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	785b      	ldrb	r3, [r3, #1]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d16b      	bne.n	8006bc6 <USB_EPStartXfer+0x7d0>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	461a      	mov	r2, r3
 8006afc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006afe:	4413      	add	r3, r2
 8006b00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	00da      	lsls	r2, r3, #3
 8006b08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b10:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b20:	801a      	strh	r2, [r3, #0]
 8006b22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10a      	bne.n	8006b40 <USB_EPStartXfer+0x74a>
 8006b2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b2c:	881b      	ldrh	r3, [r3, #0]
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b3c:	801a      	strh	r2, [r3, #0]
 8006b3e:	e05b      	b.n	8006bf8 <USB_EPStartXfer+0x802>
 8006b40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b44:	2b3e      	cmp	r3, #62	@ 0x3e
 8006b46:	d81c      	bhi.n	8006b82 <USB_EPStartXfer+0x78c>
 8006b48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b4c:	085b      	lsrs	r3, r3, #1
 8006b4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d004      	beq.n	8006b68 <USB_EPStartXfer+0x772>
 8006b5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b62:	3301      	adds	r3, #1
 8006b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b6a:	881b      	ldrh	r3, [r3, #0]
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	029b      	lsls	r3, r3, #10
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b7e:	801a      	strh	r2, [r3, #0]
 8006b80:	e03a      	b.n	8006bf8 <USB_EPStartXfer+0x802>
 8006b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b86:	095b      	lsrs	r3, r3, #5
 8006b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b90:	f003 031f 	and.w	r3, r3, #31
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d104      	bne.n	8006ba2 <USB_EPStartXfer+0x7ac>
 8006b98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b9c:	3b01      	subs	r3, #1
 8006b9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ba2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ba4:	881b      	ldrh	r3, [r3, #0]
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	029b      	lsls	r3, r3, #10
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bc2:	801a      	strh	r2, [r3, #0]
 8006bc4:	e018      	b.n	8006bf8 <USB_EPStartXfer+0x802>
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	785b      	ldrb	r3, [r3, #1]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d114      	bne.n	8006bf8 <USB_EPStartXfer+0x802>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bda:	4413      	add	r3, r2
 8006bdc:	673b      	str	r3, [r7, #112]	@ 0x70
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	00da      	lsls	r2, r3, #3
 8006be4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006be6:	4413      	add	r3, r2
 8006be8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bf6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	895b      	ldrh	r3, [r3, #10]
 8006bfc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	6959      	ldr	r1, [r3, #20]
 8006c04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 faf6 	bl	8007200 <USB_WritePMA>
 8006c14:	e09e      	b.n	8006d54 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	785b      	ldrb	r3, [r3, #1]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d16b      	bne.n	8006cf6 <USB_EPStartXfer+0x900>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c2e:	4413      	add	r3, r2
 8006c30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	00da      	lsls	r2, r3, #3
 8006c38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c44:	881b      	ldrh	r3, [r3, #0]
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c50:	801a      	strh	r2, [r3, #0]
 8006c52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10a      	bne.n	8006c70 <USB_EPStartXfer+0x87a>
 8006c5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c5c:	881b      	ldrh	r3, [r3, #0]
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c6c:	801a      	strh	r2, [r3, #0]
 8006c6e:	e063      	b.n	8006d38 <USB_EPStartXfer+0x942>
 8006c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c74:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c76:	d81c      	bhi.n	8006cb2 <USB_EPStartXfer+0x8bc>
 8006c78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c7c:	085b      	lsrs	r3, r3, #1
 8006c7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d004      	beq.n	8006c98 <USB_EPStartXfer+0x8a2>
 8006c8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c92:	3301      	adds	r3, #1
 8006c94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c9a:	881b      	ldrh	r3, [r3, #0]
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	029b      	lsls	r3, r3, #10
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cae:	801a      	strh	r2, [r3, #0]
 8006cb0:	e042      	b.n	8006d38 <USB_EPStartXfer+0x942>
 8006cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cb6:	095b      	lsrs	r3, r3, #5
 8006cb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cc0:	f003 031f 	and.w	r3, r3, #31
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <USB_EPStartXfer+0x8dc>
 8006cc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cd4:	881b      	ldrh	r3, [r3, #0]
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	029b      	lsls	r3, r3, #10
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cf2:	801a      	strh	r2, [r3, #0]
 8006cf4:	e020      	b.n	8006d38 <USB_EPStartXfer+0x942>
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	785b      	ldrb	r3, [r3, #1]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d11c      	bne.n	8006d38 <USB_EPStartXfer+0x942>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d12:	4413      	add	r3, r2
 8006d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	00da      	lsls	r2, r3, #3
 8006d1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d22:	4413      	add	r3, r2
 8006d24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d36:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	891b      	ldrh	r3, [r3, #8]
 8006d3c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	6959      	ldr	r1, [r3, #20]
 8006d44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fa56 	bl	8007200 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4413      	add	r3, r2
 8006d5e:	881b      	ldrh	r3, [r3, #0]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d6a:	817b      	strh	r3, [r7, #10]
 8006d6c:	897b      	ldrh	r3, [r7, #10]
 8006d6e:	f083 0310 	eor.w	r3, r3, #16
 8006d72:	817b      	strh	r3, [r7, #10]
 8006d74:	897b      	ldrh	r3, [r7, #10]
 8006d76:	f083 0320 	eor.w	r3, r3, #32
 8006d7a:	817b      	strh	r3, [r7, #10]
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	441a      	add	r2, r3
 8006d86:	897b      	ldrh	r3, [r7, #10]
 8006d88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	8013      	strh	r3, [r2, #0]
 8006d9c:	e0d5      	b.n	8006f4a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	7b1b      	ldrb	r3, [r3, #12]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d156      	bne.n	8006e54 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d122      	bne.n	8006df4 <USB_EPStartXfer+0x9fe>
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	78db      	ldrb	r3, [r3, #3]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d11e      	bne.n	8006df4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	881b      	ldrh	r3, [r3, #0]
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dcc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	441a      	add	r2, r3
 8006dda:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006dde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006de2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006de6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	8013      	strh	r3, [r2, #0]
 8006df2:	e01d      	b.n	8006e30 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	881b      	ldrh	r3, [r3, #0]
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e0a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	441a      	add	r2, r3
 8006e18:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8006e1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	699a      	ldr	r2, [r3, #24]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d907      	bls.n	8006e4c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	699a      	ldr	r2, [r3, #24]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	1ad2      	subs	r2, r2, r3
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	619a      	str	r2, [r3, #24]
 8006e4a:	e054      	b.n	8006ef6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	619a      	str	r2, [r3, #24]
 8006e52:	e050      	b.n	8006ef6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	78db      	ldrb	r3, [r3, #3]
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d142      	bne.n	8006ee2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	69db      	ldr	r3, [r3, #28]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d048      	beq.n	8006ef6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	881b      	ldrh	r3, [r3, #0]
 8006e70:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006e74:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d005      	beq.n	8006e8c <USB_EPStartXfer+0xa96>
 8006e80:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10b      	bne.n	8006ea4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006e8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d12e      	bne.n	8006ef6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006e98:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d128      	bne.n	8006ef6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eba:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	441a      	add	r2, r3
 8006ec8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8006ecc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ed0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ed4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ed8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	8013      	strh	r3, [r2, #0]
 8006ee0:	e009      	b.n	8006ef6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	78db      	ldrb	r3, [r3, #3]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d103      	bne.n	8006ef2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	2200      	movs	r2, #0
 8006eee:	619a      	str	r2, [r3, #24]
 8006ef0:	e001      	b.n	8006ef6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e02a      	b.n	8006f4c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	4413      	add	r3, r2
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f0c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f10:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f14:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f18:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f1c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f24:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	441a      	add	r2, r3
 8006f32:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006f4a:	2300      	movs	r3, #0
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	37b0      	adds	r7, #176	@ 0xb0
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	785b      	ldrb	r3, [r3, #1]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d020      	beq.n	8006fa8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f7c:	81bb      	strh	r3, [r7, #12]
 8006f7e:	89bb      	ldrh	r3, [r7, #12]
 8006f80:	f083 0310 	eor.w	r3, r3, #16
 8006f84:	81bb      	strh	r3, [r7, #12]
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	441a      	add	r2, r3
 8006f90:	89bb      	ldrh	r3, [r7, #12]
 8006f92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	8013      	strh	r3, [r2, #0]
 8006fa6:	e01f      	b.n	8006fe8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	4413      	add	r3, r2
 8006fb2:	881b      	ldrh	r3, [r3, #0]
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fbe:	81fb      	strh	r3, [r7, #14]
 8006fc0:	89fb      	ldrh	r3, [r7, #14]
 8006fc2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006fc6:	81fb      	strh	r3, [r7, #14]
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	441a      	add	r2, r3
 8006fd2:	89fb      	ldrh	r3, [r7, #14]
 8006fd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
 8006ffe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	785b      	ldrb	r3, [r3, #1]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d04c      	beq.n	80070a2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	4413      	add	r3, r2
 8007012:	881b      	ldrh	r3, [r3, #0]
 8007014:	823b      	strh	r3, [r7, #16]
 8007016:	8a3b      	ldrh	r3, [r7, #16]
 8007018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800701c:	2b00      	cmp	r3, #0
 800701e:	d01b      	beq.n	8007058 <USB_EPClearStall+0x62>
 8007020:	687a      	ldr	r2, [r7, #4]
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4413      	add	r3, r2
 800702a:	881b      	ldrh	r3, [r3, #0]
 800702c:	b29b      	uxth	r3, r3
 800702e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007036:	81fb      	strh	r3, [r7, #14]
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	441a      	add	r2, r3
 8007042:	89fb      	ldrh	r3, [r7, #14]
 8007044:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007048:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800704c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007050:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007054:	b29b      	uxth	r3, r3
 8007056:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	78db      	ldrb	r3, [r3, #3]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d06c      	beq.n	800713a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	881b      	ldrh	r3, [r3, #0]
 800706c:	b29b      	uxth	r3, r3
 800706e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007076:	81bb      	strh	r3, [r7, #12]
 8007078:	89bb      	ldrh	r3, [r7, #12]
 800707a:	f083 0320 	eor.w	r3, r3, #32
 800707e:	81bb      	strh	r3, [r7, #12]
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	441a      	add	r2, r3
 800708a:	89bb      	ldrh	r3, [r7, #12]
 800708c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007090:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007094:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800709c:	b29b      	uxth	r3, r3
 800709e:	8013      	strh	r3, [r2, #0]
 80070a0:	e04b      	b.n	800713a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4413      	add	r3, r2
 80070ac:	881b      	ldrh	r3, [r3, #0]
 80070ae:	82fb      	strh	r3, [r7, #22]
 80070b0:	8afb      	ldrh	r3, [r7, #22]
 80070b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d01b      	beq.n	80070f2 <USB_EPClearStall+0xfc>
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	4413      	add	r3, r2
 80070c4:	881b      	ldrh	r3, [r3, #0]
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d0:	82bb      	strh	r3, [r7, #20]
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	441a      	add	r2, r3
 80070dc:	8abb      	ldrh	r3, [r7, #20]
 80070de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	881b      	ldrh	r3, [r3, #0]
 80070fe:	b29b      	uxth	r3, r3
 8007100:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007104:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007108:	827b      	strh	r3, [r7, #18]
 800710a:	8a7b      	ldrh	r3, [r7, #18]
 800710c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007110:	827b      	strh	r3, [r7, #18]
 8007112:	8a7b      	ldrh	r3, [r7, #18]
 8007114:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007118:	827b      	strh	r3, [r7, #18]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	441a      	add	r2, r3
 8007124:	8a7b      	ldrh	r3, [r7, #18]
 8007126:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800712a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800712e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007136:	b29b      	uxth	r3, r3
 8007138:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	460b      	mov	r3, r1
 8007152:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d103      	bne.n	8007162 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2280      	movs	r2, #128	@ 0x80
 800715e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800717e:	b29b      	uxth	r3, r3
 8007180:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007184:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007188:	b29a      	uxth	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800719e:	b480      	push	{r7}
 80071a0:	b083      	sub	sp, #12
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80071b2:	b29a      	uxth	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80071da:	68fb      	ldr	r3, [r7, #12]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	370c      	adds	r7, #12
 80071f8:	46bd      	mov	sp, r7
 80071fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fe:	4770      	bx	lr

08007200 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007200:	b480      	push	{r7}
 8007202:	b08b      	sub	sp, #44	@ 0x2c
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	4611      	mov	r1, r2
 800720c:	461a      	mov	r2, r3
 800720e:	460b      	mov	r3, r1
 8007210:	80fb      	strh	r3, [r7, #6]
 8007212:	4613      	mov	r3, r2
 8007214:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007216:	88bb      	ldrh	r3, [r7, #4]
 8007218:	3301      	adds	r3, #1
 800721a:	085b      	lsrs	r3, r3, #1
 800721c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007226:	88fa      	ldrh	r2, [r7, #6]
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	4413      	add	r3, r2
 800722c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007230:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	627b      	str	r3, [r7, #36]	@ 0x24
 8007236:	e01c      	b.n	8007272 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	3301      	adds	r3, #1
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	b21b      	sxth	r3, r3
 8007246:	021b      	lsls	r3, r3, #8
 8007248:	b21a      	sxth	r2, r3
 800724a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800724e:	4313      	orrs	r3, r2
 8007250:	b21b      	sxth	r3, r3
 8007252:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	8a7a      	ldrh	r2, [r7, #18]
 8007258:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	3302      	adds	r3, #2
 800725e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	3301      	adds	r3, #1
 8007264:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	3301      	adds	r3, #1
 800726a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800726c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726e:	3b01      	subs	r3, #1
 8007270:	627b      	str	r3, [r7, #36]	@ 0x24
 8007272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1df      	bne.n	8007238 <USB_WritePMA+0x38>
  }
}
 8007278:	bf00      	nop
 800727a:	bf00      	nop
 800727c:	372c      	adds	r7, #44	@ 0x2c
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007286:	b480      	push	{r7}
 8007288:	b08b      	sub	sp, #44	@ 0x2c
 800728a:	af00      	add	r7, sp, #0
 800728c:	60f8      	str	r0, [r7, #12]
 800728e:	60b9      	str	r1, [r7, #8]
 8007290:	4611      	mov	r1, r2
 8007292:	461a      	mov	r2, r3
 8007294:	460b      	mov	r3, r1
 8007296:	80fb      	strh	r3, [r7, #6]
 8007298:	4613      	mov	r3, r2
 800729a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800729c:	88bb      	ldrh	r3, [r7, #4]
 800729e:	085b      	lsrs	r3, r3, #1
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80072b8:	69bb      	ldr	r3, [r7, #24]
 80072ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80072bc:	e018      	b.n	80072f0 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	881b      	ldrh	r3, [r3, #0]
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	3302      	adds	r3, #2
 80072ca:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	3301      	adds	r3, #1
 80072d8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	0a1b      	lsrs	r3, r3, #8
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	3301      	adds	r3, #1
 80072e8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80072ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ec:	3b01      	subs	r3, #1
 80072ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1e3      	bne.n	80072be <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80072f6:	88bb      	ldrh	r3, [r7, #4]
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d007      	beq.n	8007312 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	b29b      	uxth	r3, r3
 8007308:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	b2da      	uxtb	r2, r3
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	701a      	strb	r2, [r3, #0]
  }
}
 8007312:	bf00      	nop
 8007314:	372c      	adds	r7, #44	@ 0x2c
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
	...

08007320 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	460b      	mov	r3, r1
 800732a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800732c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007330:	f002 fcb4 	bl	8009c9c <USBD_static_malloc>
 8007334:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d109      	bne.n	8007350 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	32b0      	adds	r2, #176	@ 0xb0
 8007346:	2100      	movs	r1, #0
 8007348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800734c:	2302      	movs	r3, #2
 800734e:	e0d4      	b.n	80074fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007350:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007354:	2100      	movs	r1, #0
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f002 fcbe 	bl	8009cd8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	32b0      	adds	r2, #176	@ 0xb0
 8007366:	68f9      	ldr	r1, [r7, #12]
 8007368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	32b0      	adds	r2, #176	@ 0xb0
 8007376:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	7c1b      	ldrb	r3, [r3, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d138      	bne.n	80073fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007388:	4b5e      	ldr	r3, [pc, #376]	@ (8007504 <USBD_CDC_Init+0x1e4>)
 800738a:	7819      	ldrb	r1, [r3, #0]
 800738c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007390:	2202      	movs	r2, #2
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f002 fa86 	bl	80098a4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007398:	4b5a      	ldr	r3, [pc, #360]	@ (8007504 <USBD_CDC_Init+0x1e4>)
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	f003 020f 	and.w	r2, r3, #15
 80073a0:	6879      	ldr	r1, [r7, #4]
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	440b      	add	r3, r1
 80073ac:	3324      	adds	r3, #36	@ 0x24
 80073ae:	2201      	movs	r2, #1
 80073b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80073b2:	4b55      	ldr	r3, [pc, #340]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 80073b4:	7819      	ldrb	r1, [r3, #0]
 80073b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073ba:	2202      	movs	r2, #2
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f002 fa71 	bl	80098a4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80073c2:	4b51      	ldr	r3, [pc, #324]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	f003 020f 	and.w	r2, r3, #15
 80073ca:	6879      	ldr	r1, [r7, #4]
 80073cc:	4613      	mov	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	440b      	add	r3, r1
 80073d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80073da:	2201      	movs	r2, #1
 80073dc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80073de:	4b4b      	ldr	r3, [pc, #300]	@ (800750c <USBD_CDC_Init+0x1ec>)
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	f003 020f 	and.w	r2, r3, #15
 80073e6:	6879      	ldr	r1, [r7, #4]
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	440b      	add	r3, r1
 80073f2:	3326      	adds	r3, #38	@ 0x26
 80073f4:	2210      	movs	r2, #16
 80073f6:	801a      	strh	r2, [r3, #0]
 80073f8:	e035      	b.n	8007466 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80073fa:	4b42      	ldr	r3, [pc, #264]	@ (8007504 <USBD_CDC_Init+0x1e4>)
 80073fc:	7819      	ldrb	r1, [r3, #0]
 80073fe:	2340      	movs	r3, #64	@ 0x40
 8007400:	2202      	movs	r2, #2
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f002 fa4e 	bl	80098a4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007408:	4b3e      	ldr	r3, [pc, #248]	@ (8007504 <USBD_CDC_Init+0x1e4>)
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	f003 020f 	and.w	r2, r3, #15
 8007410:	6879      	ldr	r1, [r7, #4]
 8007412:	4613      	mov	r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	440b      	add	r3, r1
 800741c:	3324      	adds	r3, #36	@ 0x24
 800741e:	2201      	movs	r2, #1
 8007420:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007422:	4b39      	ldr	r3, [pc, #228]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 8007424:	7819      	ldrb	r1, [r3, #0]
 8007426:	2340      	movs	r3, #64	@ 0x40
 8007428:	2202      	movs	r2, #2
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f002 fa3a 	bl	80098a4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007430:	4b35      	ldr	r3, [pc, #212]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	f003 020f 	and.w	r2, r3, #15
 8007438:	6879      	ldr	r1, [r7, #4]
 800743a:	4613      	mov	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	440b      	add	r3, r1
 8007444:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007448:	2201      	movs	r2, #1
 800744a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800744c:	4b2f      	ldr	r3, [pc, #188]	@ (800750c <USBD_CDC_Init+0x1ec>)
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	f003 020f 	and.w	r2, r3, #15
 8007454:	6879      	ldr	r1, [r7, #4]
 8007456:	4613      	mov	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	440b      	add	r3, r1
 8007460:	3326      	adds	r3, #38	@ 0x26
 8007462:	2210      	movs	r2, #16
 8007464:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007466:	4b29      	ldr	r3, [pc, #164]	@ (800750c <USBD_CDC_Init+0x1ec>)
 8007468:	7819      	ldrb	r1, [r3, #0]
 800746a:	2308      	movs	r3, #8
 800746c:	2203      	movs	r2, #3
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f002 fa18 	bl	80098a4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007474:	4b25      	ldr	r3, [pc, #148]	@ (800750c <USBD_CDC_Init+0x1ec>)
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	f003 020f 	and.w	r2, r3, #15
 800747c:	6879      	ldr	r1, [r7, #4]
 800747e:	4613      	mov	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	440b      	add	r3, r1
 8007488:	3324      	adds	r3, #36	@ 0x24
 800748a:	2201      	movs	r2, #1
 800748c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	33b0      	adds	r3, #176	@ 0xb0
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d101      	bne.n	80074c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80074c4:	2302      	movs	r3, #2
 80074c6:	e018      	b.n	80074fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	7c1b      	ldrb	r3, [r3, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10a      	bne.n	80074e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80074d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 80074d2:	7819      	ldrb	r1, [r3, #0]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80074da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f002 fb5a 	bl	8009b98 <USBD_LL_PrepareReceive>
 80074e4:	e008      	b.n	80074f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80074e6:	4b08      	ldr	r3, [pc, #32]	@ (8007508 <USBD_CDC_Init+0x1e8>)
 80074e8:	7819      	ldrb	r1, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80074f0:	2340      	movs	r3, #64	@ 0x40
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f002 fb50 	bl	8009b98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	20000093 	.word	0x20000093
 8007508:	20000094 	.word	0x20000094
 800750c:	20000095 	.word	0x20000095

08007510 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800751c:	4b3a      	ldr	r3, [pc, #232]	@ (8007608 <USBD_CDC_DeInit+0xf8>)
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	4619      	mov	r1, r3
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f002 f9fc 	bl	8009920 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007528:	4b37      	ldr	r3, [pc, #220]	@ (8007608 <USBD_CDC_DeInit+0xf8>)
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	f003 020f 	and.w	r2, r3, #15
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	4613      	mov	r3, r2
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	4413      	add	r3, r2
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	440b      	add	r3, r1
 800753c:	3324      	adds	r3, #36	@ 0x24
 800753e:	2200      	movs	r2, #0
 8007540:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007542:	4b32      	ldr	r3, [pc, #200]	@ (800760c <USBD_CDC_DeInit+0xfc>)
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	4619      	mov	r1, r3
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f002 f9e9 	bl	8009920 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800754e:	4b2f      	ldr	r3, [pc, #188]	@ (800760c <USBD_CDC_DeInit+0xfc>)
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	f003 020f 	and.w	r2, r3, #15
 8007556:	6879      	ldr	r1, [r7, #4]
 8007558:	4613      	mov	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4413      	add	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	440b      	add	r3, r1
 8007562:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007566:	2200      	movs	r2, #0
 8007568:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800756a:	4b29      	ldr	r3, [pc, #164]	@ (8007610 <USBD_CDC_DeInit+0x100>)
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f002 f9d5 	bl	8009920 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007576:	4b26      	ldr	r3, [pc, #152]	@ (8007610 <USBD_CDC_DeInit+0x100>)
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	f003 020f 	and.w	r2, r3, #15
 800757e:	6879      	ldr	r1, [r7, #4]
 8007580:	4613      	mov	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	440b      	add	r3, r1
 800758a:	3324      	adds	r3, #36	@ 0x24
 800758c:	2200      	movs	r2, #0
 800758e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007590:	4b1f      	ldr	r3, [pc, #124]	@ (8007610 <USBD_CDC_DeInit+0x100>)
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	f003 020f 	and.w	r2, r3, #15
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	3326      	adds	r3, #38	@ 0x26
 80075a6:	2200      	movs	r2, #0
 80075a8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	32b0      	adds	r2, #176	@ 0xb0
 80075b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01f      	beq.n	80075fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	33b0      	adds	r3, #176	@ 0xb0
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	32b0      	adds	r2, #176	@ 0xb0
 80075da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075de:	4618      	mov	r0, r3
 80075e0:	f002 fb6a 	bl	8009cb8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	32b0      	adds	r2, #176	@ 0xb0
 80075ee:	2100      	movs	r1, #0
 80075f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	20000093 	.word	0x20000093
 800760c:	20000094 	.word	0x20000094
 8007610:	20000095 	.word	0x20000095

08007614 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	32b0      	adds	r2, #176	@ 0xb0
 8007628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800762c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007632:	2300      	movs	r3, #0
 8007634:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007636:	2300      	movs	r3, #0
 8007638:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d101      	bne.n	8007644 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007640:	2303      	movs	r3, #3
 8007642:	e0bf      	b.n	80077c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800764c:	2b00      	cmp	r3, #0
 800764e:	d050      	beq.n	80076f2 <USBD_CDC_Setup+0xde>
 8007650:	2b20      	cmp	r3, #32
 8007652:	f040 80af 	bne.w	80077b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	88db      	ldrh	r3, [r3, #6]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d03a      	beq.n	80076d4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	b25b      	sxtb	r3, r3
 8007664:	2b00      	cmp	r3, #0
 8007666:	da1b      	bge.n	80076a0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	33b0      	adds	r3, #176	@ 0xb0
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	4413      	add	r3, r2
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800767e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	88d2      	ldrh	r2, [r2, #6]
 8007684:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	88db      	ldrh	r3, [r3, #6]
 800768a:	2b07      	cmp	r3, #7
 800768c:	bf28      	it	cs
 800768e:	2307      	movcs	r3, #7
 8007690:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	89fa      	ldrh	r2, [r7, #14]
 8007696:	4619      	mov	r1, r3
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f001 fceb 	bl	8009074 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800769e:	e090      	b.n	80077c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	785a      	ldrb	r2, [r3, #1]
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	88db      	ldrh	r3, [r3, #6]
 80076ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80076b0:	d803      	bhi.n	80076ba <USBD_CDC_Setup+0xa6>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	88db      	ldrh	r3, [r3, #6]
 80076b6:	b2da      	uxtb	r2, r3
 80076b8:	e000      	b.n	80076bc <USBD_CDC_Setup+0xa8>
 80076ba:	2240      	movs	r2, #64	@ 0x40
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80076c2:	6939      	ldr	r1, [r7, #16]
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80076ca:	461a      	mov	r2, r3
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f001 fcfd 	bl	80090cc <USBD_CtlPrepareRx>
      break;
 80076d2:	e076      	b.n	80077c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	33b0      	adds	r3, #176	@ 0xb0
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	7850      	ldrb	r0, [r2, #1]
 80076ea:	2200      	movs	r2, #0
 80076ec:	6839      	ldr	r1, [r7, #0]
 80076ee:	4798      	blx	r3
      break;
 80076f0:	e067      	b.n	80077c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	785b      	ldrb	r3, [r3, #1]
 80076f6:	2b0b      	cmp	r3, #11
 80076f8:	d851      	bhi.n	800779e <USBD_CDC_Setup+0x18a>
 80076fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <USBD_CDC_Setup+0xec>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007731 	.word	0x08007731
 8007704:	080077ad 	.word	0x080077ad
 8007708:	0800779f 	.word	0x0800779f
 800770c:	0800779f 	.word	0x0800779f
 8007710:	0800779f 	.word	0x0800779f
 8007714:	0800779f 	.word	0x0800779f
 8007718:	0800779f 	.word	0x0800779f
 800771c:	0800779f 	.word	0x0800779f
 8007720:	0800779f 	.word	0x0800779f
 8007724:	0800779f 	.word	0x0800779f
 8007728:	0800775b 	.word	0x0800775b
 800772c:	08007785 	.word	0x08007785
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b03      	cmp	r3, #3
 800773a:	d107      	bne.n	800774c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800773c:	f107 030a 	add.w	r3, r7, #10
 8007740:	2202      	movs	r2, #2
 8007742:	4619      	mov	r1, r3
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f001 fc95 	bl	8009074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800774a:	e032      	b.n	80077b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f001 fc13 	bl	8008f7a <USBD_CtlError>
            ret = USBD_FAIL;
 8007754:	2303      	movs	r3, #3
 8007756:	75fb      	strb	r3, [r7, #23]
          break;
 8007758:	e02b      	b.n	80077b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007760:	b2db      	uxtb	r3, r3
 8007762:	2b03      	cmp	r3, #3
 8007764:	d107      	bne.n	8007776 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007766:	f107 030d 	add.w	r3, r7, #13
 800776a:	2201      	movs	r2, #1
 800776c:	4619      	mov	r1, r3
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f001 fc80 	bl	8009074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007774:	e01d      	b.n	80077b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f001 fbfe 	bl	8008f7a <USBD_CtlError>
            ret = USBD_FAIL;
 800777e:	2303      	movs	r3, #3
 8007780:	75fb      	strb	r3, [r7, #23]
          break;
 8007782:	e016      	b.n	80077b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b03      	cmp	r3, #3
 800778e:	d00f      	beq.n	80077b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007790:	6839      	ldr	r1, [r7, #0]
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 fbf1 	bl	8008f7a <USBD_CtlError>
            ret = USBD_FAIL;
 8007798:	2303      	movs	r3, #3
 800779a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800779c:	e008      	b.n	80077b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800779e:	6839      	ldr	r1, [r7, #0]
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f001 fbea 	bl	8008f7a <USBD_CtlError>
          ret = USBD_FAIL;
 80077a6:	2303      	movs	r3, #3
 80077a8:	75fb      	strb	r3, [r7, #23]
          break;
 80077aa:	e002      	b.n	80077b2 <USBD_CDC_Setup+0x19e>
          break;
 80077ac:	bf00      	nop
 80077ae:	e008      	b.n	80077c2 <USBD_CDC_Setup+0x1ae>
          break;
 80077b0:	bf00      	nop
      }
      break;
 80077b2:	e006      	b.n	80077c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80077b4:	6839      	ldr	r1, [r7, #0]
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f001 fbdf 	bl	8008f7a <USBD_CtlError>
      ret = USBD_FAIL;
 80077bc:	2303      	movs	r3, #3
 80077be:	75fb      	strb	r3, [r7, #23]
      break;
 80077c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80077c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3718      	adds	r7, #24
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80077de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	32b0      	adds	r2, #176	@ 0xb0
 80077ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d101      	bne.n	80077f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e065      	b.n	80078c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	32b0      	adds	r2, #176	@ 0xb0
 8007800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007804:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007806:	78fb      	ldrb	r3, [r7, #3]
 8007808:	f003 020f 	and.w	r2, r3, #15
 800780c:	6879      	ldr	r1, [r7, #4]
 800780e:	4613      	mov	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4413      	add	r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	440b      	add	r3, r1
 8007818:	3318      	adds	r3, #24
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d02f      	beq.n	8007880 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	f003 020f 	and.w	r2, r3, #15
 8007826:	6879      	ldr	r1, [r7, #4]
 8007828:	4613      	mov	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	440b      	add	r3, r1
 8007832:	3318      	adds	r3, #24
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	78fb      	ldrb	r3, [r7, #3]
 8007838:	f003 010f 	and.w	r1, r3, #15
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	460b      	mov	r3, r1
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	440b      	add	r3, r1
 8007844:	00db      	lsls	r3, r3, #3
 8007846:	4403      	add	r3, r0
 8007848:	3320      	adds	r3, #32
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007850:	fb01 f303 	mul.w	r3, r1, r3
 8007854:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007856:	2b00      	cmp	r3, #0
 8007858:	d112      	bne.n	8007880 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800785a:	78fb      	ldrb	r3, [r7, #3]
 800785c:	f003 020f 	and.w	r2, r3, #15
 8007860:	6879      	ldr	r1, [r7, #4]
 8007862:	4613      	mov	r3, r2
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	4413      	add	r3, r2
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	440b      	add	r3, r1
 800786c:	3318      	adds	r3, #24
 800786e:	2200      	movs	r2, #0
 8007870:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007872:	78f9      	ldrb	r1, [r7, #3]
 8007874:	2300      	movs	r3, #0
 8007876:	2200      	movs	r2, #0
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f002 f955 	bl	8009b28 <USBD_LL_Transmit>
 800787e:	e01f      	b.n	80078c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	2200      	movs	r2, #0
 8007884:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	33b0      	adds	r3, #176	@ 0xb0
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d010      	beq.n	80078c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	33b0      	adds	r3, #176	@ 0xb0
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80078bc:	78fa      	ldrb	r2, [r7, #3]
 80078be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3710      	adds	r7, #16
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b084      	sub	sp, #16
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	460b      	mov	r3, r1
 80078d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	32b0      	adds	r2, #176	@ 0xb0
 80078e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	32b0      	adds	r2, #176	@ 0xb0
 80078f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80078f8:	2303      	movs	r3, #3
 80078fa:	e01a      	b.n	8007932 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80078fc:	78fb      	ldrb	r3, [r7, #3]
 80078fe:	4619      	mov	r1, r3
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f002 f981 	bl	8009c08 <USBD_LL_GetRxDataSize>
 8007906:	4602      	mov	r2, r0
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	33b0      	adds	r3, #176	@ 0xb0
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	4413      	add	r3, r2
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800792c:	4611      	mov	r1, r2
 800792e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b084      	sub	sp, #16
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	32b0      	adds	r2, #176	@ 0xb0
 800794c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007950:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007958:	2303      	movs	r3, #3
 800795a:	e024      	b.n	80079a6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	33b0      	adds	r3, #176	@ 0xb0
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4413      	add	r3, r2
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d019      	beq.n	80079a4 <USBD_CDC_EP0_RxReady+0x6a>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007976:	2bff      	cmp	r3, #255	@ 0xff
 8007978:	d014      	beq.n	80079a4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	33b0      	adds	r3, #176	@ 0xb0
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	4413      	add	r3, r2
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007992:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800799a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	22ff      	movs	r2, #255	@ 0xff
 80079a0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
	...

080079b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b086      	sub	sp, #24
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80079b8:	2182      	movs	r1, #130	@ 0x82
 80079ba:	4818      	ldr	r0, [pc, #96]	@ (8007a1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079bc:	f000 fc7d 	bl	80082ba <USBD_GetEpDesc>
 80079c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80079c2:	2101      	movs	r1, #1
 80079c4:	4815      	ldr	r0, [pc, #84]	@ (8007a1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079c6:	f000 fc78 	bl	80082ba <USBD_GetEpDesc>
 80079ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80079cc:	2181      	movs	r1, #129	@ 0x81
 80079ce:	4813      	ldr	r0, [pc, #76]	@ (8007a1c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079d0:	f000 fc73 	bl	80082ba <USBD_GetEpDesc>
 80079d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	2210      	movs	r2, #16
 80079e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d006      	beq.n	80079f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079f0:	711a      	strb	r2, [r3, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d006      	beq.n	8007a0a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a04:	711a      	strb	r2, [r3, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2243      	movs	r2, #67	@ 0x43
 8007a0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007a10:	4b02      	ldr	r3, [pc, #8]	@ (8007a1c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3718      	adds	r7, #24
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000050 	.word	0x20000050

08007a20 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a28:	2182      	movs	r1, #130	@ 0x82
 8007a2a:	4818      	ldr	r0, [pc, #96]	@ (8007a8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a2c:	f000 fc45 	bl	80082ba <USBD_GetEpDesc>
 8007a30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007a32:	2101      	movs	r1, #1
 8007a34:	4815      	ldr	r0, [pc, #84]	@ (8007a8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a36:	f000 fc40 	bl	80082ba <USBD_GetEpDesc>
 8007a3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a3c:	2181      	movs	r1, #129	@ 0x81
 8007a3e:	4813      	ldr	r0, [pc, #76]	@ (8007a8c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a40:	f000 fc3b 	bl	80082ba <USBD_GetEpDesc>
 8007a44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	2210      	movs	r2, #16
 8007a50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d006      	beq.n	8007a66 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	711a      	strb	r2, [r3, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f042 0202 	orr.w	r2, r2, #2
 8007a64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d006      	beq.n	8007a7a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	711a      	strb	r2, [r3, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f042 0202 	orr.w	r2, r2, #2
 8007a78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2243      	movs	r2, #67	@ 0x43
 8007a7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007a80:	4b02      	ldr	r3, [pc, #8]	@ (8007a8c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3718      	adds	r7, #24
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000050 	.word	0x20000050

08007a90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a98:	2182      	movs	r1, #130	@ 0x82
 8007a9a:	4818      	ldr	r0, [pc, #96]	@ (8007afc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007a9c:	f000 fc0d 	bl	80082ba <USBD_GetEpDesc>
 8007aa0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	4815      	ldr	r0, [pc, #84]	@ (8007afc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007aa6:	f000 fc08 	bl	80082ba <USBD_GetEpDesc>
 8007aaa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007aac:	2181      	movs	r1, #129	@ 0x81
 8007aae:	4813      	ldr	r0, [pc, #76]	@ (8007afc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ab0:	f000 fc03 	bl	80082ba <USBD_GetEpDesc>
 8007ab4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d002      	beq.n	8007ac2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	2210      	movs	r2, #16
 8007ac0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d006      	beq.n	8007ad6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ad0:	711a      	strb	r2, [r3, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d006      	beq.n	8007aea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ae4:	711a      	strb	r2, [r3, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2243      	movs	r2, #67	@ 0x43
 8007aee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007af0:	4b02      	ldr	r3, [pc, #8]	@ (8007afc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	20000050 	.word	0x20000050

08007b00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	220a      	movs	r2, #10
 8007b0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007b0e:	4b03      	ldr	r3, [pc, #12]	@ (8007b1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	2000000c 	.word	0x2000000c

08007b20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d101      	bne.n	8007b34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e009      	b.n	8007b48 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	33b0      	adds	r3, #176	@ 0xb0
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b087      	sub	sp, #28
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	32b0      	adds	r2, #176	@ 0xb0
 8007b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d101      	bne.n	8007b7a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e008      	b.n	8007b8c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	32b0      	adds	r2, #176	@ 0xb0
 8007bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d101      	bne.n	8007bbc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	e004      	b.n	8007bc6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	683a      	ldr	r2, [r7, #0]
 8007bc0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
	...

08007bd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	32b0      	adds	r2, #176	@ 0xb0
 8007be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	32b0      	adds	r2, #176	@ 0xb0
 8007bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d101      	bne.n	8007c02 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e018      	b.n	8007c34 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	7c1b      	ldrb	r3, [r3, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <USBD_CDC_ReceivePacket+0x68>)
 8007c0c:	7819      	ldrb	r1, [r3, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f001 ffbd 	bl	8009b98 <USBD_LL_PrepareReceive>
 8007c1e:	e008      	b.n	8007c32 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007c20:	4b06      	ldr	r3, [pc, #24]	@ (8007c3c <USBD_CDC_ReceivePacket+0x68>)
 8007c22:	7819      	ldrb	r1, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c2a:	2340      	movs	r3, #64	@ 0x40
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f001 ffb3 	bl	8009b98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	20000094 	.word	0x20000094

08007c40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d101      	bne.n	8007c58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e01f      	b.n	8007c98 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d003      	beq.n	8007c7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	79fa      	ldrb	r2, [r7, #7]
 8007c8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f001 fd75 	bl	800977c <USBD_LL_Init>
 8007c92:	4603      	mov	r3, r0
 8007c94:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3718      	adds	r7, #24
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007caa:	2300      	movs	r3, #0
 8007cac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e025      	b.n	8007d04 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	32ae      	adds	r2, #174	@ 0xae
 8007cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00f      	beq.n	8007cf4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	32ae      	adds	r2, #174	@ 0xae
 8007cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce4:	f107 020e 	add.w	r2, r7, #14
 8007ce8:	4610      	mov	r0, r2
 8007cea:	4798      	blx	r3
 8007cec:	4602      	mov	r2, r0
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007cfa:	1c5a      	adds	r2, r3, #1
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007d02:	2300      	movs	r3, #0
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f001 fd93 	bl	8009840 <USBD_LL_Start>
 8007d1a:	4603      	mov	r3, r0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3708      	adds	r7, #8
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007d2c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
 8007d42:	460b      	mov	r3, r1
 8007d44:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d009      	beq.n	8007d68 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	78fa      	ldrb	r2, [r7, #3]
 8007d5e:	4611      	mov	r1, r2
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	4798      	blx	r3
 8007d64:	4603      	mov	r3, r0
 8007d66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b084      	sub	sp, #16
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	78fa      	ldrb	r2, [r7, #3]
 8007d8c:	4611      	mov	r1, r2
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	4798      	blx	r3
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d001      	beq.n	8007d9c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3710      	adds	r7, #16
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b084      	sub	sp, #16
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
 8007dae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007db6:	6839      	ldr	r1, [r7, #0]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f001 f8a4 	bl	8008f06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007dcc:	461a      	mov	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007dda:	f003 031f 	and.w	r3, r3, #31
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d01a      	beq.n	8007e18 <USBD_LL_SetupStage+0x72>
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d822      	bhi.n	8007e2c <USBD_LL_SetupStage+0x86>
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d002      	beq.n	8007df0 <USBD_LL_SetupStage+0x4a>
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d00a      	beq.n	8007e04 <USBD_LL_SetupStage+0x5e>
 8007dee:	e01d      	b.n	8007e2c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007df6:	4619      	mov	r1, r3
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 fad1 	bl	80083a0 <USBD_StdDevReq>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	73fb      	strb	r3, [r7, #15]
      break;
 8007e02:	e020      	b.n	8007e46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fb39 	bl	8008484 <USBD_StdItfReq>
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]
      break;
 8007e16:	e016      	b.n	8007e46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007e1e:	4619      	mov	r1, r3
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f000 fb9b 	bl	800855c <USBD_StdEPReq>
 8007e26:	4603      	mov	r3, r0
 8007e28:	73fb      	strb	r3, [r7, #15]
      break;
 8007e2a:	e00c      	b.n	8007e46 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007e32:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	4619      	mov	r1, r3
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f001 fda6 	bl	800998c <USBD_LL_StallEP>
 8007e40:	4603      	mov	r3, r0
 8007e42:	73fb      	strb	r3, [r7, #15]
      break;
 8007e44:	bf00      	nop
  }

  return ret;
 8007e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b086      	sub	sp, #24
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	460b      	mov	r3, r1
 8007e5a:	607a      	str	r2, [r7, #4]
 8007e5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007e62:	7afb      	ldrb	r3, [r7, #11]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d16e      	bne.n	8007f46 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007e6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007e76:	2b03      	cmp	r3, #3
 8007e78:	f040 8098 	bne.w	8007fac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d913      	bls.n	8007eb0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	689a      	ldr	r2, [r3, #8]
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	1ad2      	subs	r2, r2, r3
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	68da      	ldr	r2, [r3, #12]
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	bf28      	it	cs
 8007ea2:	4613      	movcs	r3, r2
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	6879      	ldr	r1, [r7, #4]
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f001 f92c 	bl	8009106 <USBD_CtlContinueRx>
 8007eae:	e07d      	b.n	8007fac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d014      	beq.n	8007ee8 <USBD_LL_DataOutStage+0x98>
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d81d      	bhi.n	8007efe <USBD_LL_DataOutStage+0xae>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <USBD_LL_DataOutStage+0x7c>
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d003      	beq.n	8007ed2 <USBD_LL_DataOutStage+0x82>
 8007eca:	e018      	b.n	8007efe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	75bb      	strb	r3, [r7, #22]
            break;
 8007ed0:	e018      	b.n	8007f04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	4619      	mov	r1, r3
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 f9d2 	bl	8008286 <USBD_CoreFindIF>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	75bb      	strb	r3, [r7, #22]
            break;
 8007ee6:	e00d      	b.n	8007f04 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 f9d4 	bl	80082a0 <USBD_CoreFindEP>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	75bb      	strb	r3, [r7, #22]
            break;
 8007efc:	e002      	b.n	8007f04 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007efe:	2300      	movs	r3, #0
 8007f00:	75bb      	strb	r3, [r7, #22]
            break;
 8007f02:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007f04:	7dbb      	ldrb	r3, [r7, #22]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d119      	bne.n	8007f3e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	2b03      	cmp	r3, #3
 8007f14:	d113      	bne.n	8007f3e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007f16:	7dba      	ldrb	r2, [r7, #22]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	32ae      	adds	r2, #174	@ 0xae
 8007f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00b      	beq.n	8007f3e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007f26:	7dba      	ldrb	r2, [r7, #22]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007f2e:	7dba      	ldrb	r2, [r7, #22]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	32ae      	adds	r2, #174	@ 0xae
 8007f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f001 f8f2 	bl	8009128 <USBD_CtlSendStatus>
 8007f44:	e032      	b.n	8007fac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007f46:	7afb      	ldrb	r3, [r7, #11]
 8007f48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	4619      	mov	r1, r3
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f000 f9a5 	bl	80082a0 <USBD_CoreFindEP>
 8007f56:	4603      	mov	r3, r0
 8007f58:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f5a:	7dbb      	ldrb	r3, [r7, #22]
 8007f5c:	2bff      	cmp	r3, #255	@ 0xff
 8007f5e:	d025      	beq.n	8007fac <USBD_LL_DataOutStage+0x15c>
 8007f60:	7dbb      	ldrb	r3, [r7, #22]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d122      	bne.n	8007fac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	2b03      	cmp	r3, #3
 8007f70:	d117      	bne.n	8007fa2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007f72:	7dba      	ldrb	r2, [r7, #22]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	32ae      	adds	r2, #174	@ 0xae
 8007f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00f      	beq.n	8007fa2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007f82:	7dba      	ldrb	r2, [r7, #22]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007f8a:	7dba      	ldrb	r2, [r7, #22]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	32ae      	adds	r2, #174	@ 0xae
 8007f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	7afa      	ldrb	r2, [r7, #11]
 8007f98:	4611      	mov	r1, r2
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	4798      	blx	r3
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007fa2:	7dfb      	ldrb	r3, [r7, #23]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d001      	beq.n	8007fac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007fa8:	7dfb      	ldrb	r3, [r7, #23]
 8007faa:	e000      	b.n	8007fae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b086      	sub	sp, #24
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	607a      	str	r2, [r7, #4]
 8007fc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007fc4:	7afb      	ldrb	r3, [r7, #11]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d16f      	bne.n	80080aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	3314      	adds	r3, #20
 8007fce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d15a      	bne.n	8008090 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	689a      	ldr	r2, [r3, #8]
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d914      	bls.n	8008010 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	689a      	ldr	r2, [r3, #8]
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	1ad2      	subs	r2, r2, r3
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f001 f854 	bl	80090aa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008002:	2300      	movs	r3, #0
 8008004:	2200      	movs	r2, #0
 8008006:	2100      	movs	r1, #0
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f001 fdc5 	bl	8009b98 <USBD_LL_PrepareReceive>
 800800e:	e03f      	b.n	8008090 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	429a      	cmp	r2, r3
 800801a:	d11c      	bne.n	8008056 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	685a      	ldr	r2, [r3, #4]
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008024:	429a      	cmp	r2, r3
 8008026:	d316      	bcc.n	8008056 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	685a      	ldr	r2, [r3, #4]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008032:	429a      	cmp	r2, r3
 8008034:	d20f      	bcs.n	8008056 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008036:	2200      	movs	r2, #0
 8008038:	2100      	movs	r1, #0
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f001 f835 	bl	80090aa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008048:	2300      	movs	r3, #0
 800804a:	2200      	movs	r2, #0
 800804c:	2100      	movs	r1, #0
 800804e:	68f8      	ldr	r0, [r7, #12]
 8008050:	f001 fda2 	bl	8009b98 <USBD_LL_PrepareReceive>
 8008054:	e01c      	b.n	8008090 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b03      	cmp	r3, #3
 8008060:	d10f      	bne.n	8008082 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d009      	beq.n	8008082 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008082:	2180      	movs	r1, #128	@ 0x80
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f001 fc81 	bl	800998c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f001 f85f 	bl	800914e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d03a      	beq.n	8008110 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f7ff fe42 	bl	8007d24 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80080a8:	e032      	b.n	8008110 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80080aa:	7afb      	ldrb	r3, [r7, #11]
 80080ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	4619      	mov	r1, r3
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 f8f3 	bl	80082a0 <USBD_CoreFindEP>
 80080ba:	4603      	mov	r3, r0
 80080bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80080be:	7dfb      	ldrb	r3, [r7, #23]
 80080c0:	2bff      	cmp	r3, #255	@ 0xff
 80080c2:	d025      	beq.n	8008110 <USBD_LL_DataInStage+0x15a>
 80080c4:	7dfb      	ldrb	r3, [r7, #23]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d122      	bne.n	8008110 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d11c      	bne.n	8008110 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80080d6:	7dfa      	ldrb	r2, [r7, #23]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	32ae      	adds	r2, #174	@ 0xae
 80080dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d014      	beq.n	8008110 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80080e6:	7dfa      	ldrb	r2, [r7, #23]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80080ee:	7dfa      	ldrb	r2, [r7, #23]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	32ae      	adds	r2, #174	@ 0xae
 80080f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	7afa      	ldrb	r2, [r7, #11]
 80080fc:	4611      	mov	r1, r2
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	4798      	blx	r3
 8008102:	4603      	mov	r3, r0
 8008104:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008106:	7dbb      	ldrb	r3, [r7, #22]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d001      	beq.n	8008110 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800810c:	7dbb      	ldrb	r3, [r7, #22]
 800810e:	e000      	b.n	8008112 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3718      	adds	r7, #24
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}

0800811a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b084      	sub	sp, #16
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008122:	2300      	movs	r3, #0
 8008124:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008152:	2b00      	cmp	r3, #0
 8008154:	d014      	beq.n	8008180 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00e      	beq.n	8008180 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	6852      	ldr	r2, [r2, #4]
 800816e:	b2d2      	uxtb	r2, r2
 8008170:	4611      	mov	r1, r2
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	4798      	blx	r3
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d001      	beq.n	8008180 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800817c:	2303      	movs	r3, #3
 800817e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008180:	2340      	movs	r3, #64	@ 0x40
 8008182:	2200      	movs	r2, #0
 8008184:	2100      	movs	r1, #0
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f001 fb8c 	bl	80098a4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2240      	movs	r2, #64	@ 0x40
 8008198:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800819c:	2340      	movs	r3, #64	@ 0x40
 800819e:	2200      	movs	r2, #0
 80081a0:	2180      	movs	r1, #128	@ 0x80
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f001 fb7e 	bl	80098a4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2240      	movs	r2, #64	@ 0x40
 80081b2:	621a      	str	r2, [r3, #32]

  return ret;
 80081b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80081be:	b480      	push	{r7}
 80081c0:	b083      	sub	sp, #12
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
 80081c6:	460b      	mov	r3, r1
 80081c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	78fa      	ldrb	r2, [r7, #3]
 80081ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	370c      	adds	r7, #12
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr

080081de <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80081de:	b480      	push	{r7}
 80081e0:	b083      	sub	sp, #12
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b04      	cmp	r3, #4
 80081f0:	d006      	beq.n	8008200 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2204      	movs	r2, #4
 8008204:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008216:	b480      	push	{r7}
 8008218:	b083      	sub	sp, #12
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b04      	cmp	r3, #4
 8008228:	d106      	bne.n	8008238 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008230:	b2da      	uxtb	r2, r3
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	370c      	adds	r7, #12
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b082      	sub	sp, #8
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008254:	b2db      	uxtb	r3, r3
 8008256:	2b03      	cmp	r3, #3
 8008258:	d110      	bne.n	800827c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008260:	2b00      	cmp	r3, #0
 8008262:	d00b      	beq.n	800827c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800826a:	69db      	ldr	r3, [r3, #28]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d005      	beq.n	800827c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3708      	adds	r7, #8
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008286:	b480      	push	{r7}
 8008288:	b083      	sub	sp, #12
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
 800828e:	460b      	mov	r3, r1
 8008290:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008292:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008294:	4618      	mov	r0, r3
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80082ac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b086      	sub	sp, #24
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
 80082c2:	460b      	mov	r3, r1
 80082c4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80082ce:	2300      	movs	r3, #0
 80082d0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	885b      	ldrh	r3, [r3, #2]
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	7812      	ldrb	r2, [r2, #0]
 80082dc:	4293      	cmp	r3, r2
 80082de:	d91f      	bls.n	8008320 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80082e6:	e013      	b.n	8008310 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80082e8:	f107 030a 	add.w	r3, r7, #10
 80082ec:	4619      	mov	r1, r3
 80082ee:	6978      	ldr	r0, [r7, #20]
 80082f0:	f000 f81b 	bl	800832a <USBD_GetNextDesc>
 80082f4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	785b      	ldrb	r3, [r3, #1]
 80082fa:	2b05      	cmp	r3, #5
 80082fc:	d108      	bne.n	8008310 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	789b      	ldrb	r3, [r3, #2]
 8008306:	78fa      	ldrb	r2, [r7, #3]
 8008308:	429a      	cmp	r2, r3
 800830a:	d008      	beq.n	800831e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800830c:	2300      	movs	r3, #0
 800830e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	885b      	ldrh	r3, [r3, #2]
 8008314:	b29a      	uxth	r2, r3
 8008316:	897b      	ldrh	r3, [r7, #10]
 8008318:	429a      	cmp	r2, r3
 800831a:	d8e5      	bhi.n	80082e8 <USBD_GetEpDesc+0x2e>
 800831c:	e000      	b.n	8008320 <USBD_GetEpDesc+0x66>
          break;
 800831e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008320:	693b      	ldr	r3, [r7, #16]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800832a:	b480      	push	{r7}
 800832c:	b085      	sub	sp, #20
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	4413      	add	r3, r2
 8008342:	b29a      	uxth	r2, r3
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	461a      	mov	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4413      	add	r3, r2
 8008352:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008354:	68fb      	ldr	r3, [r7, #12]
}
 8008356:	4618      	mov	r0, r3
 8008358:	3714      	adds	r7, #20
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr

08008362 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008362:	b480      	push	{r7}
 8008364:	b087      	sub	sp, #28
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	3301      	adds	r3, #1
 8008378:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008380:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008384:	021b      	lsls	r3, r3, #8
 8008386:	b21a      	sxth	r2, r3
 8008388:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800838c:	4313      	orrs	r3, r2
 800838e:	b21b      	sxth	r3, r3
 8008390:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008392:	89fb      	ldrh	r3, [r7, #14]
}
 8008394:	4618      	mov	r0, r3
 8008396:	371c      	adds	r7, #28
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083b6:	2b40      	cmp	r3, #64	@ 0x40
 80083b8:	d005      	beq.n	80083c6 <USBD_StdDevReq+0x26>
 80083ba:	2b40      	cmp	r3, #64	@ 0x40
 80083bc:	d857      	bhi.n	800846e <USBD_StdDevReq+0xce>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00f      	beq.n	80083e2 <USBD_StdDevReq+0x42>
 80083c2:	2b20      	cmp	r3, #32
 80083c4:	d153      	bne.n	800846e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	32ae      	adds	r2, #174	@ 0xae
 80083d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	6839      	ldr	r1, [r7, #0]
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	4798      	blx	r3
 80083dc:	4603      	mov	r3, r0
 80083de:	73fb      	strb	r3, [r7, #15]
      break;
 80083e0:	e04a      	b.n	8008478 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	785b      	ldrb	r3, [r3, #1]
 80083e6:	2b09      	cmp	r3, #9
 80083e8:	d83b      	bhi.n	8008462 <USBD_StdDevReq+0xc2>
 80083ea:	a201      	add	r2, pc, #4	@ (adr r2, 80083f0 <USBD_StdDevReq+0x50>)
 80083ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f0:	08008445 	.word	0x08008445
 80083f4:	08008459 	.word	0x08008459
 80083f8:	08008463 	.word	0x08008463
 80083fc:	0800844f 	.word	0x0800844f
 8008400:	08008463 	.word	0x08008463
 8008404:	08008423 	.word	0x08008423
 8008408:	08008419 	.word	0x08008419
 800840c:	08008463 	.word	0x08008463
 8008410:	0800843b 	.word	0x0800843b
 8008414:	0800842d 	.word	0x0800842d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008418:	6839      	ldr	r1, [r7, #0]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 fa3c 	bl	8008898 <USBD_GetDescriptor>
          break;
 8008420:	e024      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 fbcb 	bl	8008bc0 <USBD_SetAddress>
          break;
 800842a:	e01f      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800842c:	6839      	ldr	r1, [r7, #0]
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fc0a 	bl	8008c48 <USBD_SetConfig>
 8008434:	4603      	mov	r3, r0
 8008436:	73fb      	strb	r3, [r7, #15]
          break;
 8008438:	e018      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800843a:	6839      	ldr	r1, [r7, #0]
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 fcad 	bl	8008d9c <USBD_GetConfig>
          break;
 8008442:	e013      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008444:	6839      	ldr	r1, [r7, #0]
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fcde 	bl	8008e08 <USBD_GetStatus>
          break;
 800844c:	e00e      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800844e:	6839      	ldr	r1, [r7, #0]
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fd0d 	bl	8008e70 <USBD_SetFeature>
          break;
 8008456:	e009      	b.n	800846c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008458:	6839      	ldr	r1, [r7, #0]
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fd31 	bl	8008ec2 <USBD_ClrFeature>
          break;
 8008460:	e004      	b.n	800846c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008462:	6839      	ldr	r1, [r7, #0]
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 fd88 	bl	8008f7a <USBD_CtlError>
          break;
 800846a:	bf00      	nop
      }
      break;
 800846c:	e004      	b.n	8008478 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800846e:	6839      	ldr	r1, [r7, #0]
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 fd82 	bl	8008f7a <USBD_CtlError>
      break;
 8008476:	bf00      	nop
  }

  return ret;
 8008478:	7bfb      	ldrb	r3, [r7, #15]
}
 800847a:	4618      	mov	r0, r3
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
 8008482:	bf00      	nop

08008484 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800848e:	2300      	movs	r3, #0
 8008490:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800849a:	2b40      	cmp	r3, #64	@ 0x40
 800849c:	d005      	beq.n	80084aa <USBD_StdItfReq+0x26>
 800849e:	2b40      	cmp	r3, #64	@ 0x40
 80084a0:	d852      	bhi.n	8008548 <USBD_StdItfReq+0xc4>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d001      	beq.n	80084aa <USBD_StdItfReq+0x26>
 80084a6:	2b20      	cmp	r3, #32
 80084a8:	d14e      	bne.n	8008548 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	3b01      	subs	r3, #1
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d840      	bhi.n	800853a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	889b      	ldrh	r3, [r3, #4]
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d836      	bhi.n	8008530 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	889b      	ldrh	r3, [r3, #4]
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff fedb 	bl	8008286 <USBD_CoreFindIF>
 80084d0:	4603      	mov	r3, r0
 80084d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	2bff      	cmp	r3, #255	@ 0xff
 80084d8:	d01d      	beq.n	8008516 <USBD_StdItfReq+0x92>
 80084da:	7bbb      	ldrb	r3, [r7, #14]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d11a      	bne.n	8008516 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80084e0:	7bba      	ldrb	r2, [r7, #14]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	32ae      	adds	r2, #174	@ 0xae
 80084e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d00f      	beq.n	8008510 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80084f0:	7bba      	ldrb	r2, [r7, #14]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80084f8:	7bba      	ldrb	r2, [r7, #14]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	32ae      	adds	r2, #174	@ 0xae
 80084fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	4798      	blx	r3
 800850a:	4603      	mov	r3, r0
 800850c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800850e:	e004      	b.n	800851a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008510:	2303      	movs	r3, #3
 8008512:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008514:	e001      	b.n	800851a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008516:	2303      	movs	r3, #3
 8008518:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	88db      	ldrh	r3, [r3, #6]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d110      	bne.n	8008544 <USBD_StdItfReq+0xc0>
 8008522:	7bfb      	ldrb	r3, [r7, #15]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10d      	bne.n	8008544 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 fdfd 	bl	8009128 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800852e:	e009      	b.n	8008544 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008530:	6839      	ldr	r1, [r7, #0]
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fd21 	bl	8008f7a <USBD_CtlError>
          break;
 8008538:	e004      	b.n	8008544 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800853a:	6839      	ldr	r1, [r7, #0]
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 fd1c 	bl	8008f7a <USBD_CtlError>
          break;
 8008542:	e000      	b.n	8008546 <USBD_StdItfReq+0xc2>
          break;
 8008544:	bf00      	nop
      }
      break;
 8008546:	e004      	b.n	8008552 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008548:	6839      	ldr	r1, [r7, #0]
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 fd15 	bl	8008f7a <USBD_CtlError>
      break;
 8008550:	bf00      	nop
  }

  return ret;
 8008552:	7bfb      	ldrb	r3, [r7, #15]
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008566:	2300      	movs	r3, #0
 8008568:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	889b      	ldrh	r3, [r3, #4]
 800856e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008578:	2b40      	cmp	r3, #64	@ 0x40
 800857a:	d007      	beq.n	800858c <USBD_StdEPReq+0x30>
 800857c:	2b40      	cmp	r3, #64	@ 0x40
 800857e:	f200 817f 	bhi.w	8008880 <USBD_StdEPReq+0x324>
 8008582:	2b00      	cmp	r3, #0
 8008584:	d02a      	beq.n	80085dc <USBD_StdEPReq+0x80>
 8008586:	2b20      	cmp	r3, #32
 8008588:	f040 817a 	bne.w	8008880 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800858c:	7bbb      	ldrb	r3, [r7, #14]
 800858e:	4619      	mov	r1, r3
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f7ff fe85 	bl	80082a0 <USBD_CoreFindEP>
 8008596:	4603      	mov	r3, r0
 8008598:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800859a:	7b7b      	ldrb	r3, [r7, #13]
 800859c:	2bff      	cmp	r3, #255	@ 0xff
 800859e:	f000 8174 	beq.w	800888a <USBD_StdEPReq+0x32e>
 80085a2:	7b7b      	ldrb	r3, [r7, #13]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 8170 	bne.w	800888a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80085aa:	7b7a      	ldrb	r2, [r7, #13]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80085b2:	7b7a      	ldrb	r2, [r7, #13]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	32ae      	adds	r2, #174	@ 0xae
 80085b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 8163 	beq.w	800888a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80085c4:	7b7a      	ldrb	r2, [r7, #13]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	32ae      	adds	r2, #174	@ 0xae
 80085ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	6839      	ldr	r1, [r7, #0]
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	4798      	blx	r3
 80085d6:	4603      	mov	r3, r0
 80085d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085da:	e156      	b.n	800888a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	785b      	ldrb	r3, [r3, #1]
 80085e0:	2b03      	cmp	r3, #3
 80085e2:	d008      	beq.n	80085f6 <USBD_StdEPReq+0x9a>
 80085e4:	2b03      	cmp	r3, #3
 80085e6:	f300 8145 	bgt.w	8008874 <USBD_StdEPReq+0x318>
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 809b 	beq.w	8008726 <USBD_StdEPReq+0x1ca>
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d03c      	beq.n	800866e <USBD_StdEPReq+0x112>
 80085f4:	e13e      	b.n	8008874 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d002      	beq.n	8008608 <USBD_StdEPReq+0xac>
 8008602:	2b03      	cmp	r3, #3
 8008604:	d016      	beq.n	8008634 <USBD_StdEPReq+0xd8>
 8008606:	e02c      	b.n	8008662 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008608:	7bbb      	ldrb	r3, [r7, #14]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d00d      	beq.n	800862a <USBD_StdEPReq+0xce>
 800860e:	7bbb      	ldrb	r3, [r7, #14]
 8008610:	2b80      	cmp	r3, #128	@ 0x80
 8008612:	d00a      	beq.n	800862a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008614:	7bbb      	ldrb	r3, [r7, #14]
 8008616:	4619      	mov	r1, r3
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 f9b7 	bl	800998c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800861e:	2180      	movs	r1, #128	@ 0x80
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f001 f9b3 	bl	800998c <USBD_LL_StallEP>
 8008626:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008628:	e020      	b.n	800866c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 fca4 	bl	8008f7a <USBD_CtlError>
              break;
 8008632:	e01b      	b.n	800866c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	885b      	ldrh	r3, [r3, #2]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d10e      	bne.n	800865a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800863c:	7bbb      	ldrb	r3, [r7, #14]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00b      	beq.n	800865a <USBD_StdEPReq+0xfe>
 8008642:	7bbb      	ldrb	r3, [r7, #14]
 8008644:	2b80      	cmp	r3, #128	@ 0x80
 8008646:	d008      	beq.n	800865a <USBD_StdEPReq+0xfe>
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	88db      	ldrh	r3, [r3, #6]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d104      	bne.n	800865a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008650:	7bbb      	ldrb	r3, [r7, #14]
 8008652:	4619      	mov	r1, r3
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f001 f999 	bl	800998c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f000 fd64 	bl	8009128 <USBD_CtlSendStatus>

              break;
 8008660:	e004      	b.n	800866c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008662:	6839      	ldr	r1, [r7, #0]
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 fc88 	bl	8008f7a <USBD_CtlError>
              break;
 800866a:	bf00      	nop
          }
          break;
 800866c:	e107      	b.n	800887e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008674:	b2db      	uxtb	r3, r3
 8008676:	2b02      	cmp	r3, #2
 8008678:	d002      	beq.n	8008680 <USBD_StdEPReq+0x124>
 800867a:	2b03      	cmp	r3, #3
 800867c:	d016      	beq.n	80086ac <USBD_StdEPReq+0x150>
 800867e:	e04b      	b.n	8008718 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008680:	7bbb      	ldrb	r3, [r7, #14]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00d      	beq.n	80086a2 <USBD_StdEPReq+0x146>
 8008686:	7bbb      	ldrb	r3, [r7, #14]
 8008688:	2b80      	cmp	r3, #128	@ 0x80
 800868a:	d00a      	beq.n	80086a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800868c:	7bbb      	ldrb	r3, [r7, #14]
 800868e:	4619      	mov	r1, r3
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f001 f97b 	bl	800998c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008696:	2180      	movs	r1, #128	@ 0x80
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 f977 	bl	800998c <USBD_LL_StallEP>
 800869e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80086a0:	e040      	b.n	8008724 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 fc68 	bl	8008f7a <USBD_CtlError>
              break;
 80086aa:	e03b      	b.n	8008724 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	885b      	ldrh	r3, [r3, #2]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d136      	bne.n	8008722 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80086b4:	7bbb      	ldrb	r3, [r7, #14]
 80086b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d004      	beq.n	80086c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80086be:	7bbb      	ldrb	r3, [r7, #14]
 80086c0:	4619      	mov	r1, r3
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f001 f998 	bl	80099f8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fd2d 	bl	8009128 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff fde4 	bl	80082a0 <USBD_CoreFindEP>
 80086d8:	4603      	mov	r3, r0
 80086da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086dc:	7b7b      	ldrb	r3, [r7, #13]
 80086de:	2bff      	cmp	r3, #255	@ 0xff
 80086e0:	d01f      	beq.n	8008722 <USBD_StdEPReq+0x1c6>
 80086e2:	7b7b      	ldrb	r3, [r7, #13]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d11c      	bne.n	8008722 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80086e8:	7b7a      	ldrb	r2, [r7, #13]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80086f0:	7b7a      	ldrb	r2, [r7, #13]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	32ae      	adds	r2, #174	@ 0xae
 80086f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d010      	beq.n	8008722 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008700:	7b7a      	ldrb	r2, [r7, #13]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	32ae      	adds	r2, #174	@ 0xae
 8008706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	4798      	blx	r3
 8008712:	4603      	mov	r3, r0
 8008714:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008716:	e004      	b.n	8008722 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008718:	6839      	ldr	r1, [r7, #0]
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fc2d 	bl	8008f7a <USBD_CtlError>
              break;
 8008720:	e000      	b.n	8008724 <USBD_StdEPReq+0x1c8>
              break;
 8008722:	bf00      	nop
          }
          break;
 8008724:	e0ab      	b.n	800887e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800872c:	b2db      	uxtb	r3, r3
 800872e:	2b02      	cmp	r3, #2
 8008730:	d002      	beq.n	8008738 <USBD_StdEPReq+0x1dc>
 8008732:	2b03      	cmp	r3, #3
 8008734:	d032      	beq.n	800879c <USBD_StdEPReq+0x240>
 8008736:	e097      	b.n	8008868 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008738:	7bbb      	ldrb	r3, [r7, #14]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <USBD_StdEPReq+0x1f2>
 800873e:	7bbb      	ldrb	r3, [r7, #14]
 8008740:	2b80      	cmp	r3, #128	@ 0x80
 8008742:	d004      	beq.n	800874e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008744:	6839      	ldr	r1, [r7, #0]
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 fc17 	bl	8008f7a <USBD_CtlError>
                break;
 800874c:	e091      	b.n	8008872 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800874e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008752:	2b00      	cmp	r3, #0
 8008754:	da0b      	bge.n	800876e <USBD_StdEPReq+0x212>
 8008756:	7bbb      	ldrb	r3, [r7, #14]
 8008758:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800875c:	4613      	mov	r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	3310      	adds	r3, #16
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	4413      	add	r3, r2
 800876a:	3304      	adds	r3, #4
 800876c:	e00b      	b.n	8008786 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008774:	4613      	mov	r3, r2
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	4413      	add	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	4413      	add	r3, r2
 8008784:	3304      	adds	r3, #4
 8008786:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	2200      	movs	r2, #0
 800878c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2202      	movs	r2, #2
 8008792:	4619      	mov	r1, r3
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 fc6d 	bl	8009074 <USBD_CtlSendData>
              break;
 800879a:	e06a      	b.n	8008872 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800879c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	da11      	bge.n	80087c8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80087a4:	7bbb      	ldrb	r3, [r7, #14]
 80087a6:	f003 020f 	and.w	r2, r3, #15
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4613      	mov	r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	4413      	add	r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	3324      	adds	r3, #36	@ 0x24
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d117      	bne.n	80087ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80087be:	6839      	ldr	r1, [r7, #0]
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fbda 	bl	8008f7a <USBD_CtlError>
                  break;
 80087c6:	e054      	b.n	8008872 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087c8:	7bbb      	ldrb	r3, [r7, #14]
 80087ca:	f003 020f 	and.w	r2, r3, #15
 80087ce:	6879      	ldr	r1, [r7, #4]
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	440b      	add	r3, r1
 80087da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80087de:	881b      	ldrh	r3, [r3, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d104      	bne.n	80087ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80087e4:	6839      	ldr	r1, [r7, #0]
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fbc7 	bl	8008f7a <USBD_CtlError>
                  break;
 80087ec:	e041      	b.n	8008872 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	da0b      	bge.n	800880e <USBD_StdEPReq+0x2b2>
 80087f6:	7bbb      	ldrb	r3, [r7, #14]
 80087f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80087fc:	4613      	mov	r3, r2
 80087fe:	009b      	lsls	r3, r3, #2
 8008800:	4413      	add	r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	3310      	adds	r3, #16
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	4413      	add	r3, r2
 800880a:	3304      	adds	r3, #4
 800880c:	e00b      	b.n	8008826 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800880e:	7bbb      	ldrb	r3, [r7, #14]
 8008810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008814:	4613      	mov	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	4413      	add	r3, r2
 8008824:	3304      	adds	r3, #4
 8008826:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008828:	7bbb      	ldrb	r3, [r7, #14]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d002      	beq.n	8008834 <USBD_StdEPReq+0x2d8>
 800882e:	7bbb      	ldrb	r3, [r7, #14]
 8008830:	2b80      	cmp	r3, #128	@ 0x80
 8008832:	d103      	bne.n	800883c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	2200      	movs	r2, #0
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e00e      	b.n	800885a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800883c:	7bbb      	ldrb	r3, [r7, #14]
 800883e:	4619      	mov	r1, r3
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f001 f90f 	bl	8009a64 <USBD_LL_IsStallEP>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d003      	beq.n	8008854 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2201      	movs	r2, #1
 8008850:	601a      	str	r2, [r3, #0]
 8008852:	e002      	b.n	800885a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2200      	movs	r2, #0
 8008858:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	2202      	movs	r2, #2
 800885e:	4619      	mov	r1, r3
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 fc07 	bl	8009074 <USBD_CtlSendData>
              break;
 8008866:	e004      	b.n	8008872 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008868:	6839      	ldr	r1, [r7, #0]
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fb85 	bl	8008f7a <USBD_CtlError>
              break;
 8008870:	bf00      	nop
          }
          break;
 8008872:	e004      	b.n	800887e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008874:	6839      	ldr	r1, [r7, #0]
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 fb7f 	bl	8008f7a <USBD_CtlError>
          break;
 800887c:	bf00      	nop
      }
      break;
 800887e:	e005      	b.n	800888c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008880:	6839      	ldr	r1, [r7, #0]
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 fb79 	bl	8008f7a <USBD_CtlError>
      break;
 8008888:	e000      	b.n	800888c <USBD_StdEPReq+0x330>
      break;
 800888a:	bf00      	nop
  }

  return ret;
 800888c:	7bfb      	ldrb	r3, [r7, #15]
}
 800888e:	4618      	mov	r0, r3
 8008890:	3710      	adds	r7, #16
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
	...

08008898 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80088a2:	2300      	movs	r3, #0
 80088a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80088a6:	2300      	movs	r3, #0
 80088a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80088aa:	2300      	movs	r3, #0
 80088ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	885b      	ldrh	r3, [r3, #2]
 80088b2:	0a1b      	lsrs	r3, r3, #8
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	3b01      	subs	r3, #1
 80088b8:	2b0e      	cmp	r3, #14
 80088ba:	f200 8152 	bhi.w	8008b62 <USBD_GetDescriptor+0x2ca>
 80088be:	a201      	add	r2, pc, #4	@ (adr r2, 80088c4 <USBD_GetDescriptor+0x2c>)
 80088c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c4:	08008935 	.word	0x08008935
 80088c8:	0800894d 	.word	0x0800894d
 80088cc:	0800898d 	.word	0x0800898d
 80088d0:	08008b63 	.word	0x08008b63
 80088d4:	08008b63 	.word	0x08008b63
 80088d8:	08008b03 	.word	0x08008b03
 80088dc:	08008b2f 	.word	0x08008b2f
 80088e0:	08008b63 	.word	0x08008b63
 80088e4:	08008b63 	.word	0x08008b63
 80088e8:	08008b63 	.word	0x08008b63
 80088ec:	08008b63 	.word	0x08008b63
 80088f0:	08008b63 	.word	0x08008b63
 80088f4:	08008b63 	.word	0x08008b63
 80088f8:	08008b63 	.word	0x08008b63
 80088fc:	08008901 	.word	0x08008901
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008906:	69db      	ldr	r3, [r3, #28]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00b      	beq.n	8008924 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008912:	69db      	ldr	r3, [r3, #28]
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	7c12      	ldrb	r2, [r2, #16]
 8008918:	f107 0108 	add.w	r1, r7, #8
 800891c:	4610      	mov	r0, r2
 800891e:	4798      	blx	r3
 8008920:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008922:	e126      	b.n	8008b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fb27 	bl	8008f7a <USBD_CtlError>
        err++;
 800892c:	7afb      	ldrb	r3, [r7, #11]
 800892e:	3301      	adds	r3, #1
 8008930:	72fb      	strb	r3, [r7, #11]
      break;
 8008932:	e11e      	b.n	8008b72 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	7c12      	ldrb	r2, [r2, #16]
 8008940:	f107 0108 	add.w	r1, r7, #8
 8008944:	4610      	mov	r0, r2
 8008946:	4798      	blx	r3
 8008948:	60f8      	str	r0, [r7, #12]
      break;
 800894a:	e112      	b.n	8008b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	7c1b      	ldrb	r3, [r3, #16]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10d      	bne.n	8008970 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800895a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800895c:	f107 0208 	add.w	r2, r7, #8
 8008960:	4610      	mov	r0, r2
 8008962:	4798      	blx	r3
 8008964:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3301      	adds	r3, #1
 800896a:	2202      	movs	r2, #2
 800896c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800896e:	e100      	b.n	8008b72 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008978:	f107 0208 	add.w	r2, r7, #8
 800897c:	4610      	mov	r0, r2
 800897e:	4798      	blx	r3
 8008980:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	3301      	adds	r3, #1
 8008986:	2202      	movs	r2, #2
 8008988:	701a      	strb	r2, [r3, #0]
      break;
 800898a:	e0f2      	b.n	8008b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	885b      	ldrh	r3, [r3, #2]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b05      	cmp	r3, #5
 8008994:	f200 80ac 	bhi.w	8008af0 <USBD_GetDescriptor+0x258>
 8008998:	a201      	add	r2, pc, #4	@ (adr r2, 80089a0 <USBD_GetDescriptor+0x108>)
 800899a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899e:	bf00      	nop
 80089a0:	080089b9 	.word	0x080089b9
 80089a4:	080089ed 	.word	0x080089ed
 80089a8:	08008a21 	.word	0x08008a21
 80089ac:	08008a55 	.word	0x08008a55
 80089b0:	08008a89 	.word	0x08008a89
 80089b4:	08008abd 	.word	0x08008abd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d00b      	beq.n	80089dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	7c12      	ldrb	r2, [r2, #16]
 80089d0:	f107 0108 	add.w	r1, r7, #8
 80089d4:	4610      	mov	r0, r2
 80089d6:	4798      	blx	r3
 80089d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089da:	e091      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80089dc:	6839      	ldr	r1, [r7, #0]
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 facb 	bl	8008f7a <USBD_CtlError>
            err++;
 80089e4:	7afb      	ldrb	r3, [r7, #11]
 80089e6:	3301      	adds	r3, #1
 80089e8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ea:	e089      	b.n	8008b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00b      	beq.n	8008a10 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	7c12      	ldrb	r2, [r2, #16]
 8008a04:	f107 0108 	add.w	r1, r7, #8
 8008a08:	4610      	mov	r0, r2
 8008a0a:	4798      	blx	r3
 8008a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a0e:	e077      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fab1 	bl	8008f7a <USBD_CtlError>
            err++;
 8008a18:	7afb      	ldrb	r3, [r7, #11]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a1e:	e06f      	b.n	8008b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00b      	beq.n	8008a44 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	7c12      	ldrb	r2, [r2, #16]
 8008a38:	f107 0108 	add.w	r1, r7, #8
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	4798      	blx	r3
 8008a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a42:	e05d      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fa97 	bl	8008f7a <USBD_CtlError>
            err++;
 8008a4c:	7afb      	ldrb	r3, [r7, #11]
 8008a4e:	3301      	adds	r3, #1
 8008a50:	72fb      	strb	r3, [r7, #11]
          break;
 8008a52:	e055      	b.n	8008b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00b      	beq.n	8008a78 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	7c12      	ldrb	r2, [r2, #16]
 8008a6c:	f107 0108 	add.w	r1, r7, #8
 8008a70:	4610      	mov	r0, r2
 8008a72:	4798      	blx	r3
 8008a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a76:	e043      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008a78:	6839      	ldr	r1, [r7, #0]
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 fa7d 	bl	8008f7a <USBD_CtlError>
            err++;
 8008a80:	7afb      	ldrb	r3, [r7, #11]
 8008a82:	3301      	adds	r3, #1
 8008a84:	72fb      	strb	r3, [r7, #11]
          break;
 8008a86:	e03b      	b.n	8008b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00b      	beq.n	8008aac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a9a:	695b      	ldr	r3, [r3, #20]
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	7c12      	ldrb	r2, [r2, #16]
 8008aa0:	f107 0108 	add.w	r1, r7, #8
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	4798      	blx	r3
 8008aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008aaa:	e029      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fa63 	bl	8008f7a <USBD_CtlError>
            err++;
 8008ab4:	7afb      	ldrb	r3, [r7, #11]
 8008ab6:	3301      	adds	r3, #1
 8008ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8008aba:	e021      	b.n	8008b00 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ac2:	699b      	ldr	r3, [r3, #24]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d00b      	beq.n	8008ae0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ace:	699b      	ldr	r3, [r3, #24]
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	7c12      	ldrb	r2, [r2, #16]
 8008ad4:	f107 0108 	add.w	r1, r7, #8
 8008ad8:	4610      	mov	r0, r2
 8008ada:	4798      	blx	r3
 8008adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ade:	e00f      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ae0:	6839      	ldr	r1, [r7, #0]
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fa49 	bl	8008f7a <USBD_CtlError>
            err++;
 8008ae8:	7afb      	ldrb	r3, [r7, #11]
 8008aea:	3301      	adds	r3, #1
 8008aec:	72fb      	strb	r3, [r7, #11]
          break;
 8008aee:	e007      	b.n	8008b00 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008af0:	6839      	ldr	r1, [r7, #0]
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fa41 	bl	8008f7a <USBD_CtlError>
          err++;
 8008af8:	7afb      	ldrb	r3, [r7, #11]
 8008afa:	3301      	adds	r3, #1
 8008afc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008afe:	bf00      	nop
      }
      break;
 8008b00:	e037      	b.n	8008b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	7c1b      	ldrb	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d109      	bne.n	8008b1e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b12:	f107 0208 	add.w	r2, r7, #8
 8008b16:	4610      	mov	r0, r2
 8008b18:	4798      	blx	r3
 8008b1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b1c:	e029      	b.n	8008b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fa2a 	bl	8008f7a <USBD_CtlError>
        err++;
 8008b26:	7afb      	ldrb	r3, [r7, #11]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	72fb      	strb	r3, [r7, #11]
      break;
 8008b2c:	e021      	b.n	8008b72 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	7c1b      	ldrb	r3, [r3, #16]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d10d      	bne.n	8008b52 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b3e:	f107 0208 	add.w	r2, r7, #8
 8008b42:	4610      	mov	r0, r2
 8008b44:	4798      	blx	r3
 8008b46:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	2207      	movs	r2, #7
 8008b4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b50:	e00f      	b.n	8008b72 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008b52:	6839      	ldr	r1, [r7, #0]
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fa10 	bl	8008f7a <USBD_CtlError>
        err++;
 8008b5a:	7afb      	ldrb	r3, [r7, #11]
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8008b60:	e007      	b.n	8008b72 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008b62:	6839      	ldr	r1, [r7, #0]
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fa08 	bl	8008f7a <USBD_CtlError>
      err++;
 8008b6a:	7afb      	ldrb	r3, [r7, #11]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	72fb      	strb	r3, [r7, #11]
      break;
 8008b70:	bf00      	nop
  }

  if (err != 0U)
 8008b72:	7afb      	ldrb	r3, [r7, #11]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d11e      	bne.n	8008bb6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	88db      	ldrh	r3, [r3, #6]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d016      	beq.n	8008bae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008b80:	893b      	ldrh	r3, [r7, #8]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00e      	beq.n	8008ba4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	88da      	ldrh	r2, [r3, #6]
 8008b8a:	893b      	ldrh	r3, [r7, #8]
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	bf28      	it	cs
 8008b90:	4613      	movcs	r3, r2
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b96:	893b      	ldrh	r3, [r7, #8]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	68f9      	ldr	r1, [r7, #12]
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fa69 	bl	8009074 <USBD_CtlSendData>
 8008ba2:	e009      	b.n	8008bb8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008ba4:	6839      	ldr	r1, [r7, #0]
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f9e7 	bl	8008f7a <USBD_CtlError>
 8008bac:	e004      	b.n	8008bb8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 faba 	bl	8009128 <USBD_CtlSendStatus>
 8008bb4:	e000      	b.n	8008bb8 <USBD_GetDescriptor+0x320>
    return;
 8008bb6:	bf00      	nop
  }
}
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop

08008bc0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	889b      	ldrh	r3, [r3, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d131      	bne.n	8008c36 <USBD_SetAddress+0x76>
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	88db      	ldrh	r3, [r3, #6]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d12d      	bne.n	8008c36 <USBD_SetAddress+0x76>
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	885b      	ldrh	r3, [r3, #2]
 8008bde:	2b7f      	cmp	r3, #127	@ 0x7f
 8008be0:	d829      	bhi.n	8008c36 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	885b      	ldrh	r3, [r3, #2]
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d104      	bne.n	8008c04 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008bfa:	6839      	ldr	r1, [r7, #0]
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 f9bc 	bl	8008f7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c02:	e01d      	b.n	8008c40 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	7bfa      	ldrb	r2, [r7, #15]
 8008c08:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 ff53 	bl	8009abc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fa86 	bl	8009128 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008c1c:	7bfb      	ldrb	r3, [r7, #15]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d004      	beq.n	8008c2c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2202      	movs	r2, #2
 8008c26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c2a:	e009      	b.n	8008c40 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c34:	e004      	b.n	8008c40 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008c36:	6839      	ldr	r1, [r7, #0]
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 f99e 	bl	8008f7a <USBD_CtlError>
  }
}
 8008c3e:	bf00      	nop
 8008c40:	bf00      	nop
 8008c42:	3710      	adds	r7, #16
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	885b      	ldrh	r3, [r3, #2]
 8008c5a:	b2da      	uxtb	r2, r3
 8008c5c:	4b4e      	ldr	r3, [pc, #312]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008c5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c60:	4b4d      	ldr	r3, [pc, #308]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d905      	bls.n	8008c74 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008c68:	6839      	ldr	r1, [r7, #0]
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f985 	bl	8008f7a <USBD_CtlError>
    return USBD_FAIL;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e08c      	b.n	8008d8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d002      	beq.n	8008c86 <USBD_SetConfig+0x3e>
 8008c80:	2b03      	cmp	r3, #3
 8008c82:	d029      	beq.n	8008cd8 <USBD_SetConfig+0x90>
 8008c84:	e075      	b.n	8008d72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008c86:	4b44      	ldr	r3, [pc, #272]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d020      	beq.n	8008cd0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008c8e:	4b42      	ldr	r3, [pc, #264]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c98:	4b3f      	ldr	r3, [pc, #252]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7ff f84b 	bl	8007d3a <USBD_SetClassConfig>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008ca8:	7bfb      	ldrb	r3, [r7, #15]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d008      	beq.n	8008cc0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008cae:	6839      	ldr	r1, [r7, #0]
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f962 	bl	8008f7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2202      	movs	r2, #2
 8008cba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008cbe:	e065      	b.n	8008d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fa31 	bl	8009128 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2203      	movs	r2, #3
 8008cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008cce:	e05d      	b.n	8008d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fa29 	bl	8009128 <USBD_CtlSendStatus>
      break;
 8008cd6:	e059      	b.n	8008d8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d112      	bne.n	8008d06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	461a      	mov	r2, r3
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008cf2:	4b29      	ldr	r3, [pc, #164]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f7ff f83a 	bl	8007d72 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fa12 	bl	8009128 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008d04:	e042      	b.n	8008d8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008d06:	4b24      	ldr	r3, [pc, #144]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d02a      	beq.n	8008d6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff f828 	bl	8007d72 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008d22:	4b1d      	ldr	r3, [pc, #116]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	461a      	mov	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	4619      	mov	r1, r3
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f7ff f801 	bl	8007d3a <USBD_SetClassConfig>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008d3c:	7bfb      	ldrb	r3, [r7, #15]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d00f      	beq.n	8008d62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008d42:	6839      	ldr	r1, [r7, #0]
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f918 	bl	8008f7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	4619      	mov	r1, r3
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f7ff f80d 	bl	8007d72 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2202      	movs	r2, #2
 8008d5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008d60:	e014      	b.n	8008d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 f9e0 	bl	8009128 <USBD_CtlSendStatus>
      break;
 8008d68:	e010      	b.n	8008d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f9dc 	bl	8009128 <USBD_CtlSendStatus>
      break;
 8008d70:	e00c      	b.n	8008d8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008d72:	6839      	ldr	r1, [r7, #0]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 f900 	bl	8008f7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d7a:	4b07      	ldr	r3, [pc, #28]	@ (8008d98 <USBD_SetConfig+0x150>)
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f7fe fff6 	bl	8007d72 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008d86:	2303      	movs	r3, #3
 8008d88:	73fb      	strb	r3, [r7, #15]
      break;
 8008d8a:	bf00      	nop
  }

  return ret;
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	2000039c 	.word	0x2000039c

08008d9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	88db      	ldrh	r3, [r3, #6]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d004      	beq.n	8008db8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008dae:	6839      	ldr	r1, [r7, #0]
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f000 f8e2 	bl	8008f7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008db6:	e023      	b.n	8008e00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	dc02      	bgt.n	8008dca <USBD_GetConfig+0x2e>
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	dc03      	bgt.n	8008dd0 <USBD_GetConfig+0x34>
 8008dc8:	e015      	b.n	8008df6 <USBD_GetConfig+0x5a>
 8008dca:	2b03      	cmp	r3, #3
 8008dcc:	d00b      	beq.n	8008de6 <USBD_GetConfig+0x4a>
 8008dce:	e012      	b.n	8008df6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	3308      	adds	r3, #8
 8008dda:	2201      	movs	r2, #1
 8008ddc:	4619      	mov	r1, r3
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 f948 	bl	8009074 <USBD_CtlSendData>
        break;
 8008de4:	e00c      	b.n	8008e00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	3304      	adds	r3, #4
 8008dea:	2201      	movs	r2, #1
 8008dec:	4619      	mov	r1, r3
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f940 	bl	8009074 <USBD_CtlSendData>
        break;
 8008df4:	e004      	b.n	8008e00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f8be 	bl	8008f7a <USBD_CtlError>
        break;
 8008dfe:	bf00      	nop
}
 8008e00:	bf00      	nop
 8008e02:	3708      	adds	r7, #8
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d81e      	bhi.n	8008e5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	88db      	ldrh	r3, [r3, #6]
 8008e24:	2b02      	cmp	r3, #2
 8008e26:	d004      	beq.n	8008e32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f8a5 	bl	8008f7a <USBD_CtlError>
        break;
 8008e30:	e01a      	b.n	8008e68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2201      	movs	r2, #1
 8008e36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d005      	beq.n	8008e4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	f043 0202 	orr.w	r2, r3, #2
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	330c      	adds	r3, #12
 8008e52:	2202      	movs	r2, #2
 8008e54:	4619      	mov	r1, r3
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f90c 	bl	8009074 <USBD_CtlSendData>
      break;
 8008e5c:	e004      	b.n	8008e68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008e5e:	6839      	ldr	r1, [r7, #0]
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f88a 	bl	8008f7a <USBD_CtlError>
      break;
 8008e66:	bf00      	nop
  }
}
 8008e68:	bf00      	nop
 8008e6a:	3708      	adds	r7, #8
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	885b      	ldrh	r3, [r3, #2]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d107      	bne.n	8008e92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 f94c 	bl	8009128 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008e90:	e013      	b.n	8008eba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	885b      	ldrh	r3, [r3, #2]
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d10b      	bne.n	8008eb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	889b      	ldrh	r3, [r3, #4]
 8008e9e:	0a1b      	lsrs	r3, r3, #8
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	b2da      	uxtb	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 f93c 	bl	8009128 <USBD_CtlSendStatus>
}
 8008eb0:	e003      	b.n	8008eba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008eb2:	6839      	ldr	r1, [r7, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f860 	bl	8008f7a <USBD_CtlError>
}
 8008eba:	bf00      	nop
 8008ebc:	3708      	adds	r7, #8
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b082      	sub	sp, #8
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d80b      	bhi.n	8008ef2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	885b      	ldrh	r3, [r3, #2]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d10c      	bne.n	8008efc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f91c 	bl	8009128 <USBD_CtlSendStatus>
      }
      break;
 8008ef0:	e004      	b.n	8008efc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008ef2:	6839      	ldr	r1, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 f840 	bl	8008f7a <USBD_CtlError>
      break;
 8008efa:	e000      	b.n	8008efe <USBD_ClrFeature+0x3c>
      break;
 8008efc:	bf00      	nop
  }
}
 8008efe:	bf00      	nop
 8008f00:	3708      	adds	r7, #8
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	781a      	ldrb	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	781a      	ldrb	r2, [r3, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008f30:	68f8      	ldr	r0, [r7, #12]
 8008f32:	f7ff fa16 	bl	8008362 <SWAPBYTE>
 8008f36:	4603      	mov	r3, r0
 8008f38:	461a      	mov	r2, r3
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	3301      	adds	r3, #1
 8008f42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	3301      	adds	r3, #1
 8008f48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f7ff fa09 	bl	8008362 <SWAPBYTE>
 8008f50:	4603      	mov	r3, r0
 8008f52:	461a      	mov	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	3301      	adds	r3, #1
 8008f62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008f64:	68f8      	ldr	r0, [r7, #12]
 8008f66:	f7ff f9fc 	bl	8008362 <SWAPBYTE>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	80da      	strh	r2, [r3, #6]
}
 8008f72:	bf00      	nop
 8008f74:	3710      	adds	r7, #16
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}

08008f7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f7a:	b580      	push	{r7, lr}
 8008f7c:	b082      	sub	sp, #8
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
 8008f82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f84:	2180      	movs	r1, #128	@ 0x80
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 fd00 	bl	800998c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fcfc 	bl	800998c <USBD_LL_StallEP>
}
 8008f94:	bf00      	nop
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b086      	sub	sp, #24
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d042      	beq.n	8009038 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008fb6:	6938      	ldr	r0, [r7, #16]
 8008fb8:	f000 f842 	bl	8009040 <USBD_GetLen>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	005b      	lsls	r3, r3, #1
 8008fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fc6:	d808      	bhi.n	8008fda <USBD_GetString+0x3e>
 8008fc8:	6938      	ldr	r0, [r7, #16]
 8008fca:	f000 f839 	bl	8009040 <USBD_GetLen>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	005b      	lsls	r3, r3, #1
 8008fd6:	b29a      	uxth	r2, r3
 8008fd8:	e001      	b.n	8008fde <USBD_GetString+0x42>
 8008fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008fe2:	7dfb      	ldrb	r3, [r7, #23]
 8008fe4:	68ba      	ldr	r2, [r7, #8]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	7812      	ldrb	r2, [r2, #0]
 8008fec:	701a      	strb	r2, [r3, #0]
  idx++;
 8008fee:	7dfb      	ldrb	r3, [r7, #23]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008ff4:	7dfb      	ldrb	r3, [r7, #23]
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	2203      	movs	r2, #3
 8008ffc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ffe:	7dfb      	ldrb	r3, [r7, #23]
 8009000:	3301      	adds	r3, #1
 8009002:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009004:	e013      	b.n	800902e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009006:	7dfb      	ldrb	r3, [r7, #23]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	4413      	add	r3, r2
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	7812      	ldrb	r2, [r2, #0]
 8009010:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	3301      	adds	r3, #1
 8009016:	613b      	str	r3, [r7, #16]
    idx++;
 8009018:	7dfb      	ldrb	r3, [r7, #23]
 800901a:	3301      	adds	r3, #1
 800901c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800901e:	7dfb      	ldrb	r3, [r7, #23]
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	4413      	add	r3, r2
 8009024:	2200      	movs	r2, #0
 8009026:	701a      	strb	r2, [r3, #0]
    idx++;
 8009028:	7dfb      	ldrb	r3, [r7, #23]
 800902a:	3301      	adds	r3, #1
 800902c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e7      	bne.n	8009006 <USBD_GetString+0x6a>
 8009036:	e000      	b.n	800903a <USBD_GetString+0x9e>
    return;
 8009038:	bf00      	nop
  }
}
 800903a:	3718      	adds	r7, #24
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009040:	b480      	push	{r7}
 8009042:	b085      	sub	sp, #20
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009048:	2300      	movs	r3, #0
 800904a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009050:	e005      	b.n	800905e <USBD_GetLen+0x1e>
  {
    len++;
 8009052:	7bfb      	ldrb	r3, [r7, #15]
 8009054:	3301      	adds	r3, #1
 8009056:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	3301      	adds	r3, #1
 800905c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1f5      	bne.n	8009052 <USBD_GetLen+0x12>
  }

  return len;
 8009066:	7bfb      	ldrb	r3, [r7, #15]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2202      	movs	r2, #2
 8009084:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	2100      	movs	r1, #0
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f000 fd44 	bl	8009b28 <USBD_LL_Transmit>

  return USBD_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b084      	sub	sp, #16
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	60f8      	str	r0, [r7, #12]
 80090b2:	60b9      	str	r1, [r7, #8]
 80090b4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68ba      	ldr	r2, [r7, #8]
 80090ba:	2100      	movs	r1, #0
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f000 fd33 	bl	8009b28 <USBD_LL_Transmit>

  return USBD_OK;
 80090c2:	2300      	movs	r3, #0
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3710      	adds	r7, #16
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2203      	movs	r2, #3
 80090dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	687a      	ldr	r2, [r7, #4]
 80090e4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	2100      	movs	r1, #0
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f000 fd4e 	bl	8009b98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090fc:	2300      	movs	r3, #0
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3710      	adds	r7, #16
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}

08009106 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009106:	b580      	push	{r7, lr}
 8009108:	b084      	sub	sp, #16
 800910a:	af00      	add	r7, sp, #0
 800910c:	60f8      	str	r0, [r7, #12]
 800910e:	60b9      	str	r1, [r7, #8]
 8009110:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	2100      	movs	r1, #0
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f000 fd3d 	bl	8009b98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800911e:	2300      	movs	r3, #0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2204      	movs	r2, #4
 8009134:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009138:	2300      	movs	r3, #0
 800913a:	2200      	movs	r2, #0
 800913c:	2100      	movs	r1, #0
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 fcf2 	bl	8009b28 <USBD_LL_Transmit>

  return USBD_OK;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	3708      	adds	r7, #8
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}

0800914e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800914e:	b580      	push	{r7, lr}
 8009150:	b082      	sub	sp, #8
 8009152:	af00      	add	r7, sp, #0
 8009154:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2205      	movs	r2, #5
 800915a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800915e:	2300      	movs	r3, #0
 8009160:	2200      	movs	r2, #0
 8009162:	2100      	movs	r1, #0
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fd17 	bl	8009b98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009178:	2200      	movs	r2, #0
 800917a:	4912      	ldr	r1, [pc, #72]	@ (80091c4 <MX_USB_DEVICE_Init+0x50>)
 800917c:	4812      	ldr	r0, [pc, #72]	@ (80091c8 <MX_USB_DEVICE_Init+0x54>)
 800917e:	f7fe fd5f 	bl	8007c40 <USBD_Init>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009188:	f7f8 f98c 	bl	80014a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800918c:	490f      	ldr	r1, [pc, #60]	@ (80091cc <MX_USB_DEVICE_Init+0x58>)
 800918e:	480e      	ldr	r0, [pc, #56]	@ (80091c8 <MX_USB_DEVICE_Init+0x54>)
 8009190:	f7fe fd86 	bl	8007ca0 <USBD_RegisterClass>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d001      	beq.n	800919e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800919a:	f7f8 f983 	bl	80014a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800919e:	490c      	ldr	r1, [pc, #48]	@ (80091d0 <MX_USB_DEVICE_Init+0x5c>)
 80091a0:	4809      	ldr	r0, [pc, #36]	@ (80091c8 <MX_USB_DEVICE_Init+0x54>)
 80091a2:	f7fe fcbd 	bl	8007b20 <USBD_CDC_RegisterInterface>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d001      	beq.n	80091b0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80091ac:	f7f8 f97a 	bl	80014a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80091b0:	4805      	ldr	r0, [pc, #20]	@ (80091c8 <MX_USB_DEVICE_Init+0x54>)
 80091b2:	f7fe fdab 	bl	8007d0c <USBD_Start>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d001      	beq.n	80091c0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80091bc:	f7f8 f972 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80091c0:	bf00      	nop
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	200000ac 	.word	0x200000ac
 80091c8:	200003a0 	.word	0x200003a0
 80091cc:	20000018 	.word	0x20000018
 80091d0:	20000098 	.word	0x20000098

080091d4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80091d8:	2200      	movs	r2, #0
 80091da:	4905      	ldr	r1, [pc, #20]	@ (80091f0 <CDC_Init_FS+0x1c>)
 80091dc:	4805      	ldr	r0, [pc, #20]	@ (80091f4 <CDC_Init_FS+0x20>)
 80091de:	f7fe fcb9 	bl	8007b54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80091e2:	4905      	ldr	r1, [pc, #20]	@ (80091f8 <CDC_Init_FS+0x24>)
 80091e4:	4803      	ldr	r0, [pc, #12]	@ (80091f4 <CDC_Init_FS+0x20>)
 80091e6:	f7fe fcd7 	bl	8007b98 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80091ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	20000a7c 	.word	0x20000a7c
 80091f4:	200003a0 	.word	0x200003a0
 80091f8:	2000067c 	.word	0x2000067c

080091fc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80091fc:	b480      	push	{r7}
 80091fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009200:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009202:	4618      	mov	r0, r3
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	4603      	mov	r3, r0
 8009214:	6039      	str	r1, [r7, #0]
 8009216:	71fb      	strb	r3, [r7, #7]
 8009218:	4613      	mov	r3, r2
 800921a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	2b23      	cmp	r3, #35	@ 0x23
 8009220:	d84a      	bhi.n	80092b8 <CDC_Control_FS+0xac>
 8009222:	a201      	add	r2, pc, #4	@ (adr r2, 8009228 <CDC_Control_FS+0x1c>)
 8009224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009228:	080092b9 	.word	0x080092b9
 800922c:	080092b9 	.word	0x080092b9
 8009230:	080092b9 	.word	0x080092b9
 8009234:	080092b9 	.word	0x080092b9
 8009238:	080092b9 	.word	0x080092b9
 800923c:	080092b9 	.word	0x080092b9
 8009240:	080092b9 	.word	0x080092b9
 8009244:	080092b9 	.word	0x080092b9
 8009248:	080092b9 	.word	0x080092b9
 800924c:	080092b9 	.word	0x080092b9
 8009250:	080092b9 	.word	0x080092b9
 8009254:	080092b9 	.word	0x080092b9
 8009258:	080092b9 	.word	0x080092b9
 800925c:	080092b9 	.word	0x080092b9
 8009260:	080092b9 	.word	0x080092b9
 8009264:	080092b9 	.word	0x080092b9
 8009268:	080092b9 	.word	0x080092b9
 800926c:	080092b9 	.word	0x080092b9
 8009270:	080092b9 	.word	0x080092b9
 8009274:	080092b9 	.word	0x080092b9
 8009278:	080092b9 	.word	0x080092b9
 800927c:	080092b9 	.word	0x080092b9
 8009280:	080092b9 	.word	0x080092b9
 8009284:	080092b9 	.word	0x080092b9
 8009288:	080092b9 	.word	0x080092b9
 800928c:	080092b9 	.word	0x080092b9
 8009290:	080092b9 	.word	0x080092b9
 8009294:	080092b9 	.word	0x080092b9
 8009298:	080092b9 	.word	0x080092b9
 800929c:	080092b9 	.word	0x080092b9
 80092a0:	080092b9 	.word	0x080092b9
 80092a4:	080092b9 	.word	0x080092b9
 80092a8:	080092b9 	.word	0x080092b9
 80092ac:	080092b9 	.word	0x080092b9
 80092b0:	080092b9 	.word	0x080092b9
 80092b4:	080092b9 	.word	0x080092b9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80092b8:	bf00      	nop
  }

  return (USBD_OK);
 80092ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80092bc:	4618      	mov	r0, r3
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80092d2:	6879      	ldr	r1, [r7, #4]
 80092d4:	4808      	ldr	r0, [pc, #32]	@ (80092f8 <CDC_Receive_FS+0x30>)
 80092d6:	f7fe fc5f 	bl	8007b98 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80092da:	4807      	ldr	r0, [pc, #28]	@ (80092f8 <CDC_Receive_FS+0x30>)
 80092dc:	f7fe fc7a 	bl	8007bd4 <USBD_CDC_ReceivePacket>
  usb_handle_recv(Buf, *Len);
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4619      	mov	r1, r3
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f7f8 fa4e 	bl	8001788 <usb_handle_recv>
  return (USBD_OK);
 80092ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	200003a0 	.word	0x200003a0

080092fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b087      	sub	sp, #28
 8009300:	af00      	add	r7, sp, #0
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	4613      	mov	r3, r2
 8009308:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800930e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009312:	4618      	mov	r0, r3
 8009314:	371c      	adds	r7, #28
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
	...

08009320 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	6039      	str	r1, [r7, #0]
 800932a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	2212      	movs	r2, #18
 8009330:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009332:	4b03      	ldr	r3, [pc, #12]	@ (8009340 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009334:	4618      	mov	r0, r3
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr
 8009340:	200000cc 	.word	0x200000cc

08009344 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	4603      	mov	r3, r0
 800934c:	6039      	str	r1, [r7, #0]
 800934e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	2204      	movs	r2, #4
 8009354:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009356:	4b03      	ldr	r3, [pc, #12]	@ (8009364 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009358:	4618      	mov	r0, r3
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr
 8009364:	200000ec 	.word	0x200000ec

08009368 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	4603      	mov	r3, r0
 8009370:	6039      	str	r1, [r7, #0]
 8009372:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009374:	79fb      	ldrb	r3, [r7, #7]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d105      	bne.n	8009386 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800937a:	683a      	ldr	r2, [r7, #0]
 800937c:	4907      	ldr	r1, [pc, #28]	@ (800939c <USBD_FS_ProductStrDescriptor+0x34>)
 800937e:	4808      	ldr	r0, [pc, #32]	@ (80093a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009380:	f7ff fe0c 	bl	8008f9c <USBD_GetString>
 8009384:	e004      	b.n	8009390 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009386:	683a      	ldr	r2, [r7, #0]
 8009388:	4904      	ldr	r1, [pc, #16]	@ (800939c <USBD_FS_ProductStrDescriptor+0x34>)
 800938a:	4805      	ldr	r0, [pc, #20]	@ (80093a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800938c:	f7ff fe06 	bl	8008f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009390:	4b02      	ldr	r3, [pc, #8]	@ (800939c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009392:	4618      	mov	r0, r3
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	20000e7c 	.word	0x20000e7c
 80093a0:	08009df0 	.word	0x08009df0

080093a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	4603      	mov	r3, r0
 80093ac:	6039      	str	r1, [r7, #0]
 80093ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80093b0:	683a      	ldr	r2, [r7, #0]
 80093b2:	4904      	ldr	r1, [pc, #16]	@ (80093c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80093b4:	4804      	ldr	r0, [pc, #16]	@ (80093c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80093b6:	f7ff fdf1 	bl	8008f9c <USBD_GetString>
  return USBD_StrDesc;
 80093ba:	4b02      	ldr	r3, [pc, #8]	@ (80093c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000e7c 	.word	0x20000e7c
 80093c8:	08009e08 	.word	0x08009e08

080093cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	4603      	mov	r3, r0
 80093d4:	6039      	str	r1, [r7, #0]
 80093d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	221a      	movs	r2, #26
 80093dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80093de:	f000 f855 	bl	800948c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80093e2:	4b02      	ldr	r3, [pc, #8]	@ (80093ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	200000f0 	.word	0x200000f0

080093f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	4603      	mov	r3, r0
 80093f8:	6039      	str	r1, [r7, #0]
 80093fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80093fc:	79fb      	ldrb	r3, [r7, #7]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d105      	bne.n	800940e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	4907      	ldr	r1, [pc, #28]	@ (8009424 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009406:	4808      	ldr	r0, [pc, #32]	@ (8009428 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009408:	f7ff fdc8 	bl	8008f9c <USBD_GetString>
 800940c:	e004      	b.n	8009418 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800940e:	683a      	ldr	r2, [r7, #0]
 8009410:	4904      	ldr	r1, [pc, #16]	@ (8009424 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009412:	4805      	ldr	r0, [pc, #20]	@ (8009428 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009414:	f7ff fdc2 	bl	8008f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009418:	4b02      	ldr	r3, [pc, #8]	@ (8009424 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800941a:	4618      	mov	r0, r3
 800941c:	3708      	adds	r7, #8
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	20000e7c 	.word	0x20000e7c
 8009428:	08009e1c 	.word	0x08009e1c

0800942c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
 8009432:	4603      	mov	r3, r0
 8009434:	6039      	str	r1, [r7, #0]
 8009436:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009438:	79fb      	ldrb	r3, [r7, #7]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d105      	bne.n	800944a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	4907      	ldr	r1, [pc, #28]	@ (8009460 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009442:	4808      	ldr	r0, [pc, #32]	@ (8009464 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009444:	f7ff fdaa 	bl	8008f9c <USBD_GetString>
 8009448:	e004      	b.n	8009454 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800944a:	683a      	ldr	r2, [r7, #0]
 800944c:	4904      	ldr	r1, [pc, #16]	@ (8009460 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800944e:	4805      	ldr	r0, [pc, #20]	@ (8009464 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009450:	f7ff fda4 	bl	8008f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009454:	4b02      	ldr	r3, [pc, #8]	@ (8009460 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009456:	4618      	mov	r0, r3
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20000e7c 	.word	0x20000e7c
 8009464:	08009e28 	.word	0x08009e28

08009468 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
 800946e:	4603      	mov	r3, r0
 8009470:	6039      	str	r1, [r7, #0]
 8009472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	220c      	movs	r2, #12
 8009478:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800947a:	4b03      	ldr	r3, [pc, #12]	@ (8009488 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800947c:	4618      	mov	r0, r3
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	200000e0 	.word	0x200000e0

0800948c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009492:	4b0f      	ldr	r3, [pc, #60]	@ (80094d0 <Get_SerialNum+0x44>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009498:	4b0e      	ldr	r3, [pc, #56]	@ (80094d4 <Get_SerialNum+0x48>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800949e:	4b0e      	ldr	r3, [pc, #56]	@ (80094d8 <Get_SerialNum+0x4c>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80094a4:	68fa      	ldr	r2, [r7, #12]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4413      	add	r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d009      	beq.n	80094c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80094b2:	2208      	movs	r2, #8
 80094b4:	4909      	ldr	r1, [pc, #36]	@ (80094dc <Get_SerialNum+0x50>)
 80094b6:	68f8      	ldr	r0, [r7, #12]
 80094b8:	f000 f814 	bl	80094e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80094bc:	2204      	movs	r2, #4
 80094be:	4908      	ldr	r1, [pc, #32]	@ (80094e0 <Get_SerialNum+0x54>)
 80094c0:	68b8      	ldr	r0, [r7, #8]
 80094c2:	f000 f80f 	bl	80094e4 <IntToUnicode>
  }
}
 80094c6:	bf00      	nop
 80094c8:	3710      	adds	r7, #16
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	1fff7590 	.word	0x1fff7590
 80094d4:	1fff7594 	.word	0x1fff7594
 80094d8:	1fff7598 	.word	0x1fff7598
 80094dc:	200000f2 	.word	0x200000f2
 80094e0:	20000102 	.word	0x20000102

080094e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b087      	sub	sp, #28
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	60b9      	str	r1, [r7, #8]
 80094ee:	4613      	mov	r3, r2
 80094f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80094f2:	2300      	movs	r3, #0
 80094f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80094f6:	2300      	movs	r3, #0
 80094f8:	75fb      	strb	r3, [r7, #23]
 80094fa:	e027      	b.n	800954c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	0f1b      	lsrs	r3, r3, #28
 8009500:	2b09      	cmp	r3, #9
 8009502:	d80b      	bhi.n	800951c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	0f1b      	lsrs	r3, r3, #28
 8009508:	b2da      	uxtb	r2, r3
 800950a:	7dfb      	ldrb	r3, [r7, #23]
 800950c:	005b      	lsls	r3, r3, #1
 800950e:	4619      	mov	r1, r3
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	440b      	add	r3, r1
 8009514:	3230      	adds	r2, #48	@ 0x30
 8009516:	b2d2      	uxtb	r2, r2
 8009518:	701a      	strb	r2, [r3, #0]
 800951a:	e00a      	b.n	8009532 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	0f1b      	lsrs	r3, r3, #28
 8009520:	b2da      	uxtb	r2, r3
 8009522:	7dfb      	ldrb	r3, [r7, #23]
 8009524:	005b      	lsls	r3, r3, #1
 8009526:	4619      	mov	r1, r3
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	440b      	add	r3, r1
 800952c:	3237      	adds	r2, #55	@ 0x37
 800952e:	b2d2      	uxtb	r2, r2
 8009530:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009538:	7dfb      	ldrb	r3, [r7, #23]
 800953a:	005b      	lsls	r3, r3, #1
 800953c:	3301      	adds	r3, #1
 800953e:	68ba      	ldr	r2, [r7, #8]
 8009540:	4413      	add	r3, r2
 8009542:	2200      	movs	r2, #0
 8009544:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009546:	7dfb      	ldrb	r3, [r7, #23]
 8009548:	3301      	adds	r3, #1
 800954a:	75fb      	strb	r3, [r7, #23]
 800954c:	7dfa      	ldrb	r2, [r7, #23]
 800954e:	79fb      	ldrb	r3, [r7, #7]
 8009550:	429a      	cmp	r2, r3
 8009552:	d3d3      	bcc.n	80094fc <IntToUnicode+0x18>
  }
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	371c      	adds	r7, #28
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
	...

08009564 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b096      	sub	sp, #88	@ 0x58
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800956c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8009570:	2200      	movs	r2, #0
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	605a      	str	r2, [r3, #4]
 8009576:	609a      	str	r2, [r3, #8]
 8009578:	60da      	str	r2, [r3, #12]
 800957a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800957c:	f107 0310 	add.w	r3, r7, #16
 8009580:	2234      	movs	r2, #52	@ 0x34
 8009582:	2100      	movs	r1, #0
 8009584:	4618      	mov	r0, r3
 8009586:	f000 fba7 	bl	8009cd8 <memset>
  if(pcdHandle->Instance==USB)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a24      	ldr	r2, [pc, #144]	@ (8009620 <HAL_PCD_MspInit+0xbc>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d141      	bne.n	8009618 <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009594:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009598:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 800959a:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800959e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80095a0:	f107 0310 	add.w	r3, r7, #16
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7fb fe5f 	bl	8005268 <HAL_RCCEx_PeriphCLKConfig>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d001      	beq.n	80095b4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80095b0:	f7f7 ff78 	bl	80014a4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80095b4:	4b1b      	ldr	r3, [pc, #108]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095ba:	f043 0301 	orr.w	r3, r3, #1
 80095be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80095c0:	4b18      	ldr	r3, [pc, #96]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095c4:	f003 0301 	and.w	r3, r3, #1
 80095c8:	60fb      	str	r3, [r7, #12]
 80095ca:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80095cc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80095d0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095d2:	2302      	movs	r3, #2
 80095d4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095d6:	2300      	movs	r3, #0
 80095d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80095da:	2303      	movs	r3, #3
 80095dc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 80095de:	230a      	movs	r3, #10
 80095e0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80095e6:	4619      	mov	r1, r3
 80095e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80095ec:	f7f8 faca 	bl	8001b84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80095f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f4:	4a0b      	ldr	r2, [pc, #44]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80095fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80095fc:	4b09      	ldr	r3, [pc, #36]	@ (8009624 <HAL_PCD_MspInit+0xc0>)
 80095fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009600:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009604:	60bb      	str	r3, [r7, #8]
 8009606:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8009608:	2200      	movs	r2, #0
 800960a:	2100      	movs	r1, #0
 800960c:	2043      	movs	r0, #67	@ 0x43
 800960e:	f7f8 fa82 	bl	8001b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8009612:	2043      	movs	r0, #67	@ 0x43
 8009614:	f7f8 fa9b 	bl	8001b4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009618:	bf00      	nop
 800961a:	3758      	adds	r7, #88	@ 0x58
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	40006800 	.word	0x40006800
 8009624:	40021000 	.word	0x40021000

08009628 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800963c:	4619      	mov	r1, r3
 800963e:	4610      	mov	r0, r2
 8009640:	f7fe fbb1 	bl	8007da6 <USBD_LL_SetupStage>
}
 8009644:	bf00      	nop
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 800965e:	78fa      	ldrb	r2, [r7, #3]
 8009660:	6879      	ldr	r1, [r7, #4]
 8009662:	4613      	mov	r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	4413      	add	r3, r2
 8009668:	00db      	lsls	r3, r3, #3
 800966a:	440b      	add	r3, r1
 800966c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	78fb      	ldrb	r3, [r7, #3]
 8009674:	4619      	mov	r1, r3
 8009676:	f7fe fbeb 	bl	8007e50 <USBD_LL_DataOutStage>
}
 800967a:	bf00      	nop
 800967c:	3708      	adds	r7, #8
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b082      	sub	sp, #8
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
 800968a:	460b      	mov	r3, r1
 800968c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8009694:	78fa      	ldrb	r2, [r7, #3]
 8009696:	6879      	ldr	r1, [r7, #4]
 8009698:	4613      	mov	r3, r2
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	4413      	add	r3, r2
 800969e:	00db      	lsls	r3, r3, #3
 80096a0:	440b      	add	r3, r1
 80096a2:	3324      	adds	r3, #36	@ 0x24
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	78fb      	ldrb	r3, [r7, #3]
 80096a8:	4619      	mov	r1, r3
 80096aa:	f7fe fc84 	bl	8007fb6 <USBD_LL_DataInStage>
}
 80096ae:	bf00      	nop
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b082      	sub	sp, #8
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7fe fdbe 	bl	8008246 <USBD_LL_SOF>
}
 80096ca:	bf00      	nop
 80096cc:	3708      	adds	r7, #8
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}

080096d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096d2:	b580      	push	{r7, lr}
 80096d4:	b084      	sub	sp, #16
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80096da:	2301      	movs	r3, #1
 80096dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	799b      	ldrb	r3, [r3, #6]
 80096e2:	2b02      	cmp	r3, #2
 80096e4:	d001      	beq.n	80096ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80096e6:	f7f7 fedd 	bl	80014a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80096f0:	7bfa      	ldrb	r2, [r7, #15]
 80096f2:	4611      	mov	r1, r2
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe fd62 	bl	80081be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8009700:	4618      	mov	r0, r3
 8009702:	f7fe fd0a 	bl	800811a <USBD_LL_Reset>
}
 8009706:	bf00      	nop
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
	...

08009710 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800971e:	4618      	mov	r0, r3
 8009720:	f7fe fd5d 	bl	80081de <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	7a9b      	ldrb	r3, [r3, #10]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d005      	beq.n	8009738 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800972c:	4b04      	ldr	r3, [pc, #16]	@ (8009740 <HAL_PCD_SuspendCallback+0x30>)
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	4a03      	ldr	r2, [pc, #12]	@ (8009740 <HAL_PCD_SuspendCallback+0x30>)
 8009732:	f043 0306 	orr.w	r3, r3, #6
 8009736:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009738:	bf00      	nop
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}
 8009740:	e000ed00 	.word	0xe000ed00

08009744 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b082      	sub	sp, #8
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	7a9b      	ldrb	r3, [r3, #10]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d007      	beq.n	8009764 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009754:	4b08      	ldr	r3, [pc, #32]	@ (8009778 <HAL_PCD_ResumeCallback+0x34>)
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	4a07      	ldr	r2, [pc, #28]	@ (8009778 <HAL_PCD_ResumeCallback+0x34>)
 800975a:	f023 0306 	bic.w	r3, r3, #6
 800975e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009760:	f000 fab4 	bl	8009ccc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800976a:	4618      	mov	r0, r3
 800976c:	f7fe fd53 	bl	8008216 <USBD_LL_Resume>
}
 8009770:	bf00      	nop
 8009772:	3708      	adds	r7, #8
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	e000ed00 	.word	0xe000ed00

0800977c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8009784:	f7fa ff12 	bl	80045ac <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009788:	4a2b      	ldr	r2, [pc, #172]	@ (8009838 <USBD_LL_Init+0xbc>)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a29      	ldr	r2, [pc, #164]	@ (8009838 <USBD_LL_Init+0xbc>)
 8009794:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 8009798:	4b27      	ldr	r3, [pc, #156]	@ (8009838 <USBD_LL_Init+0xbc>)
 800979a:	4a28      	ldr	r2, [pc, #160]	@ (800983c <USBD_LL_Init+0xc0>)
 800979c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800979e:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097a0:	2208      	movs	r2, #8
 80097a2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80097a4:	4b24      	ldr	r3, [pc, #144]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097a6:	2202      	movs	r2, #2
 80097a8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80097aa:	4b23      	ldr	r3, [pc, #140]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097ac:	2202      	movs	r2, #2
 80097ae:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80097b0:	4b21      	ldr	r3, [pc, #132]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80097b6:	4b20      	ldr	r3, [pc, #128]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80097bc:	4b1e      	ldr	r3, [pc, #120]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097be:	2200      	movs	r2, #0
 80097c0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80097c2:	4b1d      	ldr	r3, [pc, #116]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097c4:	2200      	movs	r2, #0
 80097c6:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80097c8:	481b      	ldr	r0, [pc, #108]	@ (8009838 <USBD_LL_Init+0xbc>)
 80097ca:	f7f9 f94c 	bl	8002a66 <HAL_PCD_Init>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 80097d4:	f7f7 fe66 	bl	80014a4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097de:	2318      	movs	r3, #24
 80097e0:	2200      	movs	r2, #0
 80097e2:	2100      	movs	r1, #0
 80097e4:	f7fa fe10 	bl	8004408 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097ee:	2358      	movs	r3, #88	@ 0x58
 80097f0:	2200      	movs	r2, #0
 80097f2:	2180      	movs	r1, #128	@ 0x80
 80097f4:	f7fa fe08 	bl	8004408 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097fe:	23c0      	movs	r3, #192	@ 0xc0
 8009800:	2200      	movs	r2, #0
 8009802:	2181      	movs	r1, #129	@ 0x81
 8009804:	f7fa fe00 	bl	8004408 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800980e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009812:	2200      	movs	r2, #0
 8009814:	2101      	movs	r1, #1
 8009816:	f7fa fdf7 	bl	8004408 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009820:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009824:	2200      	movs	r2, #0
 8009826:	2182      	movs	r1, #130	@ 0x82
 8009828:	f7fa fdee 	bl	8004408 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800982c:	2300      	movs	r3, #0
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	2000107c 	.word	0x2000107c
 800983c:	40006800 	.word	0x40006800

08009840 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009856:	4618      	mov	r0, r3
 8009858:	f7f9 fa02 	bl	8002c60 <HAL_PCD_Start>
 800985c:	4603      	mov	r3, r0
 800985e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	2b03      	cmp	r3, #3
 8009864:	d816      	bhi.n	8009894 <USBD_LL_Start+0x54>
 8009866:	a201      	add	r2, pc, #4	@ (adr r2, 800986c <USBD_LL_Start+0x2c>)
 8009868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800986c:	0800987d 	.word	0x0800987d
 8009870:	08009883 	.word	0x08009883
 8009874:	08009889 	.word	0x08009889
 8009878:	0800988f 	.word	0x0800988f
    case HAL_OK :
      usb_status = USBD_OK;
 800987c:	2300      	movs	r3, #0
 800987e:	73fb      	strb	r3, [r7, #15]
    break;
 8009880:	e00b      	b.n	800989a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009882:	2303      	movs	r3, #3
 8009884:	73fb      	strb	r3, [r7, #15]
    break;
 8009886:	e008      	b.n	800989a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009888:	2301      	movs	r3, #1
 800988a:	73fb      	strb	r3, [r7, #15]
    break;
 800988c:	e005      	b.n	800989a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800988e:	2303      	movs	r3, #3
 8009890:	73fb      	strb	r3, [r7, #15]
    break;
 8009892:	e002      	b.n	800989a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8009894:	2303      	movs	r3, #3
 8009896:	73fb      	strb	r3, [r7, #15]
    break;
 8009898:	bf00      	nop
  }
  return usb_status;
 800989a:	7bfb      	ldrb	r3, [r7, #15]
}
 800989c:	4618      	mov	r0, r3
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	4608      	mov	r0, r1
 80098ae:	4611      	mov	r1, r2
 80098b0:	461a      	mov	r2, r3
 80098b2:	4603      	mov	r3, r0
 80098b4:	70fb      	strb	r3, [r7, #3]
 80098b6:	460b      	mov	r3, r1
 80098b8:	70bb      	strb	r3, [r7, #2]
 80098ba:	4613      	mov	r3, r2
 80098bc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098be:	2300      	movs	r3, #0
 80098c0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80098cc:	78bb      	ldrb	r3, [r7, #2]
 80098ce:	883a      	ldrh	r2, [r7, #0]
 80098d0:	78f9      	ldrb	r1, [r7, #3]
 80098d2:	f7f9 fb32 	bl	8002f3a <HAL_PCD_EP_Open>
 80098d6:	4603      	mov	r3, r0
 80098d8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80098da:	7bbb      	ldrb	r3, [r7, #14]
 80098dc:	2b03      	cmp	r3, #3
 80098de:	d817      	bhi.n	8009910 <USBD_LL_OpenEP+0x6c>
 80098e0:	a201      	add	r2, pc, #4	@ (adr r2, 80098e8 <USBD_LL_OpenEP+0x44>)
 80098e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e6:	bf00      	nop
 80098e8:	080098f9 	.word	0x080098f9
 80098ec:	080098ff 	.word	0x080098ff
 80098f0:	08009905 	.word	0x08009905
 80098f4:	0800990b 	.word	0x0800990b
    case HAL_OK :
      usb_status = USBD_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	73fb      	strb	r3, [r7, #15]
    break;
 80098fc:	e00b      	b.n	8009916 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80098fe:	2303      	movs	r3, #3
 8009900:	73fb      	strb	r3, [r7, #15]
    break;
 8009902:	e008      	b.n	8009916 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009904:	2301      	movs	r3, #1
 8009906:	73fb      	strb	r3, [r7, #15]
    break;
 8009908:	e005      	b.n	8009916 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800990a:	2303      	movs	r3, #3
 800990c:	73fb      	strb	r3, [r7, #15]
    break;
 800990e:	e002      	b.n	8009916 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8009910:	2303      	movs	r3, #3
 8009912:	73fb      	strb	r3, [r7, #15]
    break;
 8009914:	bf00      	nop
  }
  return usb_status;
 8009916:	7bfb      	ldrb	r3, [r7, #15]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3710      	adds	r7, #16
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	460b      	mov	r3, r1
 800992a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800992c:	2300      	movs	r3, #0
 800992e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009930:	2300      	movs	r3, #0
 8009932:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800993a:	78fa      	ldrb	r2, [r7, #3]
 800993c:	4611      	mov	r1, r2
 800993e:	4618      	mov	r0, r3
 8009940:	f7f9 fb5a 	bl	8002ff8 <HAL_PCD_EP_Close>
 8009944:	4603      	mov	r3, r0
 8009946:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009948:	7bbb      	ldrb	r3, [r7, #14]
 800994a:	2b03      	cmp	r3, #3
 800994c:	d816      	bhi.n	800997c <USBD_LL_CloseEP+0x5c>
 800994e:	a201      	add	r2, pc, #4	@ (adr r2, 8009954 <USBD_LL_CloseEP+0x34>)
 8009950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009954:	08009965 	.word	0x08009965
 8009958:	0800996b 	.word	0x0800996b
 800995c:	08009971 	.word	0x08009971
 8009960:	08009977 	.word	0x08009977
    case HAL_OK :
      usb_status = USBD_OK;
 8009964:	2300      	movs	r3, #0
 8009966:	73fb      	strb	r3, [r7, #15]
    break;
 8009968:	e00b      	b.n	8009982 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800996a:	2303      	movs	r3, #3
 800996c:	73fb      	strb	r3, [r7, #15]
    break;
 800996e:	e008      	b.n	8009982 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009970:	2301      	movs	r3, #1
 8009972:	73fb      	strb	r3, [r7, #15]
    break;
 8009974:	e005      	b.n	8009982 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009976:	2303      	movs	r3, #3
 8009978:	73fb      	strb	r3, [r7, #15]
    break;
 800997a:	e002      	b.n	8009982 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800997c:	2303      	movs	r3, #3
 800997e:	73fb      	strb	r3, [r7, #15]
    break;
 8009980:	bf00      	nop
  }
  return usb_status;
 8009982:	7bfb      	ldrb	r3, [r7, #15]
}
 8009984:	4618      	mov	r0, r3
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b084      	sub	sp, #16
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	460b      	mov	r3, r1
 8009996:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009998:	2300      	movs	r3, #0
 800999a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800999c:	2300      	movs	r3, #0
 800999e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099a6:	78fa      	ldrb	r2, [r7, #3]
 80099a8:	4611      	mov	r1, r2
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7f9 fbec 	bl	8003188 <HAL_PCD_EP_SetStall>
 80099b0:	4603      	mov	r3, r0
 80099b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80099b4:	7bbb      	ldrb	r3, [r7, #14]
 80099b6:	2b03      	cmp	r3, #3
 80099b8:	d816      	bhi.n	80099e8 <USBD_LL_StallEP+0x5c>
 80099ba:	a201      	add	r2, pc, #4	@ (adr r2, 80099c0 <USBD_LL_StallEP+0x34>)
 80099bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c0:	080099d1 	.word	0x080099d1
 80099c4:	080099d7 	.word	0x080099d7
 80099c8:	080099dd 	.word	0x080099dd
 80099cc:	080099e3 	.word	0x080099e3
    case HAL_OK :
      usb_status = USBD_OK;
 80099d0:	2300      	movs	r3, #0
 80099d2:	73fb      	strb	r3, [r7, #15]
    break;
 80099d4:	e00b      	b.n	80099ee <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099d6:	2303      	movs	r3, #3
 80099d8:	73fb      	strb	r3, [r7, #15]
    break;
 80099da:	e008      	b.n	80099ee <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099dc:	2301      	movs	r3, #1
 80099de:	73fb      	strb	r3, [r7, #15]
    break;
 80099e0:	e005      	b.n	80099ee <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099e2:	2303      	movs	r3, #3
 80099e4:	73fb      	strb	r3, [r7, #15]
    break;
 80099e6:	e002      	b.n	80099ee <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80099e8:	2303      	movs	r3, #3
 80099ea:	73fb      	strb	r3, [r7, #15]
    break;
 80099ec:	bf00      	nop
  }
  return usb_status;
 80099ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	460b      	mov	r3, r1
 8009a02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a04:	2300      	movs	r3, #0
 8009a06:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a12:	78fa      	ldrb	r2, [r7, #3]
 8009a14:	4611      	mov	r1, r2
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7f9 fc16 	bl	8003248 <HAL_PCD_EP_ClrStall>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009a20:	7bbb      	ldrb	r3, [r7, #14]
 8009a22:	2b03      	cmp	r3, #3
 8009a24:	d816      	bhi.n	8009a54 <USBD_LL_ClearStallEP+0x5c>
 8009a26:	a201      	add	r2, pc, #4	@ (adr r2, 8009a2c <USBD_LL_ClearStallEP+0x34>)
 8009a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a2c:	08009a3d 	.word	0x08009a3d
 8009a30:	08009a43 	.word	0x08009a43
 8009a34:	08009a49 	.word	0x08009a49
 8009a38:	08009a4f 	.word	0x08009a4f
    case HAL_OK :
      usb_status = USBD_OK;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a40:	e00b      	b.n	8009a5a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a42:	2303      	movs	r3, #3
 8009a44:	73fb      	strb	r3, [r7, #15]
    break;
 8009a46:	e008      	b.n	8009a5a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	73fb      	strb	r3, [r7, #15]
    break;
 8009a4c:	e005      	b.n	8009a5a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	73fb      	strb	r3, [r7, #15]
    break;
 8009a52:	e002      	b.n	8009a5a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009a54:	2303      	movs	r3, #3
 8009a56:	73fb      	strb	r3, [r7, #15]
    break;
 8009a58:	bf00      	nop
  }
  return usb_status;
 8009a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3710      	adds	r7, #16
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}

08009a64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	460b      	mov	r3, r1
 8009a6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	da0b      	bge.n	8009a98 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a80:	78fb      	ldrb	r3, [r7, #3]
 8009a82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a86:	68f9      	ldr	r1, [r7, #12]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4413      	add	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	440b      	add	r3, r1
 8009a92:	3312      	adds	r3, #18
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	e00b      	b.n	8009ab0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a98:	78fb      	ldrb	r3, [r7, #3]
 8009a9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a9e:	68f9      	ldr	r1, [r7, #12]
 8009aa0:	4613      	mov	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4413      	add	r3, r2
 8009aa6:	00db      	lsls	r3, r3, #3
 8009aa8:	440b      	add	r3, r1
 8009aaa:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8009aae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009acc:	2300      	movs	r3, #0
 8009ace:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ad6:	78fa      	ldrb	r2, [r7, #3]
 8009ad8:	4611      	mov	r1, r2
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7f9 fa09 	bl	8002ef2 <HAL_PCD_SetAddress>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009ae4:	7bbb      	ldrb	r3, [r7, #14]
 8009ae6:	2b03      	cmp	r3, #3
 8009ae8:	d816      	bhi.n	8009b18 <USBD_LL_SetUSBAddress+0x5c>
 8009aea:	a201      	add	r2, pc, #4	@ (adr r2, 8009af0 <USBD_LL_SetUSBAddress+0x34>)
 8009aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af0:	08009b01 	.word	0x08009b01
 8009af4:	08009b07 	.word	0x08009b07
 8009af8:	08009b0d 	.word	0x08009b0d
 8009afc:	08009b13 	.word	0x08009b13
    case HAL_OK :
      usb_status = USBD_OK;
 8009b00:	2300      	movs	r3, #0
 8009b02:	73fb      	strb	r3, [r7, #15]
    break;
 8009b04:	e00b      	b.n	8009b1e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009b06:	2303      	movs	r3, #3
 8009b08:	73fb      	strb	r3, [r7, #15]
    break;
 8009b0a:	e008      	b.n	8009b1e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	73fb      	strb	r3, [r7, #15]
    break;
 8009b10:	e005      	b.n	8009b1e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009b12:	2303      	movs	r3, #3
 8009b14:	73fb      	strb	r3, [r7, #15]
    break;
 8009b16:	e002      	b.n	8009b1e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	73fb      	strb	r3, [r7, #15]
    break;
 8009b1c:	bf00      	nop
  }
  return usb_status;
 8009b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	607a      	str	r2, [r7, #4]
 8009b32:	603b      	str	r3, [r7, #0]
 8009b34:	460b      	mov	r3, r1
 8009b36:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b46:	7af9      	ldrb	r1, [r7, #11]
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	687a      	ldr	r2, [r7, #4]
 8009b4c:	f7f9 fae5 	bl	800311a <HAL_PCD_EP_Transmit>
 8009b50:	4603      	mov	r3, r0
 8009b52:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009b54:	7dbb      	ldrb	r3, [r7, #22]
 8009b56:	2b03      	cmp	r3, #3
 8009b58:	d816      	bhi.n	8009b88 <USBD_LL_Transmit+0x60>
 8009b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b60 <USBD_LL_Transmit+0x38>)
 8009b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b60:	08009b71 	.word	0x08009b71
 8009b64:	08009b77 	.word	0x08009b77
 8009b68:	08009b7d 	.word	0x08009b7d
 8009b6c:	08009b83 	.word	0x08009b83
    case HAL_OK :
      usb_status = USBD_OK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	75fb      	strb	r3, [r7, #23]
    break;
 8009b74:	e00b      	b.n	8009b8e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009b76:	2303      	movs	r3, #3
 8009b78:	75fb      	strb	r3, [r7, #23]
    break;
 8009b7a:	e008      	b.n	8009b8e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	75fb      	strb	r3, [r7, #23]
    break;
 8009b80:	e005      	b.n	8009b8e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009b82:	2303      	movs	r3, #3
 8009b84:	75fb      	strb	r3, [r7, #23]
    break;
 8009b86:	e002      	b.n	8009b8e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	75fb      	strb	r3, [r7, #23]
    break;
 8009b8c:	bf00      	nop
  }
  return usb_status;
 8009b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b086      	sub	sp, #24
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	607a      	str	r2, [r7, #4]
 8009ba2:	603b      	str	r3, [r7, #0]
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bac:	2300      	movs	r3, #0
 8009bae:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009bb6:	7af9      	ldrb	r1, [r7, #11]
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	f7f9 fa64 	bl	8003088 <HAL_PCD_EP_Receive>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009bc4:	7dbb      	ldrb	r3, [r7, #22]
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d816      	bhi.n	8009bf8 <USBD_LL_PrepareReceive+0x60>
 8009bca:	a201      	add	r2, pc, #4	@ (adr r2, 8009bd0 <USBD_LL_PrepareReceive+0x38>)
 8009bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bd0:	08009be1 	.word	0x08009be1
 8009bd4:	08009be7 	.word	0x08009be7
 8009bd8:	08009bed 	.word	0x08009bed
 8009bdc:	08009bf3 	.word	0x08009bf3
    case HAL_OK :
      usb_status = USBD_OK;
 8009be0:	2300      	movs	r3, #0
 8009be2:	75fb      	strb	r3, [r7, #23]
    break;
 8009be4:	e00b      	b.n	8009bfe <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009be6:	2303      	movs	r3, #3
 8009be8:	75fb      	strb	r3, [r7, #23]
    break;
 8009bea:	e008      	b.n	8009bfe <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009bec:	2301      	movs	r3, #1
 8009bee:	75fb      	strb	r3, [r7, #23]
    break;
 8009bf0:	e005      	b.n	8009bfe <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	75fb      	strb	r3, [r7, #23]
    break;
 8009bf6:	e002      	b.n	8009bfe <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8009bf8:	2303      	movs	r3, #3
 8009bfa:	75fb      	strb	r3, [r7, #23]
    break;
 8009bfc:	bf00      	nop
  }
  return usb_status;
 8009bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3718      	adds	r7, #24
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	460b      	mov	r3, r1
 8009c12:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c1a:	78fa      	ldrb	r2, [r7, #3]
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7f9 fa63 	bl	80030ea <HAL_PCD_EP_GetRxCount>
 8009c24:	4603      	mov	r3, r0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
	...

08009c30 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	460b      	mov	r3, r1
 8009c3a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009c3c:	78fb      	ldrb	r3, [r7, #3]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d002      	beq.n	8009c48 <HAL_PCDEx_LPM_Callback+0x18>
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d013      	beq.n	8009c6e <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009c46:	e023      	b.n	8009c90 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	7a9b      	ldrb	r3, [r3, #10]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d007      	beq.n	8009c60 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009c50:	f000 f83c 	bl	8009ccc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c54:	4b10      	ldr	r3, [pc, #64]	@ (8009c98 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c56:	691b      	ldr	r3, [r3, #16]
 8009c58:	4a0f      	ldr	r2, [pc, #60]	@ (8009c98 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c5a:	f023 0306 	bic.w	r3, r3, #6
 8009c5e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8009c66:	4618      	mov	r0, r3
 8009c68:	f7fe fad5 	bl	8008216 <USBD_LL_Resume>
    break;
 8009c6c:	e010      	b.n	8009c90 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fe fab2 	bl	80081de <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	7a9b      	ldrb	r3, [r3, #10]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d005      	beq.n	8009c8e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c82:	4b05      	ldr	r3, [pc, #20]	@ (8009c98 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	4a04      	ldr	r2, [pc, #16]	@ (8009c98 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c88:	f043 0306 	orr.w	r3, r3, #6
 8009c8c:	6113      	str	r3, [r2, #16]
    break;
 8009c8e:	bf00      	nop
}
 8009c90:	bf00      	nop
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	e000ed00 	.word	0xe000ed00

08009c9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009ca4:	4b03      	ldr	r3, [pc, #12]	@ (8009cb4 <USBD_static_malloc+0x18>)
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	2000135c 	.word	0x2000135c

08009cb8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]

}
 8009cc0:	bf00      	nop
 8009cc2:	370c      	adds	r7, #12
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009cd0:	f7f7 fad0 	bl	8001274 <SystemClock_Config>
}
 8009cd4:	bf00      	nop
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <memset>:
 8009cd8:	4402      	add	r2, r0
 8009cda:	4603      	mov	r3, r0
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d100      	bne.n	8009ce2 <memset+0xa>
 8009ce0:	4770      	bx	lr
 8009ce2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ce6:	e7f9      	b.n	8009cdc <memset+0x4>

08009ce8 <__libc_init_array>:
 8009ce8:	b570      	push	{r4, r5, r6, lr}
 8009cea:	4d0d      	ldr	r5, [pc, #52]	@ (8009d20 <__libc_init_array+0x38>)
 8009cec:	4c0d      	ldr	r4, [pc, #52]	@ (8009d24 <__libc_init_array+0x3c>)
 8009cee:	1b64      	subs	r4, r4, r5
 8009cf0:	10a4      	asrs	r4, r4, #2
 8009cf2:	2600      	movs	r6, #0
 8009cf4:	42a6      	cmp	r6, r4
 8009cf6:	d109      	bne.n	8009d0c <__libc_init_array+0x24>
 8009cf8:	4d0b      	ldr	r5, [pc, #44]	@ (8009d28 <__libc_init_array+0x40>)
 8009cfa:	4c0c      	ldr	r4, [pc, #48]	@ (8009d2c <__libc_init_array+0x44>)
 8009cfc:	f000 f86c 	bl	8009dd8 <_init>
 8009d00:	1b64      	subs	r4, r4, r5
 8009d02:	10a4      	asrs	r4, r4, #2
 8009d04:	2600      	movs	r6, #0
 8009d06:	42a6      	cmp	r6, r4
 8009d08:	d105      	bne.n	8009d16 <__libc_init_array+0x2e>
 8009d0a:	bd70      	pop	{r4, r5, r6, pc}
 8009d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d10:	4798      	blx	r3
 8009d12:	3601      	adds	r6, #1
 8009d14:	e7ee      	b.n	8009cf4 <__libc_init_array+0xc>
 8009d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d1a:	4798      	blx	r3
 8009d1c:	3601      	adds	r6, #1
 8009d1e:	e7f2      	b.n	8009d06 <__libc_init_array+0x1e>
 8009d20:	08009e78 	.word	0x08009e78
 8009d24:	08009e78 	.word	0x08009e78
 8009d28:	08009e78 	.word	0x08009e78
 8009d2c:	08009e7c 	.word	0x08009e7c

08009d30 <memcpy>:
 8009d30:	440a      	add	r2, r1
 8009d32:	4291      	cmp	r1, r2
 8009d34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009d38:	d100      	bne.n	8009d3c <memcpy+0xc>
 8009d3a:	4770      	bx	lr
 8009d3c:	b510      	push	{r4, lr}
 8009d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d46:	4291      	cmp	r1, r2
 8009d48:	d1f9      	bne.n	8009d3e <memcpy+0xe>
 8009d4a:	bd10      	pop	{r4, pc}

08009d4c <round>:
 8009d4c:	ec51 0b10 	vmov	r0, r1, d0
 8009d50:	b570      	push	{r4, r5, r6, lr}
 8009d52:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8009d56:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8009d5a:	2a13      	cmp	r2, #19
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	4605      	mov	r5, r0
 8009d60:	dc1b      	bgt.n	8009d9a <round+0x4e>
 8009d62:	2a00      	cmp	r2, #0
 8009d64:	da0b      	bge.n	8009d7e <round+0x32>
 8009d66:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8009d6a:	3201      	adds	r2, #1
 8009d6c:	bf04      	itt	eq
 8009d6e:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8009d72:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8009d76:	2200      	movs	r2, #0
 8009d78:	4619      	mov	r1, r3
 8009d7a:	4610      	mov	r0, r2
 8009d7c:	e015      	b.n	8009daa <round+0x5e>
 8009d7e:	4c15      	ldr	r4, [pc, #84]	@ (8009dd4 <round+0x88>)
 8009d80:	4114      	asrs	r4, r2
 8009d82:	ea04 0601 	and.w	r6, r4, r1
 8009d86:	4306      	orrs	r6, r0
 8009d88:	d00f      	beq.n	8009daa <round+0x5e>
 8009d8a:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8009d8e:	fa41 f202 	asr.w	r2, r1, r2
 8009d92:	4413      	add	r3, r2
 8009d94:	ea23 0304 	bic.w	r3, r3, r4
 8009d98:	e7ed      	b.n	8009d76 <round+0x2a>
 8009d9a:	2a33      	cmp	r2, #51	@ 0x33
 8009d9c:	dd08      	ble.n	8009db0 <round+0x64>
 8009d9e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8009da2:	d102      	bne.n	8009daa <round+0x5e>
 8009da4:	4602      	mov	r2, r0
 8009da6:	f7f6 fb43 	bl	8000430 <__adddf3>
 8009daa:	ec41 0b10 	vmov	d0, r0, r1
 8009dae:	bd70      	pop	{r4, r5, r6, pc}
 8009db0:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8009db4:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009db8:	40f4      	lsrs	r4, r6
 8009dba:	4204      	tst	r4, r0
 8009dbc:	d0f5      	beq.n	8009daa <round+0x5e>
 8009dbe:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	408a      	lsls	r2, r1
 8009dc6:	1952      	adds	r2, r2, r5
 8009dc8:	bf28      	it	cs
 8009dca:	3301      	addcs	r3, #1
 8009dcc:	ea22 0204 	bic.w	r2, r2, r4
 8009dd0:	e7d2      	b.n	8009d78 <round+0x2c>
 8009dd2:	bf00      	nop
 8009dd4:	000fffff 	.word	0x000fffff

08009dd8 <_init>:
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	bf00      	nop
 8009ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dde:	bc08      	pop	{r3}
 8009de0:	469e      	mov	lr, r3
 8009de2:	4770      	bx	lr

08009de4 <_fini>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	bf00      	nop
 8009de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dea:	bc08      	pop	{r3}
 8009dec:	469e      	mov	lr, r3
 8009dee:	4770      	bx	lr
