<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_multiplier" family="Cyclone V"
    style="SUPERSET" fixed-name="false" temporary="false">
    <instance version="13.1" decorated-name="alt_dspbuilder_multiplier_GNEIWYOKUR">
        <generic name="DEDICATED_MULTIPLIER_CIRCUITRY" value="YES"/>
        <generic name="PIPELINE" value="0"/>
        <generic name="OUTPUTMSB" value="47"/>
        <generic name="OUTPUTLSB" value="0"/>
        <generic name="SIGNED" value="0"/>
        <generic name="AWIDTH" value="24"/>
        <generic name="BWIDTH" value="24"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="dataa" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="datab" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="result" dir="Output"
            vhdl-type="std_logic_vector(48-1 downto 0)" width="48" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_multiplier_GNEIWYOKUR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sMultAltr.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AltMultConst.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_MultAdd.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_MultAddMF.vhd"/>
    </instance>
    <supersetport name="user_aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="result" dir="Output"
        vhdl-type="std_logic_vector(OutputMsb-OutputLsb+1-1 downto 0)" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="dataa" dir="Input"
        vhdl-type="std_logic_vector(aWidth-1 downto 0)" lowerbound="0"/>
    <supersetport name="datab" dir="Input"
        vhdl-type="std_logic_vector(bWidth-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="DEDICATED_MULTIPLIER_CIRCUITRY"
        default="AUTO" type="STRING"/>
    <parameter-static name="PIPELINE" default="0" type="INTEGER"/>
    <parameter-static name="OUTPUTMSB" default="8" type="INTEGER"/>
    <parameter-static name="OUTPUTLSB" default="0" type="INTEGER"/>
    <parameter-static name="SIGNED" default="0" type="NATURAL"/>
    <parameter-static name="AWIDTH" default="8" type="NATURAL"/>
    <parameter-static name="BWIDTH" default="8" type="NATURAL"/>
</jvgen>
