<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTCR, Counter Control Register</h1><p>The CNTCR characteristics are:</p><h2>Purpose</h2>
          <p>Enables the counter, controls the counter frequency setting, and controls counter behavior during debug.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RW</td></tr></table>
          <p>In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.</p>
        <h2>Configuration</h2><p>
        The power domain of CNTCR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p>
          <p>Some or all fields in this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain. For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM</span>.</p>
        <h2>Attributes</h2>
          <p>CNTCR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10"><a href="#FCREQ">FCREQ</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#HDBG">HDBG</a></td><td class="lr" colspan="1"><a href="#EN">EN</a></td></tr></tbody></table><h4 id="0">
                Bits [31:18]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="FCREQ">FCREQ, bits [17:8]
                  </h4>
              <p>Frequency change request. Indicates the number of the entry in the Frequency modes table to select.</p>
            
              <p>Selecting an unimplemented entry, or an entry that contains 0, has no effect on the counter.</p>
            
              <p>The maximum number of entries in the Frequency modes table is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> up to a maximum of 1004 entries, see <span class="xref">'The Frequency modes table' in Chapter I1 of the ARMv8 ARM</span>. An implementation is only required to implement an FCREQ field that can hold values from 0 to the highest supported Frequency modes table entry. Any unrequired most-significant bits of FCREQ can be implemented as <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [7:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HDBG">HDBG, bit [1]
              </h4>
              <p>Halt-on-debug. Controls whether a Halt-on-debug signal halts the system counter:</p>
            <table class="valuetable"><tr><th>HDBG</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>System counter ignores Halt-on-debug.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Asserted Halt-on-debug signal halts system counter update.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EN">EN, bit [0]
              </h4>
              <p>Enables the counter:</p>
            <table class="valuetable"><tr><th>EN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>System counter disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>System counter enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the CNTCR</h2><p>CNTCR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>Timer</td><td>CNTControlBase</td><td>
          <span class="hexnumber">0x000</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
