

================================================================
== Vivado HLS Report for 'yuv_filter_rgb2yuv'
================================================================
* Date:           Fri Jun 10 18:37:24 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40009|  2457609|  40009|  2457609|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      2|       0|    302|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     82|
|Register         |        -|      -|     275|     24|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     275|    408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------+----------------------------------------+--------------+
    |                  Instance                 |                 Module                 |  Expression  |
    +-------------------------------------------+----------------------------------------+--------------+
    |yuv_filter_mac_muladd_6ns_8ns_9ns_13_1_U3  |yuv_filter_mac_muladd_6ns_8ns_9ns_13_1  | i0 + i1 * i2 |
    |yuv_filter_mac_muladd_7s_8ns_16ns_16_1_U2  |yuv_filter_mac_muladd_7s_8ns_16ns_16_1  | i0 * i1 + i2 |
    |yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U1  |yuv_filter_mac_muladd_8s_8ns_16ns_16_1  | i0 + i1 * i2 |
    |yuv_filter_mul_mul_16ns_16ns_32_1_U0       |yuv_filter_mul_mul_16ns_16ns_32_1       |    i0 * i1   |
    +-------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_27_fu_326_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_31_fu_332_p2               |     *    |      1|  0|   0|           7|           8|
    |indvar_flatten_next_fu_236_p2  |     +    |      0|  0|  32|          32|           1|
    |out_channels_ch1_d0            |     +    |      0|  0|   8|           5|           8|
    |tmp1_fu_390_p2                 |     +    |      0|  0|  11|          16|          16|
    |tmp2_fu_380_p2                 |     +    |      0|  0|  15|          15|          15|
    |tmp4_fu_396_p2                 |     +    |      0|  0|   9|           8|           9|
    |tmp6_fu_457_p2                 |     +    |      0|  0|  11|           8|          16|
    |tmp8_fu_505_p2                 |     +    |      0|  0|  11|           8|          14|
    |tmp_22_fu_303_p2               |     +    |      0|  0|  11|          23|          23|
    |tmp_24_fu_409_p2               |     +    |      0|  0|  11|          16|          16|
    |tmp_29_fu_463_p2               |     +    |      0|  0|  11|          16|          16|
    |tmp_34_fu_515_p2               |     +    |      0|  0|  16|          16|          16|
    |tmp_s_fu_293_p2                |     +    |      0|  0|  11|          23|          23|
    |x_2_fu_242_p2                  |     +    |      0|  0|  16|           1|          16|
    |y_2_fu_309_p2                  |     +    |      0|  0|  16|           1|          16|
    |p_neg_fu_478_p2                |     -    |      0|  0|  13|           1|          13|
    |tmp_28_fu_451_p2               |     -    |      0|  0|  16|          16|          16|
    |tmp_33_fu_499_p2               |     -    |      0|  0|  11|          14|          14|
    |exitcond9_fu_248_p2            |   icmp   |      0|  0|   6|          16|          16|
    |exitcond_flatten_fu_231_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_mid2_v_fu_261_p3           |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_253_p3               |  select  |      0|  0|  16|           1|           1|
    |out_channels_ch2_d0            |    xor   |      0|  0|  10|           8|           9|
    |out_channels_ch3_d0            |    xor   |      0|  0|  10|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      2|  0| 302|         300|         347|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it8   |   1|          2|    1|          2|
    |indvar_flatten_reg_190  |  32|          2|   32|         64|
    |x_phi_fu_205_p4         |  16|          2|   16|         32|
    |x_reg_201               |  16|          2|   16|         32|
    |y_reg_212               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_reg_666                         |   8|   0|    8|          0|
    |G_reg_659                         |   8|   0|    8|          0|
    |R_reg_651                         |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8             |   1|   0|    1|          0|
    |ap_reg_ppstg_G_reg_659_pp0_iter5  |   8|   0|    8|          0|
    |ap_reg_ppstg_R_reg_651_pp0_iter5  |   8|   0|    8|          0|
    |bound_reg_599                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_604          |   1|   0|    1|          0|
    |indvar_flatten_reg_190            |  32|   0|   32|          0|
    |tmp_22_reg_618                    |  23|   0|   23|          0|
    |tmp_24_cast_reg_628               |  23|   0|   64|         41|
    |tmp_25_reg_689                    |   8|   0|    8|          0|
    |tmp_27_reg_679                    |  16|   0|   16|          0|
    |tmp_30_reg_694                    |   8|   0|    8|          0|
    |tmp_31_reg_684                    |  16|   0|   16|          0|
    |tmp_35_cast1_reg_674              |   8|   0|   16|          8|
    |tmp_35_reg_699                    |   8|   0|    8|          0|
    |tmp_mid2_v_reg_613                |  16|   0|   16|          0|
    |x_reg_201                         |  16|   0|   16|          0|
    |y_reg_212                         |  16|   0|   16|          0|
    |exitcond_flatten_reg_604          |   0|   1|    1|          0|
    |tmp_24_cast_reg_628               |   0|  23|   64|         41|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 275|  24|  389|         90|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|out_width                  |  in |   16|   ap_none  |      out_width     |    scalar    |
|out_height                 |  in |   16|   ap_none  |     out_height     |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

