library ieee;
use ieee.std_logic_1164.all;

entity Ram is
	port(
		addr, din: in std_logic_vector(31 downto 0);
		tipo_acc : in std_logic_vector(1 downto 0);
		l_u, we_ram: in std_logic;
		dout : out std_logic_vector(31 downto 0)	
	);
	