git clone --depth 1 --no-tags https://github.com/ltf0501/Computer-Architecture-2020-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/318142450
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/spi_master.git f:/verilog_sva_gh_scraper/data/full_repos/317957125
git clone --depth 1 --no-tags https://github.com/nancyzhe/EC311_Standoff_Project.git f:/verilog_sva_gh_scraper/data/full_repos/320089826
git clone --depth 1 --no-tags https://github.com/tarunsmalviya/ijvm.git f:/verilog_sva_gh_scraper/data/full_repos/320035031
git clone --depth 1 --no-tags https://github.com/EdwinTrejo/AESencryption.git f:/verilog_sva_gh_scraper/data/full_repos/319806515
git clone --depth 1 --no-tags https://github.com/summerr0007/NCUE_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/319654746
git clone --depth 1 --no-tags https://github.com/qthuang/EC311project2020fall.git f:/verilog_sva_gh_scraper/data/full_repos/320158099
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/DLIC_2020.git f:/verilog_sva_gh_scraper/data/full_repos/320180738
git clone --depth 1 --no-tags https://github.com/dcabrera101/Standoff-FPGA-Game.git f:/verilog_sva_gh_scraper/data/full_repos/320165940
git clone --depth 1 --no-tags https://github.com/fpgaProject/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/320167278
git clone --depth 1 --no-tags https://github.com/pgipson/Basys3-Pmod-AD1-DA3-ADC-to-DAC-Signal-Pass-Through.git f:/verilog_sva_gh_scraper/data/full_repos/318963161
git clone --depth 1 --no-tags https://github.com/yichenwang970/EE577B_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/319166257
git clone --depth 1 --no-tags https://github.com/shohata/FPGA-Live-Migrator.git f:/verilog_sva_gh_scraper/data/full_repos/318975043
git clone --depth 1 --no-tags https://github.com/rshiv2/digital-divider.git f:/verilog_sva_gh_scraper/data/full_repos/318401520
git clone --depth 1 --no-tags https://github.com/mobasiolu/Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/318683902
git clone --depth 1 --no-tags https://github.com/jborza/fpga_vga_display.git f:/verilog_sva_gh_scraper/data/full_repos/316903303
git clone --depth 1 --no-tags https://github.com/vanwanTaiwan/SME_parallel.git f:/verilog_sva_gh_scraper/data/full_repos/318095409
git clone --depth 1 --no-tags https://github.com/real-bird-kun/ppmdecoder.git f:/verilog_sva_gh_scraper/data/full_repos/318143552
git clone --depth 1 --no-tags https://github.com/Ivanov9090/CIC.git f:/verilog_sva_gh_scraper/data/full_repos/318465507
git clone --depth 1 --no-tags https://github.com/koonrad/ESL_tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/318594540
git clone --depth 1 --no-tags https://github.com/makharadzemisho/homework5.git f:/verilog_sva_gh_scraper/data/full_repos/321616396
git clone --depth 1 --no-tags https://github.com/eajimenezlo/Neo-Ligth.git f:/verilog_sva_gh_scraper/data/full_repos/320337932
git clone --depth 1 --no-tags https://github.com/gaogaogao666/basy2_60s_counter.git f:/verilog_sva_gh_scraper/data/full_repos/320142852
git clone --depth 1 --no-tags https://github.com/b07902067/pipelined-CPU-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/319868699
git clone --depth 1 --no-tags https://github.com/dvarshney1/4-stage-OoO-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/320463379
git clone --depth 1 --no-tags https://github.com/ZG926/CA_project1.git f:/verilog_sva_gh_scraper/data/full_repos/320498175
git clone --depth 1 --no-tags https://github.com/alexandertran4/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/321074537
git clone --depth 1 --no-tags https://github.com/paiiiii/EC311_FINAL_PROJECT_Piano.git f:/verilog_sva_gh_scraper/data/full_repos/320042111
git clone --depth 1 --no-tags https://github.com/FaazAbidi/FPGA-Tetris-Game.git f:/verilog_sva_gh_scraper/data/full_repos/320020220
git clone --depth 1 --no-tags https://github.com/Calerbucci/midterm2-practice.git f:/verilog_sva_gh_scraper/data/full_repos/321292586
git clone --depth 1 --no-tags https://github.com/shen777/single-cycle-RISC-V-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/317222776
git clone --depth 1 --no-tags https://github.com/makharadzemisho/homework6.git f:/verilog_sva_gh_scraper/data/full_repos/321610839
git clone --depth 1 --no-tags https://github.com/Satyam-Dwivedi-48/Sequential_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/318794106
git clone --depth 1 --no-tags https://github.com/Finnyear/A-good-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/318721164
git clone --depth 1 --no-tags https://github.com/AlbertLin0/riscv_study.git f:/verilog_sva_gh_scraper/data/full_repos/319054799
git clone --depth 1 --no-tags https://github.com/SHINJUNGWOO/Conv_RTL_Model.git f:/verilog_sva_gh_scraper/data/full_repos/319081091
git clone --depth 1 --no-tags https://github.com/iuliivasilev/verilog_chemes.git f:/verilog_sva_gh_scraper/data/full_repos/319027781
git clone --depth 1 --no-tags https://github.com/ThisNicknameIsTaken/SimpleControlUnit.git f:/verilog_sva_gh_scraper/data/full_repos/318292230
git clone --depth 1 --no-tags https://github.com/langalsoumyajit/IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/318544732
git clone --depth 1 --no-tags https://github.com/harleenc16/EC413Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/320989226
git clone --depth 1 --no-tags https://github.com/ppppaidy/Simple-Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/319654419
git clone --depth 1 --no-tags https://github.com/VishvaNavanjana/-8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/320451233
git clone --depth 1 --no-tags https://github.com/Fenteale/Verilog-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/317466840
git clone --depth 1 --no-tags https://github.com/eric42827/IC_Design_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/321640123
git clone --depth 1 --no-tags https://github.com/ne-egor/task_4.git f:/verilog_sva_gh_scraper/data/full_repos/321705094
git clone --depth 1 --no-tags https://github.com/HussamGawish/IBEX-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/317813231
git clone --depth 1 --no-tags https://github.com/rjsilver/APOLLO-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/317282065
git clone --depth 1 --no-tags https://github.com/DiogoBranda/Title_to_be_defined.git f:/verilog_sva_gh_scraper/data/full_repos/317913746
git clone --depth 1 --no-tags https://github.com/bulat242/High-pass-IIR-Filter-5-th-order-.git f:/verilog_sva_gh_scraper/data/full_repos/319015679
git clone --depth 1 --no-tags https://github.com/EC311-ElonMux/Whack_A_Mole.git f:/verilog_sva_gh_scraper/data/full_repos/318850269
git clone --depth 1 --no-tags https://github.com/zyu-c/verilog_elelock.git f:/verilog_sva_gh_scraper/data/full_repos/318686612
git clone --depth 1 --no-tags https://github.com/JatinKhare/mips_isa.git f:/verilog_sva_gh_scraper/data/full_repos/319720174
git clone --depth 1 --no-tags https://github.com/quashef/cache_project.git f:/verilog_sva_gh_scraper/data/full_repos/319942704
git clone --depth 1 --no-tags https://github.com/georgemaxx/modelsim_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/319284544
git clone --depth 1 --no-tags https://github.com/heranhaile/EC-311-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/320119982
git clone --depth 1 --no-tags https://github.com/AbdulkareemAlkhiary/FPGA_VGA_Arcade_Game.git f:/verilog_sva_gh_scraper/data/full_repos/320128232
git clone --depth 1 --no-tags https://github.com/healyyyyyy/Connect-Four.git f:/verilog_sva_gh_scraper/data/full_repos/320306257
git clone --depth 1 --no-tags https://github.com/DHUer/Recition6_begin.git f:/verilog_sva_gh_scraper/data/full_repos/318710908
git clone --depth 1 --no-tags https://github.com/Brucei/LOCK.git f:/verilog_sva_gh_scraper/data/full_repos/318967291
git clone --depth 1 --no-tags https://github.com/deanAirre/RISC_CPU_TA.git f:/verilog_sva_gh_scraper/data/full_repos/319254071
git clone --depth 1 --no-tags https://github.com/screinac/Proyecto-SCAAD.git f:/verilog_sva_gh_scraper/data/full_repos/321573032
git clone --depth 1 --no-tags https://github.com/MaxTheWhale/iceFUN-projects.git f:/verilog_sva_gh_scraper/data/full_repos/321369098
git clone --depth 1 --no-tags https://github.com/sandesh-goyal/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/319597521
git clone --depth 1 --no-tags https://github.com/nikanika0221/ALU_Module.git f:/verilog_sva_gh_scraper/data/full_repos/319290801
git clone --depth 1 --no-tags https://github.com/achyutjagini/ddco.git f:/verilog_sva_gh_scraper/data/full_repos/320277083
git clone --depth 1 --no-tags https://github.com/youknowitskyle/MIPS-Multi-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/317382110
git clone --depth 1 --no-tags https://github.com/Fattyboy9898/50.002-game.git f:/verilog_sva_gh_scraper/data/full_repos/316963553
git clone --depth 1 --no-tags https://github.com/BigKuchz/Basic-Verilog-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/317865756
git clone --depth 1 --no-tags https://github.com/Matansegal/Application-Specific-Vector-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/318572911
git clone --depth 1 --no-tags https://github.com/pandzban/verilog_asic_examples.git f:/verilog_sva_gh_scraper/data/full_repos/317882280
git clone --depth 1 --no-tags https://github.com/JackMao981/CPU_with_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/317076356
git clone --depth 1 --no-tags https://github.com/kgokarn/cnn_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/317294566
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Sample-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/317990967
git clone --depth 1 --no-tags https://github.com/alyssapyon/50.002-1D-RU-4-WHEEL--.git f:/verilog_sva_gh_scraper/data/full_repos/318031959
git clone --depth 1 --no-tags https://github.com/JorgeA-Z/Seminario_de_solucion-de_problemas_de_arquitectura_de_computadoras_seccion_D12_Hora-7-00am-9-00a.git f:/verilog_sva_gh_scraper/data/full_repos/317902397
git clone --depth 1 --no-tags https://github.com/sourskittlez/ECEN-350-Labs-2020-Texas-A-M-University-TAMU.git f:/verilog_sva_gh_scraper/data/full_repos/318040754
git clone --depth 1 --no-tags https://github.com/ShaneWarga/ESE465Final.git f:/verilog_sva_gh_scraper/data/full_repos/318912863
git clone --depth 1 --no-tags https://github.com/achyutjagini/ddco-lab.git f:/verilog_sva_gh_scraper/data/full_repos/320289458
git clone --depth 1 --no-tags https://github.com/rrrjjj2019/sram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/320517229
git clone --depth 1 --no-tags https://github.com/Monica13398/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/321256400
git clone --depth 1 --no-tags https://github.com/gtli1452/github_test.git f:/verilog_sva_gh_scraper/data/full_repos/319178097
git clone --depth 1 --no-tags https://github.com/bbshangs/CA_project1.git f:/verilog_sva_gh_scraper/data/full_repos/319185382
git clone --depth 1 --no-tags https://github.com/vladimir-vakhter/digital-systems-verilog-vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/320090046
git clone --depth 1 --no-tags https://github.com/MJumbrella/BlackJack-with-Analysis-on-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/319810954
git clone --depth 1 --no-tags https://github.com/baizhenzheng/18SessionEDABigHomeworkDice.git f:/verilog_sva_gh_scraper/data/full_repos/319247284
git clone --depth 1 --no-tags https://github.com/ando-hunterz/8-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/319292007
git clone --depth 1 --no-tags https://github.com/ritaru/final-project.git f:/verilog_sva_gh_scraper/data/full_repos/317412928
git clone --depth 1 --no-tags https://github.com/GSI-CS-CO/limesdr-usb_gw_io.git f:/verilog_sva_gh_scraper/data/full_repos/318242696
git clone --depth 1 --no-tags https://github.com/eesss34690/DLab-FPGA-Gaming-with-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/318124843
git clone --depth 1 --no-tags https://github.com/b06902044/CA_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/318830254
git clone --depth 1 --no-tags https://github.com/pawelgates/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/319057761
git clone --depth 1 --no-tags https://github.com/chandradharrao/Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/318459812
git clone --depth 1 --no-tags https://github.com/johngarrido/ESTI002.git f:/verilog_sva_gh_scraper/data/full_repos/320119845
git clone --depth 1 --no-tags https://github.com/harleenc16/EC413Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/320988526
git clone --depth 1 --no-tags https://github.com/zhangpeng-sh/ok.git f:/verilog_sva_gh_scraper/data/full_repos/320301437
git clone --depth 1 --no-tags https://github.com/georgemihail97/UAL---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/320571643
git clone --depth 1 --no-tags https://github.com/JayDigvijay/FSM_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/320619842
git clone --depth 1 --no-tags https://github.com/SARAMAG/SAP_1.git f:/verilog_sva_gh_scraper/data/full_repos/320373970
git clone --depth 1 --no-tags https://github.com/makharadzemisho/homework4.git f:/verilog_sva_gh_scraper/data/full_repos/321604066
git clone --depth 1 --no-tags https://github.com/michaelchen27/8-bit-harvard-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/316890904
