

================================================================
== Vivado HLS Report for 'conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s'
================================================================
* Date:           Thu Aug 11 23:25:05 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1216351|  1382176| 6.082 ms | 6.911 ms |  1216351|  1382176|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s  |     5337|     5337| 26.685 us | 26.685 us |  5337|  5337|   none  |
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Conv2dWHLoop     |  1216350|  1382175| 5406 ~ 6143 |          -|          -|   225|    no    |
        | + Conv2dChanLoop  |       64|       64|            1|          -|          -|    64|    no    |
        | + Conv2dWHLoop.2  |      576|      576|            2|          1|          1|   576|    yes   |
        | + Con2dCastLoop   |      128|      128|            2|          -|          -|    64|    no    |
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     63|        -|        -|     -|
|Expression           |        -|      1|        0|     1441|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       16|      -|      298|      596|     0|
|Memory               |       25|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|     1549|     -|
|Register             |        -|      -|     1409|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       41|     64|     1707|     3586|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        3|      2|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |                             Instance                             |                        Module                        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s  |       16|      0|  298|  596|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                             |                                                      |       16|      0|  298|  596|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------------------+---------------------------------+-----------+
    |               Instance               |              Module             | Expression|
    +--------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_21_1_1_U170  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U171  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U172  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U173  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U174  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U175  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U176  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U177  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U178  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U179  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U180  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U181  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U182  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U183  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U184  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U185  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U186  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U187  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U188  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U189  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U190  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U191  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U192  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U193  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U194  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U195  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U196  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U197  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U198  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U199  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U200  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U201  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U202  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U203  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U204  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U205  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U206  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U207  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U208  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U209  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U210  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U211  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U212  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U213  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U214  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U215  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U216  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U217  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U218  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U219  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U220  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U221  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U222  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U223  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U224  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U225  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U226  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U227  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U228  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U229  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U230  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U231  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U232  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    +--------------------------------------+---------------------------------+-----------+

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_in_V_U   |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layb1s  |        1|  0|   0|    0|   576|   16|     1|         9216|
    |tmpdata_V_U    |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpb2s  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |w12_V_U        |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V   |       22|  0|   0|    0|   576|  383|     1|       220608|
    |layer_out_i_U  |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layebKp  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |       25|  0|   0|    0|  1280|  431|     4|       231872|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_192_fu_3645_p2  |     *    |      1|  0|   5|           5|          16|
    |acc_0_V_fu_3661_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_3721_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_3727_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_3733_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_3739_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_3745_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_3751_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_3757_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_3763_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_3769_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_3775_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_3667_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_3781_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_3787_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_3793_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_3799_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_3805_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_3811_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_3817_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_3823_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_3829_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_3835_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3673_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_3841_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_3847_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_32_V_fu_3853_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_33_V_fu_3859_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_34_V_fu_3865_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_35_V_fu_3871_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_36_V_fu_3877_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_37_V_fu_3883_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_38_V_fu_3889_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_39_V_fu_3895_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_3679_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_40_V_fu_3901_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_41_V_fu_3907_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_42_V_fu_3913_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_43_V_fu_3919_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_44_V_fu_3925_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_45_V_fu_3931_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_46_V_fu_3937_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_47_V_fu_3943_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_48_V_fu_3949_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_49_V_fu_3955_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_3685_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_50_V_fu_3961_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_51_V_fu_3967_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_52_V_fu_3973_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_53_V_fu_3979_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_54_V_fu_3985_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_55_V_fu_3991_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_56_V_fu_3997_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_57_V_fu_4003_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_58_V_fu_4009_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_59_V_fu_4015_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_3691_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_60_V_fu_4021_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_61_V_fu_4027_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_62_V_fu_4033_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_63_V_fu_4039_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_3697_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_3703_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_3709_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_3715_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln355_fu_4113_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln357_fu_4124_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln360_fu_4067_p2       |     +    |      0|  0|  32|          32|           1|
    |add_ln362_fu_4078_p2       |     +    |      0|  0|  32|          32|           1|
    |i1_fu_2077_p2              |     +    |      0|  0|   7|           7|           1|
    |i_fu_2065_p2               |     +    |      0|  0|   8|           8|           1|
    |i_ic_fu_4051_p2            |     +    |      0|  0|   7|           7|           1|
    |ir_fu_2172_p2              |     +    |      0|  0|  10|          10|           1|
    |and_ln327_7_fu_2154_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln327_8_fu_2160_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln327_fu_2148_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln313_fu_2059_p2      |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln316_fu_2071_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln324_fu_2166_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln327_10_fu_2102_p2   |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln327_11_fu_2122_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_12_fu_2142_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_fu_2092_p2      |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln339_fu_4045_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln347_fu_4062_p2      |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln351_fu_4108_p2      |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1047          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1049          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_613           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_771           |    or    |      0|  0|   2|           1|           1|
    |select_ln357_fu_4129_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln362_fu_4083_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      1|  0|1441|        1425|        1110|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1976       |    9|          2|   16|         32|
    |acc_V_10_0_reg_1846      |    9|          2|   16|         32|
    |acc_V_11_0_reg_1833      |    9|          2|   16|         32|
    |acc_V_12_0_reg_1820      |    9|          2|   16|         32|
    |acc_V_13_0_reg_1807      |    9|          2|   16|         32|
    |acc_V_14_0_reg_1794      |    9|          2|   16|         32|
    |acc_V_15_0_reg_1781      |    9|          2|   16|         32|
    |acc_V_16_0_reg_1768      |    9|          2|   16|         32|
    |acc_V_17_0_reg_1755      |    9|          2|   16|         32|
    |acc_V_18_0_reg_1742      |    9|          2|   16|         32|
    |acc_V_19_0_reg_1729      |    9|          2|   16|         32|
    |acc_V_1_0_reg_1963       |    9|          2|   16|         32|
    |acc_V_20_0_reg_1716      |    9|          2|   16|         32|
    |acc_V_21_0_reg_1703      |    9|          2|   16|         32|
    |acc_V_22_0_reg_1690      |    9|          2|   16|         32|
    |acc_V_23_0_reg_1677      |    9|          2|   16|         32|
    |acc_V_24_0_reg_1664      |    9|          2|   16|         32|
    |acc_V_25_0_reg_1651      |    9|          2|   16|         32|
    |acc_V_26_0_reg_1638      |    9|          2|   16|         32|
    |acc_V_27_0_reg_1625      |    9|          2|   16|         32|
    |acc_V_28_0_reg_1612      |    9|          2|   16|         32|
    |acc_V_29_0_reg_1599      |    9|          2|   16|         32|
    |acc_V_2_0_reg_1950       |    9|          2|   16|         32|
    |acc_V_30_0_reg_1586      |    9|          2|   16|         32|
    |acc_V_31_0_reg_1573      |    9|          2|   16|         32|
    |acc_V_32_0_reg_1560      |    9|          2|   16|         32|
    |acc_V_33_0_reg_1547      |    9|          2|   16|         32|
    |acc_V_34_0_reg_1534      |    9|          2|   16|         32|
    |acc_V_35_0_reg_1521      |    9|          2|   16|         32|
    |acc_V_36_0_reg_1508      |    9|          2|   16|         32|
    |acc_V_37_0_reg_1495      |    9|          2|   16|         32|
    |acc_V_38_0_reg_1482      |    9|          2|   16|         32|
    |acc_V_39_0_reg_1469      |    9|          2|   16|         32|
    |acc_V_3_0_reg_1937       |    9|          2|   16|         32|
    |acc_V_40_0_reg_1456      |    9|          2|   16|         32|
    |acc_V_41_0_reg_1443      |    9|          2|   16|         32|
    |acc_V_42_0_reg_1430      |    9|          2|   16|         32|
    |acc_V_43_0_reg_1417      |    9|          2|   16|         32|
    |acc_V_44_0_reg_1404      |    9|          2|   16|         32|
    |acc_V_45_0_reg_1391      |    9|          2|   16|         32|
    |acc_V_46_0_reg_1378      |    9|          2|   16|         32|
    |acc_V_47_0_reg_1365      |    9|          2|   16|         32|
    |acc_V_48_0_reg_1352      |    9|          2|   16|         32|
    |acc_V_49_0_reg_1339      |    9|          2|   16|         32|
    |acc_V_4_0_reg_1924       |    9|          2|   16|         32|
    |acc_V_50_0_reg_1326      |    9|          2|   16|         32|
    |acc_V_51_0_reg_1313      |    9|          2|   16|         32|
    |acc_V_52_0_reg_1300      |    9|          2|   16|         32|
    |acc_V_53_0_reg_1287      |    9|          2|   16|         32|
    |acc_V_54_0_reg_1274      |    9|          2|   16|         32|
    |acc_V_55_0_reg_1261      |    9|          2|   16|         32|
    |acc_V_56_0_reg_1248      |    9|          2|   16|         32|
    |acc_V_57_0_reg_1235      |    9|          2|   16|         32|
    |acc_V_58_0_reg_1222      |    9|          2|   16|         32|
    |acc_V_59_0_reg_1209      |    9|          2|   16|         32|
    |acc_V_5_0_reg_1911       |    9|          2|   16|         32|
    |acc_V_60_0_reg_1196      |    9|          2|   16|         32|
    |acc_V_61_0_reg_1183      |    9|          2|   16|         32|
    |acc_V_62_0_reg_1170      |    9|          2|   16|         32|
    |acc_V_63_0_reg_1157      |    9|          2|   16|         32|
    |acc_V_6_0_reg_1898       |    9|          2|   16|         32|
    |acc_V_7_0_reg_1885       |    9|          2|   16|         32|
    |acc_V_8_0_reg_1872       |    9|          2|   16|         32|
    |acc_V_9_0_reg_1859       |    9|          2|   16|         32|
    |ap_NS_fsm                |  181|         41|    1|         41|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |data_V_V_blk_n           |    9|          2|    1|          2|
    |i1_0_i_reg_1146          |    9|          2|    7|         14|
    |i_0_i_reg_1135           |    9|          2|    8|         16|
    |i_ic_0_i_reg_2000        |    9|          2|    7|         14|
    |in_index_reg_1989        |    9|          2|   10|         20|
    |layer_in_V_address0      |   15|          3|   10|         30|
    |layer_in_V_ce0           |   15|          3|    1|          3|
    |layer_in_V_we0           |    9|          2|    1|          2|
    |layer_out_i_address0     |  153|         34|    6|        204|
    |layer_out_i_address1     |  149|         33|    6|        198|
    |layer_out_i_d0           |  149|         33|   16|        528|
    |layer_out_i_d1           |  149|         33|   16|        528|
    |pX_3                     |    9|          2|   32|         64|
    |pY_3                     |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |res_V_V_blk_n            |    9|          2|    1|          2|
    |sX_3                     |    9|          2|   32|         64|
    |storemerge_i_reg_2011    |    9|          2|   32|         64|
    |tmpdata_V_address0       |   15|          3|    6|         18|
    |tmpdata_V_ce0            |   15|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1549|        343| 1253|       3934|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_0_0_reg_1976                                                             |  16|   0|   16|          0|
    |acc_V_10_0_reg_1846                                                            |  16|   0|   16|          0|
    |acc_V_11_0_reg_1833                                                            |  16|   0|   16|          0|
    |acc_V_12_0_reg_1820                                                            |  16|   0|   16|          0|
    |acc_V_13_0_reg_1807                                                            |  16|   0|   16|          0|
    |acc_V_14_0_reg_1794                                                            |  16|   0|   16|          0|
    |acc_V_15_0_reg_1781                                                            |  16|   0|   16|          0|
    |acc_V_16_0_reg_1768                                                            |  16|   0|   16|          0|
    |acc_V_17_0_reg_1755                                                            |  16|   0|   16|          0|
    |acc_V_18_0_reg_1742                                                            |  16|   0|   16|          0|
    |acc_V_19_0_reg_1729                                                            |  16|   0|   16|          0|
    |acc_V_1_0_reg_1963                                                             |  16|   0|   16|          0|
    |acc_V_20_0_reg_1716                                                            |  16|   0|   16|          0|
    |acc_V_21_0_reg_1703                                                            |  16|   0|   16|          0|
    |acc_V_22_0_reg_1690                                                            |  16|   0|   16|          0|
    |acc_V_23_0_reg_1677                                                            |  16|   0|   16|          0|
    |acc_V_24_0_reg_1664                                                            |  16|   0|   16|          0|
    |acc_V_25_0_reg_1651                                                            |  16|   0|   16|          0|
    |acc_V_26_0_reg_1638                                                            |  16|   0|   16|          0|
    |acc_V_27_0_reg_1625                                                            |  16|   0|   16|          0|
    |acc_V_28_0_reg_1612                                                            |  16|   0|   16|          0|
    |acc_V_29_0_reg_1599                                                            |  16|   0|   16|          0|
    |acc_V_2_0_reg_1950                                                             |  16|   0|   16|          0|
    |acc_V_30_0_reg_1586                                                            |  16|   0|   16|          0|
    |acc_V_31_0_reg_1573                                                            |  16|   0|   16|          0|
    |acc_V_32_0_reg_1560                                                            |  16|   0|   16|          0|
    |acc_V_33_0_reg_1547                                                            |  16|   0|   16|          0|
    |acc_V_34_0_reg_1534                                                            |  16|   0|   16|          0|
    |acc_V_35_0_reg_1521                                                            |  16|   0|   16|          0|
    |acc_V_36_0_reg_1508                                                            |  16|   0|   16|          0|
    |acc_V_37_0_reg_1495                                                            |  16|   0|   16|          0|
    |acc_V_38_0_reg_1482                                                            |  16|   0|   16|          0|
    |acc_V_39_0_reg_1469                                                            |  16|   0|   16|          0|
    |acc_V_3_0_reg_1937                                                             |  16|   0|   16|          0|
    |acc_V_40_0_reg_1456                                                            |  16|   0|   16|          0|
    |acc_V_41_0_reg_1443                                                            |  16|   0|   16|          0|
    |acc_V_42_0_reg_1430                                                            |  16|   0|   16|          0|
    |acc_V_43_0_reg_1417                                                            |  16|   0|   16|          0|
    |acc_V_44_0_reg_1404                                                            |  16|   0|   16|          0|
    |acc_V_45_0_reg_1391                                                            |  16|   0|   16|          0|
    |acc_V_46_0_reg_1378                                                            |  16|   0|   16|          0|
    |acc_V_47_0_reg_1365                                                            |  16|   0|   16|          0|
    |acc_V_48_0_reg_1352                                                            |  16|   0|   16|          0|
    |acc_V_49_0_reg_1339                                                            |  16|   0|   16|          0|
    |acc_V_4_0_reg_1924                                                             |  16|   0|   16|          0|
    |acc_V_50_0_reg_1326                                                            |  16|   0|   16|          0|
    |acc_V_51_0_reg_1313                                                            |  16|   0|   16|          0|
    |acc_V_52_0_reg_1300                                                            |  16|   0|   16|          0|
    |acc_V_53_0_reg_1287                                                            |  16|   0|   16|          0|
    |acc_V_54_0_reg_1274                                                            |  16|   0|   16|          0|
    |acc_V_55_0_reg_1261                                                            |  16|   0|   16|          0|
    |acc_V_56_0_reg_1248                                                            |  16|   0|   16|          0|
    |acc_V_57_0_reg_1235                                                            |  16|   0|   16|          0|
    |acc_V_58_0_reg_1222                                                            |  16|   0|   16|          0|
    |acc_V_59_0_reg_1209                                                            |  16|   0|   16|          0|
    |acc_V_5_0_reg_1911                                                             |  16|   0|   16|          0|
    |acc_V_60_0_reg_1196                                                            |  16|   0|   16|          0|
    |acc_V_61_0_reg_1183                                                            |  16|   0|   16|          0|
    |acc_V_62_0_reg_1170                                                            |  16|   0|   16|          0|
    |acc_V_63_0_reg_1157                                                            |  16|   0|   16|          0|
    |acc_V_6_0_reg_1898                                                             |  16|   0|   16|          0|
    |acc_V_7_0_reg_1885                                                             |  16|   0|   16|          0|
    |acc_V_8_0_reg_1872                                                             |  16|   0|   16|          0|
    |acc_V_9_0_reg_1859                                                             |  16|   0|   16|          0|
    |and_ln327_8_reg_4957                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                      |  40|   0|   40|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                        |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2022_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_1146                                                                |   7|   0|    7|          0|
    |i_0_i_reg_1135                                                                 |   8|   0|    8|          0|
    |i_ic_0_i_reg_2000                                                              |   7|   0|    7|          0|
    |i_ic_reg_5303                                                                  |   7|   0|    7|          0|
    |i_reg_4912                                                                     |   8|   0|    8|          0|
    |icmp_ln324_reg_4961                                                            |   1|   0|    1|          0|
    |icmp_ln327_10_reg_4940                                                         |   1|   0|    1|          0|
    |icmp_ln327_reg_4930                                                            |   1|   0|    1|          0|
    |icmp_ln347_reg_5313                                                            |   1|   0|    1|          0|
    |in_index_reg_1989                                                              |  10|   0|   10|          0|
    |pX_3                                                                           |  32|   0|   32|          0|
    |pX_3_load_reg_4951                                                             |  32|   0|   32|          0|
    |pY_3                                                                           |  32|   0|   32|          0|
    |pY_3_load_reg_4945                                                             |  32|   0|   32|          0|
    |sX_3                                                                           |  32|   0|   32|          0|
    |sX_3_load_reg_4925                                                             |  32|   0|   32|          0|
    |sY_3                                                                           |  32|   0|   32|          0|
    |sY_3_load_reg_4935                                                             |  32|   0|   32|          0|
    |start_once_reg                                                                 |   1|   0|    1|          0|
    |storemerge_i_reg_2011                                                          |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |1409|   0| 1409|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config12> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

