{:input (genetic.representation/genetic-representation "../mediumcorpus/59228.894F31E5.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_20, wire1_21, wire2_27, wire3_14, wire4_25, wire5_15);\n  wire \\:missing_edge ;\n  input wire0_20;\n  wire wire0_20;\n  wire wire10_11_20;\n  wire wire10_11_21;\n  wire wire10_16;\n  wire wire11_17;\n  wire wire12_13_26;\n  wire wire12_13_27;\n  wire wire12_22;\n  wire wire13_23;\n  wire wire15_19_26;\n  wire wire16_18;\n  wire wire17_19;\n  input wire1_21;\n  wire wire1_21;\n  wire wire22_24;\n  wire wire23_25;\n  input wire2_27;\n  wire wire2_27;\n  output wire3_14;\n  wire wire3_14;\n  output wire4_25;\n  wire wire4_25;\n  output wire5_15;\n  wire wire5_15;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_14;\n  wire wire9_18;\n  wire wire9_24;\n  assign wire9_14 = 4'he >> { wire9_24, wire9_18 };\n  assign wire10_16 = 4'h8 >> { wire10_11_21, wire10_11_20 };\n  assign wire11_17 = 4'h6 >> { wire10_11_21, wire10_11_20 };\n  assign wire12_22 = 4'h8 >> { wire12_13_27, wire12_13_26 };\n  assign wire13_23 = 4'h6 >> { wire12_13_27, wire12_13_26 };\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13_27 = wire2_27;\n  assign wire12_13_26 = wire15_19_26;\n  assign wire4_25 = wire23_25;\n  assign wire9_24 = wire22_24;\n  assign wire23_25 = wire13_23;\n  assign wire22_24 = wire12_22;\n  assign wire10_11_21 = wire1_21;\n  assign wire10_11_20 = wire0_20;\n  assign wire15_19_26 = wire17_19;\n  assign wire9_18 = wire16_18;\n  assign wire17_19 = wire11_17;\n  assign wire16_18 = wire10_16;\n  assign wire5_15 = wire15_19_26;\n  assign wire3_14 = wire9_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:3.1-59.10\" *)\nmodule postsynth(wire0_20, wire1_21, wire2_27, wire3_14, wire4_25, wire5_15);\n  wire _0_;\n  wire _1_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:5.9-5.17\" *)\n  input wire0_20;\n  wire wire0_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:7.8-7.20\" *)\n  wire wire10_11_20;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:8.8-8.20\" *)\n  wire wire10_11_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:10.8-10.17\" *)\n  wire wire11_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:11.8-11.20\" *)\n  wire wire12_13_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:12.8-12.20\" *)\n  wire wire12_13_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:14.8-14.17\" *)\n  wire wire13_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:15.8-15.20\" *)\n  wire wire15_19_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:17.8-17.17\" *)\n  wire wire17_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:18.9-18.17\" *)\n  input wire1_21;\n  wire wire1_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:21.8-21.17\" *)\n  wire wire23_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:22.9-22.17\" *)\n  input wire2_27;\n  wire wire2_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:24.10-24.18\" *)\n  output wire3_14;\n  wire wire3_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:26.10-26.18\" *)\n  output wire4_25;\n  wire wire4_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:28.10-28.18\" *)\n  output wire5_15;\n  wire wire5_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:30.8-30.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:31.8-31.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:32.8-32.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71EA995D.v:33.8-33.16\" *)\n  wire wire9_14;\n  assign wire5_15 = wire1_21 ^ wire0_20;\n  assign _0_ = wire5_15 & wire2_27;\n  assign _1_ = wire1_21 & wire0_20;\n  assign wire3_14 = _1_ | _0_;\n  assign wire4_25 = wire5_15 ^ wire2_27;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11_20 = wire0_20;\n  assign wire10_11_21 = wire1_21;\n  assign wire11_17 = wire5_15;\n  assign wire12_13_26 = wire5_15;\n  assign wire12_13_27 = wire2_27;\n  assign wire13_23 = wire4_25;\n  assign wire15_19_26 = wire5_15;\n  assign wire17_19 = wire5_15;\n  assign wire23_25 = wire4_25;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign wire9_14 = wire3_14;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}