// Seed: 1380177457
macromodule module_0 (
    output wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input supply1 id_11
);
  assign id_0 = id_7;
  wire id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_5 = 32'd96,
    parameter id_8 = 32'd75
) (
    output wire _id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic [-1 : -1] _id_5;
  logic id_6;
  ;
  tri0  id_7 = -1;
  logic _id_8;
  id_9 :
  assert property (@(-1'b0) id_6 * id_9 == -1'b0)
  else;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2
  );
  logic [-1 : 1] id_10[id_8 : id_0  *  id_5];
  if (1) begin : LABEL_0
    logic id_11;
  end
endmodule
