# SystemVerilog For Verify
---

## Changelog Versioning Convention

This project uses the version format:
vC.E.P
- **C (Chapter)**: Chapter number  
- **E (Example)**: Example number within the chapter  
- **P (Patch)**: Minor fixes or small updates  

### Rules
- Adding a new example → increment **E**
- Fixing or refining an example → increment **P**
- Completing a chapter → version stays at the last example
- Starting a new chapter → increment **C**, reset **E** and **P** to `0`

### Example
- `v1.0.0` → Chapter 1 started  
- `v1.2.0` → Chapter 1, Example 2 added  
- `v1.2.1` → Small fix in Example 2  
- `v1.3.0` → Chapter 1 completed  
- `v2.0.0` → Chapter 2 started
