DECL|CORE_ATOMIC_IRQ_DISABLE|macro|CORE_ATOMIC_IRQ_DISABLE
DECL|CORE_ATOMIC_IRQ_ENABLE|macro|CORE_ATOMIC_IRQ_ENABLE
DECL|CORE_ATOMIC_METHOD_BASEPRI|macro|CORE_ATOMIC_METHOD_BASEPRI
DECL|CORE_ATOMIC_METHOD_PRIMASK|macro|CORE_ATOMIC_METHOD_PRIMASK
DECL|CORE_ATOMIC_SECTION|macro|CORE_ATOMIC_SECTION
DECL|CORE_CRITICAL_IRQ_DISABLE|macro|CORE_CRITICAL_IRQ_DISABLE
DECL|CORE_CRITICAL_IRQ_ENABLE|macro|CORE_CRITICAL_IRQ_ENABLE
DECL|CORE_CRITICAL_SECTION|macro|CORE_CRITICAL_SECTION
DECL|CORE_DECLARE_IRQ_STATE|macro|CORE_DECLARE_IRQ_STATE
DECL|CORE_DECLARE_NVIC_MASK|macro|CORE_DECLARE_NVIC_MASK
DECL|CORE_DECLARE_NVIC_STATE|macro|CORE_DECLARE_NVIC_STATE
DECL|CORE_DECLARE_NVIC_ZEROMASK|macro|CORE_DECLARE_NVIC_ZEROMASK
DECL|CORE_DEFAULT_VECTOR_TABLE_ENTRIES|macro|CORE_DEFAULT_VECTOR_TABLE_ENTRIES
DECL|CORE_ENTER_ATOMIC|macro|CORE_ENTER_ATOMIC
DECL|CORE_ENTER_CRITICAL|macro|CORE_ENTER_CRITICAL
DECL|CORE_ENTER_NVIC|macro|CORE_ENTER_NVIC
DECL|CORE_EXIT_ATOMIC|macro|CORE_EXIT_ATOMIC
DECL|CORE_EXIT_CRITICAL|macro|CORE_EXIT_CRITICAL
DECL|CORE_EXIT_NVIC|macro|CORE_EXIT_NVIC
DECL|CORE_IN_IRQ_CONTEXT|macro|CORE_IN_IRQ_CONTEXT
DECL|CORE_IRQ_DISABLED|macro|CORE_IRQ_DISABLED
DECL|CORE_NVIC_DISABLE|macro|CORE_NVIC_DISABLE
DECL|CORE_NVIC_ENABLE|macro|CORE_NVIC_ENABLE
DECL|CORE_NVIC_REG_WORDS|macro|CORE_NVIC_REG_WORDS
DECL|CORE_NVIC_SECTION|macro|CORE_NVIC_SECTION
DECL|CORE_YIELD_ATOMIC|macro|CORE_YIELD_ATOMIC
DECL|CORE_YIELD_CRITICAL|macro|CORE_YIELD_CRITICAL
DECL|CORE_YIELD_NVIC|macro|CORE_YIELD_NVIC
DECL|CORE_irqState_t|typedef|typedef uint32_t CORE_irqState_t;
DECL|CORE_nvicMask_t|typedef|} CORE_nvicMask_t;
DECL|EM_CORE_H|macro|EM_CORE_H
DECL|a|member|uint32_t a[CORE_NVIC_REG_WORDS]; /*!< Array of NVIC mask words. */
