<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveVariables.cpp source code [llvm/llvm/lib/CodeGen/LiveVariables.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/LiveVariables.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='LiveVariables.cpp.html'>LiveVariables.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- LiveVariables.cpp - Live Variable Analysis for Machine Code -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the LiveVariable analysis pass.  For each machine</i></td></tr>
<tr><th id="10">10</th><td><i>// instruction in the function, this pass calculates the set of registers that</i></td></tr>
<tr><th id="11">11</th><td><i>// are immediately dead after the instruction (i.e., the instruction calculates</i></td></tr>
<tr><th id="12">12</th><td><i>// the value, but it is never used) and the set of registers that are used by</i></td></tr>
<tr><th id="13">13</th><td><i>// the instruction, but are never used after the instruction (i.e., they are</i></td></tr>
<tr><th id="14">14</th><td><i>// killed).</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// This class computes live variables using a sparse implementation based on</i></td></tr>
<tr><th id="17">17</th><td><i>// the machine code SSA form.  This class computes live variable information for</i></td></tr>
<tr><th id="18">18</th><td><i>// each virtual and _register allocatable_ physical register in a function.  It</i></td></tr>
<tr><th id="19">19</th><td><i>// uses the dominance properties of SSA form to efficiently compute live</i></td></tr>
<tr><th id="20">20</th><td><i>// variables for virtual registers, and assumes that physical registers are only</i></td></tr>
<tr><th id="21">21</th><td><i>// live within a single basic block (allowing it to do a single local analysis</i></td></tr>
<tr><th id="22">22</th><td><i>// to resolve physical register lifetimes in each basic block).  If a physical</i></td></tr>
<tr><th id="23">23</th><td><i>// register is not register allocatable, it is not tracked.  This is useful for</i></td></tr>
<tr><th id="24">24</th><td><i>// things like the stack pointer and condition codes.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/ADT/DepthFirstIterator.h.html">"llvm/ADT/DepthFirstIterator.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>char</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="llvm::LiveVariables::ID" title='llvm::LiveVariables::ID' data-ref="llvm::LiveVariables::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="44">44</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::LiveVariablesID" title='llvm::LiveVariablesID' data-ref="llvm::LiveVariablesID">LiveVariablesID</dfn> = <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::ID" title='llvm::LiveVariables::ID' data-ref="llvm::LiveVariables::ID">ID</a>;</td></tr>
<tr><th id="45">45</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeLiveVariablesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(LiveVariables, <q>"livevars"</q>,</td></tr>
<tr><th id="46">46</th><td>                <q>"Live Variable Analysis"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeUnreachableMachineBlockElimPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(UnreachableMachineBlockElim)</td></tr>
<tr><th id="48">48</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Live Variable Analysis&quot;, &quot;livevars&quot;, &amp;LiveVariables::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;LiveVariables&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeLiveVariablesPassFlag; void llvm::initializeLiveVariablesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeLiveVariablesPassFlag, initializeLiveVariablesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"livevars"</q>,</td></tr>
<tr><th id="49">49</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Live Variable Analysis"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="virtual decl def" id="_ZNK4llvm13LiveVariables16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::LiveVariables::getAnalysisUsage' data-ref="_ZNK4llvm13LiveVariables16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="53">53</th><td>  <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage13addRequiredIDERc" title='llvm::AnalysisUsage::addRequiredID' data-ref="_ZN4llvm13AnalysisUsage13addRequiredIDERc">addRequiredID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::UnreachableMachineBlockElimID" title='llvm::UnreachableMachineBlockElimID' data-ref="llvm::UnreachableMachineBlockElimID">UnreachableMachineBlockElimID</a></span>);</td></tr>
<tr><th id="54">54</th><td>  <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="59">59</th><td><a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>::<dfn class="decl def" id="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="2MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3i" title='i' data-type='unsigned int' data-ref="3i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="4e" title='e' data-type='unsigned int' data-ref="4e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a> != <a class="local col4 ref" href="#4e" title='e' data-ref="4e">e</a>; ++<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>)</td></tr>
<tr><th id="61">61</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col2 ref" href="#2MBB" title='MBB' data-ref="2MBB">MBB</a>)</td></tr>
<tr><th id="62">62</th><td>      <b>return</b> <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>]</a>;</td></tr>
<tr><th id="63">63</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="66">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>::<dfn class="decl def" id="_ZNK4llvm13LiveVariables7VarInfo4dumpEv" title='llvm::LiveVariables::VarInfo::dump' data-ref="_ZNK4llvm13LiveVariables7VarInfo4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Alive in blocks: "</q>;</td></tr>
<tr><th id="69">69</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt;::<a class="typedef" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector{128}::iterator" title='llvm::SparseBitVector&lt;128&gt;::iterator' data-type='llvm::SparseBitVector&lt;128&gt;::SparseBitVectorIterator' data-ref="llvm::SparseBitVector{128}::iterator">iterator</a> <dfn class="local col5 decl" id="5I" title='I' data-type='SparseBitVector&lt;&gt;::iterator' data-ref="5I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5beginEv" title='llvm::SparseBitVector::begin' data-ref="_ZNK4llvm15SparseBitVector5beginEv">begin</a>(),</td></tr>
<tr><th id="70">70</th><td>           <dfn class="local col6 decl" id="6E" title='E' data-type='SparseBitVector&lt;&gt;::iterator' data-ref="6E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector3endEv" title='llvm::SparseBitVector::end' data-ref="_ZNK4llvm15SparseBitVector3endEv">end</a>(); <a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_" title='llvm::SparseBitVector::SparseBitVectorIterator::operator!=' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratorneERKS1_">!=</a> <a class="local col6 ref" href="#6E" title='E' data-ref="6E">E</a>; <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator++' data-ref="_ZN4llvm15SparseBitVector23SparseBitVectorIteratorppEv">++</a><a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a>)</td></tr>
<tr><th id="71">71</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv" title='llvm::SparseBitVector::SparseBitVectorIterator::operator*' data-ref="_ZNK4llvm15SparseBitVector23SparseBitVectorIteratordeEv">*</a><a class="local col5 ref" href="#5I" title='I' data-ref="5I">I</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="72">72</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  Killed by:"</q>;</td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="74">74</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" No instructions.\n"</q>;</td></tr>
<tr><th id="75">75</th><td>  <b>else</b> {</td></tr>
<tr><th id="76">76</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="7i" title='i' data-type='unsigned int' data-ref="7i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="8e" title='e' data-type='unsigned int' data-ref="8e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#7i" title='i' data-ref="7i">i</a> != <a class="local col8 ref" href="#8e" title='e' data-ref="8e">e</a>; ++<a class="local col7 ref" href="#7i" title='i' data-ref="7i">i</a>)</td></tr>
<tr><th id="77">77</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n    #"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#7i" title='i' data-ref="7i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#7i" title='i' data-ref="7i">i</a>]</a>;</td></tr>
<tr><th id="78">78</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="66">endif</span></u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// getVarInfo - Get (possibly creating) a VarInfo object for the given vreg.</i></td></tr>
<tr><th id="84">84</th><td><a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9RegIdx" title='RegIdx' data-type='unsigned int' data-ref="9RegIdx">RegIdx</dfn>) {</td></tr>
<tr><th id="85">85</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(RegIdx) &amp;&amp; &quot;getVarInfo: not a virtual register!&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(RegIdx) &amp;&amp; \&quot;getVarInfo: not a virtual register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 86, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#9RegIdx" title='RegIdx' data-ref="9RegIdx">RegIdx</a>) &amp;&amp;</td></tr>
<tr><th id="86">86</th><td>         <q>"getVarInfo: not a virtual register!"</q>);</td></tr>
<tr><th id="87">87</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col9 ref" href="#9RegIdx" title='RegIdx' data-ref="9RegIdx">RegIdx</a>);</td></tr>
<tr><th id="88">88</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#9RegIdx" title='RegIdx' data-ref="9RegIdx">RegIdx</a>]</a>;</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE">MarkVirtRegAliveInBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>&amp; <dfn class="local col0 decl" id="10VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="10VRInfo">VRInfo</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="11DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="11DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="12MBB">MBB</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col3 decl" id="13WorkList" title='WorkList' data-type='std::vector&lt;MachineBasicBlock *&gt; &amp;' data-ref="13WorkList">WorkList</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14BBNum" title='BBNum' data-type='unsigned int' data-ref="14BBNum">BBNum</dfn> = <a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// Check to see if this basic block is one of the killing blocks.  If so,</i></td></tr>
<tr><th id="98">98</th><td><i>  // remove it.</i></td></tr>
<tr><th id="99">99</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="15i" title='i' data-type='unsigned int' data-ref="15i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="16e" title='e' data-type='unsigned int' data-ref="16e">e</dfn> = <a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a> != <a class="local col6 ref" href="#16e" title='e' data-ref="16e">e</a>; ++<a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a>)</td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (<a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a>) {</td></tr>
<tr><th id="101">101</th><td>      <a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a>);  <i>// Erase entry</i></td></tr>
<tr><th id="102">102</th><td>      <b>break</b>;</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a> == <a class="local col1 ref" href="#11DefBlock" title='DefBlock' data-ref="11DefBlock">DefBlock</a>) <b>return</b>;  <i>// Terminate recursion</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col4 ref" href="#14BBNum" title='BBNum' data-ref="14BBNum">BBNum</a>))</td></tr>
<tr><th id="108">108</th><td>    <b>return</b>;  <i>// We already know the block is live</i></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// Mark the variable known alive in this bb</i></td></tr>
<tr><th id="111">111</th><td>  <a class="local col0 ref" href="#10VRInfo" title='VRInfo' data-ref="10VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col4 ref" href="#14BBNum" title='BBNum' data-ref="14BBNum">BBNum</a>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB != &amp;MF-&gt;front() &amp;&amp; &quot;Can&apos;t find reaching def for virtreg&quot;) ? void (0) : __assert_fail (&quot;MBB != &amp;MF-&gt;front() &amp;&amp; \&quot;Can&apos;t find reaching def for virtreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a> != &amp;<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>() &amp;&amp; <q>"Can't find reaching def for virtreg"</q>);</td></tr>
<tr><th id="114">114</th><td>  <a class="local col3 ref" href="#13WorkList" title='WorkList' data-ref="13WorkList">WorkList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_">insert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#13WorkList" title='WorkList' data-ref="13WorkList">WorkList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11pred_rbeginEv" title='llvm::MachineBasicBlock::pred_rbegin' data-ref="_ZN4llvm17MachineBasicBlock11pred_rbeginEv">pred_rbegin</a>(), <a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9pred_rendEv" title='llvm::MachineBasicBlock::pred_rend' data-ref="_ZN4llvm17MachineBasicBlock9pred_rendEv">pred_rend</a>());</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_">MarkVirtRegAliveInBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col7 decl" id="17VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="17VRInfo">VRInfo</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="18DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="18DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="19MBB">MBB</dfn>) {</td></tr>
<tr><th id="120">120</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="20WorkList" title='WorkList' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="20WorkList">WorkList</dfn>;</td></tr>
<tr><th id="121">121</th><td>  <a class="member" href="#_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE">MarkVirtRegAliveInBlock</a>(<span class='refarg'><a class="local col7 ref" href="#17VRInfo" title='VRInfo' data-ref="17VRInfo">VRInfo</a></span>, <a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock">DefBlock</a>, <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>, <span class='refarg'><a class="local col0 ref" href="#20WorkList" title='WorkList' data-ref="20WorkList">WorkList</a></span>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>while</b> (!<a class="local col0 ref" href="#20WorkList" title='WorkList' data-ref="20WorkList">WorkList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="21Pred">Pred</dfn> = <a class="local col0 ref" href="#20WorkList" title='WorkList' data-ref="20WorkList">WorkList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="125">125</th><td>    <a class="local col0 ref" href="#20WorkList" title='WorkList' data-ref="20WorkList">WorkList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="126">126</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE">MarkVirtRegAliveInBlock</a>(<span class='refarg'><a class="local col7 ref" href="#17VRInfo" title='VRInfo' data-ref="17VRInfo">VRInfo</a></span>, <a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock">DefBlock</a>, <a class="local col1 ref" href="#21Pred" title='Pred' data-ref="21Pred">Pred</a>, <span class='refarg'><a class="local col0 ref" href="#20WorkList" title='WorkList' data-ref="20WorkList">WorkList</a></span>);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegUse' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE">HandleVirtRegUse</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22reg" title='reg' data-type='unsigned int' data-ref="22reg">reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="23MBB">MBB</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>) {</td></tr>
<tr><th id="132">132</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;getVRegDef(reg) &amp;&amp; &quot;Register use before def!&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;getVRegDef(reg) &amp;&amp; \&quot;Register use before def!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 132, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>) &amp;&amp; <q>"Register use before def!"</q>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25BBNum" title='BBNum' data-type='unsigned int' data-ref="25BBNum">BBNum</dfn> = <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>&amp; <dfn class="local col6 decl" id="26VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="26VRInfo">VRInfo</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// Check to see if this basic block is already a kill block.</i></td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (!<a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>) {</td></tr>
<tr><th id="140">140</th><td>    <i>// Yes, this register is killed in this basic block already. Increase the</i></td></tr>
<tr><th id="141">141</th><td><i>    // live range by updating the kill instruction.</i></td></tr>
<tr><th id="142">142</th><td>    <a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>() = &amp;<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>;</td></tr>
<tr><th id="143">143</th><td>    <b>return</b>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#<span data-ppcond="146">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="147">147</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="28e" title='e' data-type='unsigned int' data-ref="28e">e</dfn> = <a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> != <a class="local col8 ref" href="#28e" title='e' data-ref="28e">e</a>; ++<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>)</td></tr>
<tr><th id="148">148</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRInfo.Kills[i]-&gt;getParent() != MBB &amp;&amp; &quot;entry should be at end!&quot;) ? void (0) : __assert_fail (&quot;VRInfo.Kills[i]-&gt;getParent() != MBB &amp;&amp; \&quot;entry should be at end!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 148, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>[<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>]-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a> &amp;&amp; <q>"entry should be at end!"</q>);</td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="146">endif</span></u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i>// This situation can occur:</i></td></tr>
<tr><th id="152">152</th><td><i>  //</i></td></tr>
<tr><th id="153">153</th><td><i>  //     ,------.</i></td></tr>
<tr><th id="154">154</th><td><i>  //     |      |</i></td></tr>
<tr><th id="155">155</th><td><i>  //     |      v</i></td></tr>
<tr><th id="156">156</th><td><i>  //     |   t2 = phi ... t1 ...</i></td></tr>
<tr><th id="157">157</th><td><i>  //     |      |</i></td></tr>
<tr><th id="158">158</th><td><i>  //     |      v</i></td></tr>
<tr><th id="159">159</th><td><i>  //     |   t1 = ...</i></td></tr>
<tr><th id="160">160</th><td><i>  //     |  ... = ... t1 ...</i></td></tr>
<tr><th id="161">161</th><td><i>  //     |      |</i></td></tr>
<tr><th id="162">162</th><td><i>  //     `------'</i></td></tr>
<tr><th id="163">163</th><td><i>  //</i></td></tr>
<tr><th id="164">164</th><td><i>  // where there is a use in a PHI node that's a predecessor to the defining</i></td></tr>
<tr><th id="165">165</th><td><i>  // block. We don't want to mark all predecessors as having the value "alive"</i></td></tr>
<tr><th id="166">166</th><td><i>  // in this case.</i></td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a> == <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <b>return</b>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Add a new kill entry for this basic block. If this virtual register is</i></td></tr>
<tr><th id="170">170</th><td><i>  // already marked as alive in this basic block, that means it is alive in at</i></td></tr>
<tr><th id="171">171</th><td><i>  // least one of the successor blocks, it's not a kill.</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (!<a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col5 ref" href="#25BBNum" title='BBNum' data-ref="25BBNum">BBNum</a>))</td></tr>
<tr><th id="173">173</th><td>    <a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Update all dominating blocks to mark them as "known live".</i></td></tr>
<tr><th id="176">176</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col9 decl" id="29PI" title='PI' data-type='MachineBasicBlock::const_pred_iterator' data-ref="29PI">PI</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="177">177</th><td>         <dfn class="local col0 decl" id="30E" title='E' data-type='MachineBasicBlock::const_pred_iterator' data-ref="30E">E</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col9 ref" href="#29PI" title='PI' data-ref="29PI">PI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#30E" title='E' data-ref="30E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#29PI" title='PI' data-ref="29PI">PI</a>)</td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_">MarkVirtRegAliveInBlock</a>(<span class='refarg'><a class="local col6 ref" href="#26VRInfo" title='VRInfo' data-ref="26VRInfo">VRInfo</a></span>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#22reg" title='reg' data-ref="22reg">reg</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#29PI" title='PI' data-ref="29PI">PI</a>);</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegDef' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE">HandleVirtRegDef</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31Reg" title='Reg' data-type='unsigned int' data-ref="31Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI">MI</dfn>) {</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col3 decl" id="33VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="33VRInfo">VRInfo</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col3 ref" href="#33VRInfo" title='VRInfo' data-ref="33VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector5emptyEv" title='llvm::SparseBitVector::empty' data-ref="_ZNK4llvm15SparseBitVector5emptyEv">empty</a>())</td></tr>
<tr><th id="185">185</th><td>    <i>// If vr is not alive in any block, then defaults to dead.</i></td></tr>
<tr><th id="186">186</th><td>    <a class="local col3 ref" href="#33VRInfo" title='VRInfo' data-ref="33VRInfo">VRInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// FindLastPartialDef - Return the last partial def of the specified register.</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">/// Also returns the sub-registers that're defined by the instruction.</i></td></tr>
<tr><th id="191">191</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE" title='llvm::LiveVariables::FindLastPartialDef' data-ref="_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE">FindLastPartialDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Reg" title='Reg' data-type='unsigned int' data-ref="34Reg">Reg</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                            <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>,<var>4</var>&gt; &amp;<dfn class="local col5 decl" id="35PartDefRegs" title='PartDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="35PartDefRegs">PartDefRegs</dfn>) {</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36LastDefReg" title='LastDefReg' data-type='unsigned int' data-ref="36LastDefReg">LastDefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37LastDefDist" title='LastDefDist' data-type='unsigned int' data-ref="37LastDefDist">LastDefDist</dfn> = <var>0</var>;</td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38LastDef" title='LastDef' data-type='llvm::MachineInstr *' data-ref="38LastDef">LastDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="39SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="39SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col9 ref" href="#39SubRegs" title='SubRegs' data-ref="39SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#39SubRegs" title='SubRegs' data-ref="39SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="197">197</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="40SubReg" title='SubReg' data-type='unsigned int' data-ref="40SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#39SubRegs" title='SubRegs' data-ref="39SubRegs">SubRegs</a>;</td></tr>
<tr><th id="198">198</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41Def" title='Def' data-type='llvm::MachineInstr *' data-ref="41Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#40SubReg" title='SubReg' data-ref="40SubReg">SubReg</a>]</a>;</td></tr>
<tr><th id="199">199</th><td>    <b>if</b> (!<a class="local col1 ref" href="#41Def" title='Def' data-ref="41Def">Def</a>)</td></tr>
<tr><th id="200">200</th><td>      <b>continue</b>;</td></tr>
<tr><th id="201">201</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42Dist" title='Dist' data-type='unsigned int' data-ref="42Dist">Dist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#41Def" title='Def' data-ref="41Def">Def</a>]</a>;</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="local col2 ref" href="#42Dist" title='Dist' data-ref="42Dist">Dist</a> &gt; <a class="local col7 ref" href="#37LastDefDist" title='LastDefDist' data-ref="37LastDefDist">LastDefDist</a>) {</td></tr>
<tr><th id="203">203</th><td>      <a class="local col6 ref" href="#36LastDefReg" title='LastDefReg' data-ref="36LastDefReg">LastDefReg</a>  = <a class="local col0 ref" href="#40SubReg" title='SubReg' data-ref="40SubReg">SubReg</a>;</td></tr>
<tr><th id="204">204</th><td>      <a class="local col8 ref" href="#38LastDef" title='LastDef' data-ref="38LastDef">LastDef</a>     = <a class="local col1 ref" href="#41Def" title='Def' data-ref="41Def">Def</a>;</td></tr>
<tr><th id="205">205</th><td>      <a class="local col7 ref" href="#37LastDefDist" title='LastDefDist' data-ref="37LastDefDist">LastDefDist</a> = <a class="local col2 ref" href="#42Dist" title='Dist' data-ref="42Dist">Dist</a>;</td></tr>
<tr><th id="206">206</th><td>    }</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (!<a class="local col8 ref" href="#38LastDef" title='LastDef' data-ref="38LastDef">LastDef</a>)</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <a class="local col5 ref" href="#35PartDefRegs" title='PartDefRegs' data-ref="35PartDefRegs">PartDefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#36LastDefReg" title='LastDefReg' data-ref="36LastDefReg">LastDefReg</a>);</td></tr>
<tr><th id="213">213</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43i" title='i' data-type='unsigned int' data-ref="43i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="44e" title='e' data-type='unsigned int' data-ref="44e">e</dfn> = <a class="local col8 ref" href="#38LastDef" title='LastDef' data-ref="38LastDef">LastDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a> != <a class="local col4 ref" href="#44e" title='e' data-ref="44e">e</a>; ++<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>) {</td></tr>
<tr><th id="214">214</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn> = <a class="local col8 ref" href="#38LastDef" title='LastDef' data-ref="38LastDef">LastDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>);</td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>)</td></tr>
<tr><th id="216">216</th><td>      <b>continue</b>;</td></tr>
<tr><th id="217">217</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46DefReg" title='DefReg' data-type='unsigned int' data-ref="46DefReg">DefReg</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</a>(<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>, <a class="local col6 ref" href="#46DefReg" title='DefReg' data-ref="46DefReg">DefReg</a>)) {</td></tr>
<tr><th id="219">219</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="47SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="47SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#46DefReg" title='DefReg' data-ref="46DefReg">DefReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="220">220</th><td>           <a class="local col7 ref" href="#47SubRegs" title='SubRegs' data-ref="47SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#47SubRegs" title='SubRegs' data-ref="47SubRegs">SubRegs</a>)</td></tr>
<tr><th id="221">221</th><td>        <a class="local col5 ref" href="#35PartDefRegs" title='PartDefRegs' data-ref="35PartDefRegs">PartDefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#47SubRegs" title='SubRegs' data-ref="47SubRegs">SubRegs</a>);</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td>  <b>return</b> <a class="local col8 ref" href="#38LastDef" title='LastDef' data-ref="38LastDef">LastDef</a>;</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i class="doc">/// HandlePhysRegUse - Turn previous partial def's into read/mod/writes. Add</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">/// implicit defs to a machine instruction if there was an earlier def of its</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">/// super-register.</i></td></tr>
<tr><th id="230">230</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegUse' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE">HandlePhysRegUse</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50LastDef" title='LastDef' data-type='llvm::MachineInstr *' data-ref="50LastDef">LastDef</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>]</a>;</td></tr>
<tr><th id="232">232</th><td>  <i>// If there was a previous use or a "full" def all is well.</i></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (!<a class="local col0 ref" href="#50LastDef" title='LastDef' data-ref="50LastDef">LastDef</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>]</a>) {</td></tr>
<tr><th id="234">234</th><td>    <i>// Otherwise, the last sub-register def implicitly defines this register.</i></td></tr>
<tr><th id="235">235</th><td><i>    // e.g.</i></td></tr>
<tr><th id="236">236</th><td><i>    // AH =</i></td></tr>
<tr><th id="237">237</th><td><i>    // AL = ... implicit-def EAX, implicit killed AH</i></td></tr>
<tr><th id="238">238</th><td><i>    //    = AH</i></td></tr>
<tr><th id="239">239</th><td><i>    // ...</i></td></tr>
<tr><th id="240">240</th><td><i>    //    = EAX</i></td></tr>
<tr><th id="241">241</th><td><i>    // All of the sub-registers must have been defined before the use of Reg!</i></td></tr>
<tr><th id="242">242</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col1 decl" id="51PartDefRegs" title='PartDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="51PartDefRegs">PartDefRegs</dfn>;</td></tr>
<tr><th id="243">243</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52LastPartialDef" title='LastPartialDef' data-type='llvm::MachineInstr *' data-ref="52LastPartialDef">LastPartialDef</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE" title='llvm::LiveVariables::FindLastPartialDef' data-ref="_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE">FindLastPartialDef</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <span class='refarg'><a class="local col1 ref" href="#51PartDefRegs" title='PartDefRegs' data-ref="51PartDefRegs">PartDefRegs</a></span>);</td></tr>
<tr><th id="244">244</th><td>    <i>// If LastPartialDef is NULL, it must be using a livein register.</i></td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col2 ref" href="#52LastPartialDef" title='LastPartialDef' data-ref="52LastPartialDef">LastPartialDef</a>) {</td></tr>
<tr><th id="246">246</th><td>      <a class="local col2 ref" href="#52LastPartialDef" title='LastPartialDef' data-ref="52LastPartialDef">LastPartialDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <b>true</b><i>/*IsDef*/</i>,</td></tr>
<tr><th id="247">247</th><td>                                                           <b>true</b><i>/*IsImp*/</i>));</td></tr>
<tr><th id="248">248</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>]</a> = <a class="local col2 ref" href="#52LastPartialDef" title='LastPartialDef' data-ref="52LastPartialDef">LastPartialDef</a>;</td></tr>
<tr><th id="249">249</th><td>      <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="53Processed" title='Processed' data-type='SmallSet&lt;unsigned int, 8&gt;' data-ref="53Processed">Processed</dfn>;</td></tr>
<tr><th id="250">250</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="54SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="54SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col4 ref" href="#54SubRegs" title='SubRegs' data-ref="54SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#54SubRegs" title='SubRegs' data-ref="54SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="251">251</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="55SubReg" title='SubReg' data-type='unsigned int' data-ref="55SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#54SubRegs" title='SubRegs' data-ref="54SubRegs">SubRegs</a>;</td></tr>
<tr><th id="252">252</th><td>        <b>if</b> (<a class="local col3 ref" href="#53Processed" title='Processed' data-ref="53Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#55SubReg" title='SubReg' data-ref="55SubReg">SubReg</a>))</td></tr>
<tr><th id="253">253</th><td>          <b>continue</b>;</td></tr>
<tr><th id="254">254</th><td>        <b>if</b> (<a class="local col1 ref" href="#51PartDefRegs" title='PartDefRegs' data-ref="51PartDefRegs">PartDefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#55SubReg" title='SubReg' data-ref="55SubReg">SubReg</a>))</td></tr>
<tr><th id="255">255</th><td>          <b>continue</b>;</td></tr>
<tr><th id="256">256</th><td>        <i>// This part of Reg was defined before the last partial def. It's killed</i></td></tr>
<tr><th id="257">257</th><td><i>        // here.</i></td></tr>
<tr><th id="258">258</th><td>        <a class="local col2 ref" href="#52LastPartialDef" title='LastPartialDef' data-ref="52LastPartialDef">LastPartialDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col5 ref" href="#55SubReg" title='SubReg' data-ref="55SubReg">SubReg</a>,</td></tr>
<tr><th id="259">259</th><td>                                                             <b>false</b><i>/*IsDef*/</i>,</td></tr>
<tr><th id="260">260</th><td>                                                             <b>true</b><i>/*IsImp*/</i>));</td></tr>
<tr><th id="261">261</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#55SubReg" title='SubReg' data-ref="55SubReg">SubReg</a>]</a> = <a class="local col2 ref" href="#52LastPartialDef" title='LastPartialDef' data-ref="52LastPartialDef">LastPartialDef</a>;</td></tr>
<tr><th id="262">262</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col6 decl" id="56SS" title='SS' data-type='llvm::MCSubRegIterator' data-ref="56SS">SS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#55SubReg" title='SubReg' data-ref="55SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col6 ref" href="#56SS" title='SS' data-ref="56SS">SS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#56SS" title='SS' data-ref="56SS">SS</a>)</td></tr>
<tr><th id="263">263</th><td>          <a class="local col3 ref" href="#53Processed" title='Processed' data-ref="53Processed">Processed</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#56SS" title='SS' data-ref="56SS">SS</a>);</td></tr>
<tr><th id="264">264</th><td>      }</td></tr>
<tr><th id="265">265</th><td>    }</td></tr>
<tr><th id="266">266</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#50LastDef" title='LastDef' data-ref="50LastDef">LastDef</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>]</a> &amp;&amp;</td></tr>
<tr><th id="267">267</th><td>             !<a class="local col0 ref" href="#50LastDef" title='LastDef' data-ref="50LastDef">LastDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>))</td></tr>
<tr><th id="268">268</th><td>    <i>// Last def defines the super register, add an implicit def of reg.</i></td></tr>
<tr><th id="269">269</th><td>    <a class="local col0 ref" href="#50LastDef" title='LastDef' data-ref="50LastDef">LastDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <b>true</b><i>/*IsDef*/</i>,</td></tr>
<tr><th id="270">270</th><td>                                                  <b>true</b><i>/*IsImp*/</i>));</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// Remember this use.</i></td></tr>
<tr><th id="273">273</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="57SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="57SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="274">274</th><td>       <a class="local col7 ref" href="#57SubRegs" title='SubRegs' data-ref="57SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#57SubRegs" title='SubRegs' data-ref="57SubRegs">SubRegs</a>)</td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#57SubRegs" title='SubRegs' data-ref="57SubRegs">SubRegs</a>]</a> = &amp;<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i class="doc">/// FindLastRefOrPartRef - Return the last reference or partial reference of</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">/// the specified register.</i></td></tr>
<tr><th id="280">280</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj" title='llvm::LiveVariables::FindLastRefOrPartRef' data-ref="_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj">FindLastRefOrPartRef</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg">Reg</dfn>) {</td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59LastDef" title='LastDef' data-type='llvm::MachineInstr *' data-ref="59LastDef">LastDef</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>]</a>;</td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60LastUse" title='LastUse' data-type='llvm::MachineInstr *' data-ref="60LastUse">LastUse</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>]</a>;</td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59LastDef" title='LastDef' data-ref="59LastDef">LastDef</a> &amp;&amp; !<a class="local col0 ref" href="#60LastUse" title='LastUse' data-ref="60LastUse">LastUse</a>)</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61LastRefOrPartRef" title='LastRefOrPartRef' data-type='llvm::MachineInstr *' data-ref="61LastRefOrPartRef">LastRefOrPartRef</dfn> = <a class="local col0 ref" href="#60LastUse" title='LastUse' data-ref="60LastUse">LastUse</a> ? <a class="local col0 ref" href="#60LastUse" title='LastUse' data-ref="60LastUse">LastUse</a> : <a class="local col9 ref" href="#59LastDef" title='LastDef' data-ref="59LastDef">LastDef</a>;</td></tr>
<tr><th id="287">287</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-type='unsigned int' data-ref="62LastRefOrPartRefDist">LastRefOrPartRefDist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#61LastRefOrPartRef" title='LastRefOrPartRef' data-ref="61LastRefOrPartRef">LastRefOrPartRef</a>]</a>;</td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63LastPartDefDist" title='LastPartDefDist' data-type='unsigned int' data-ref="63LastPartDefDist">LastPartDefDist</dfn> = <var>0</var>;</td></tr>
<tr><th id="289">289</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="64SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="64SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col4 ref" href="#64SubRegs" title='SubRegs' data-ref="64SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#64SubRegs" title='SubRegs' data-ref="64SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="290">290</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="65SubReg" title='SubReg' data-type='unsigned int' data-ref="65SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#64SubRegs" title='SubRegs' data-ref="64SubRegs">SubRegs</a>;</td></tr>
<tr><th id="291">291</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66Def" title='Def' data-type='llvm::MachineInstr *' data-ref="66Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#65SubReg" title='SubReg' data-ref="65SubReg">SubReg</a>]</a>;</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (<a class="local col6 ref" href="#66Def" title='Def' data-ref="66Def">Def</a> &amp;&amp; <a class="local col6 ref" href="#66Def" title='Def' data-ref="66Def">Def</a> != <a class="local col9 ref" href="#59LastDef" title='LastDef' data-ref="59LastDef">LastDef</a>) {</td></tr>
<tr><th id="293">293</th><td>      <i>// There was a def of this sub-register in between. This is a partial</i></td></tr>
<tr><th id="294">294</th><td><i>      // def, keep track of the last one.</i></td></tr>
<tr><th id="295">295</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="67Dist" title='Dist' data-type='unsigned int' data-ref="67Dist">Dist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#66Def" title='Def' data-ref="66Def">Def</a>]</a>;</td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (<a class="local col7 ref" href="#67Dist" title='Dist' data-ref="67Dist">Dist</a> &gt; <a class="local col3 ref" href="#63LastPartDefDist" title='LastPartDefDist' data-ref="63LastPartDefDist">LastPartDefDist</a>)</td></tr>
<tr><th id="297">297</th><td>        <a class="local col3 ref" href="#63LastPartDefDist" title='LastPartDefDist' data-ref="63LastPartDefDist">LastPartDefDist</a> = <a class="local col7 ref" href="#67Dist" title='Dist' data-ref="67Dist">Dist</a>;</td></tr>
<tr><th id="298">298</th><td>    } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68Use" title='Use' data-type='llvm::MachineInstr *' data-ref="68Use"><a class="local col8 ref" href="#68Use" title='Use' data-ref="68Use">Use</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#65SubReg" title='SubReg' data-ref="65SubReg">SubReg</a>]</a>) {</td></tr>
<tr><th id="299">299</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="69Dist" title='Dist' data-type='unsigned int' data-ref="69Dist">Dist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#68Use" title='Use' data-ref="68Use">Use</a>]</a>;</td></tr>
<tr><th id="300">300</th><td>      <b>if</b> (<a class="local col9 ref" href="#69Dist" title='Dist' data-ref="69Dist">Dist</a> &gt; <a class="local col2 ref" href="#62LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-ref="62LastRefOrPartRefDist">LastRefOrPartRefDist</a>) {</td></tr>
<tr><th id="301">301</th><td>        <a class="local col2 ref" href="#62LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-ref="62LastRefOrPartRefDist">LastRefOrPartRefDist</a> = <a class="local col9 ref" href="#69Dist" title='Dist' data-ref="69Dist">Dist</a>;</td></tr>
<tr><th id="302">302</th><td>        <a class="local col1 ref" href="#61LastRefOrPartRef" title='LastRefOrPartRef' data-ref="61LastRefOrPartRef">LastRefOrPartRef</a> = <a class="local col8 ref" href="#68Use" title='Use' data-ref="68Use">Use</a>;</td></tr>
<tr><th id="303">303</th><td>      }</td></tr>
<tr><th id="304">304</th><td>    }</td></tr>
<tr><th id="305">305</th><td>  }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <b>return</b> <a class="local col1 ref" href="#61LastRefOrPartRef" title='LastRefOrPartRef' data-ref="61LastRefOrPartRef">LastRefOrPartRef</a>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegKill' data-ref="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE">HandlePhysRegKill</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='unsigned int' data-ref="70Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="71MI" title='MI' data-type='llvm::MachineInstr *' data-ref="71MI">MI</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72LastDef" title='LastDef' data-type='llvm::MachineInstr *' data-ref="72LastDef">LastDef</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>;</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73LastUse" title='LastUse' data-type='llvm::MachineInstr *' data-ref="73LastUse">LastUse</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>;</td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (!<a class="local col2 ref" href="#72LastDef" title='LastDef' data-ref="72LastDef">LastDef</a> &amp;&amp; !<a class="local col3 ref" href="#73LastUse" title='LastUse' data-ref="73LastUse">LastUse</a>)</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74LastRefOrPartRef" title='LastRefOrPartRef' data-type='llvm::MachineInstr *' data-ref="74LastRefOrPartRef">LastRefOrPartRef</dfn> = <a class="local col3 ref" href="#73LastUse" title='LastUse' data-ref="73LastUse">LastUse</a> ? <a class="local col3 ref" href="#73LastUse" title='LastUse' data-ref="73LastUse">LastUse</a> : <a class="local col2 ref" href="#72LastDef" title='LastDef' data-ref="72LastDef">LastDef</a>;</td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-type='unsigned int' data-ref="75LastRefOrPartRefDist">LastRefOrPartRefDist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>]</a>;</td></tr>
<tr><th id="318">318</th><td>  <i>// The whole register is used.</i></td></tr>
<tr><th id="319">319</th><td><i>  // AL =</i></td></tr>
<tr><th id="320">320</th><td><i>  // AH =</i></td></tr>
<tr><th id="321">321</th><td><i>  //</i></td></tr>
<tr><th id="322">322</th><td><i>  //    = AX</i></td></tr>
<tr><th id="323">323</th><td><i>  //    = AL, implicit killed AX</i></td></tr>
<tr><th id="324">324</th><td><i>  // AX =</i></td></tr>
<tr><th id="325">325</th><td><i>  //</i></td></tr>
<tr><th id="326">326</th><td><i>  // Or whole register is defined, but not used at all.</i></td></tr>
<tr><th id="327">327</th><td><i>  // dead AX =</i></td></tr>
<tr><th id="328">328</th><td><i>  // ...</i></td></tr>
<tr><th id="329">329</th><td><i>  // AX =</i></td></tr>
<tr><th id="330">330</th><td><i>  //</i></td></tr>
<tr><th id="331">331</th><td><i>  // Or whole register is defined, but only partly used.</i></td></tr>
<tr><th id="332">332</th><td><i>  // dead AX = implicit-def AL</i></td></tr>
<tr><th id="333">333</th><td><i>  //    = killed AL</i></td></tr>
<tr><th id="334">334</th><td><i>  // AX =</i></td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76LastPartDef" title='LastPartDef' data-type='llvm::MachineInstr *' data-ref="76LastPartDef">LastPartDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77LastPartDefDist" title='LastPartDefDist' data-type='unsigned int' data-ref="77LastPartDefDist">LastPartDefDist</dfn> = <var>0</var>;</td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col8 decl" id="78PartUses" title='PartUses' data-type='SmallSet&lt;unsigned int, 8&gt;' data-ref="78PartUses">PartUses</dfn>;</td></tr>
<tr><th id="338">338</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="79SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="79SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col9 ref" href="#79SubRegs" title='SubRegs' data-ref="79SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#79SubRegs" title='SubRegs' data-ref="79SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="339">339</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80SubReg" title='SubReg' data-type='unsigned int' data-ref="80SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#79SubRegs" title='SubRegs' data-ref="79SubRegs">SubRegs</a>;</td></tr>
<tr><th id="340">340</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81Def" title='Def' data-type='llvm::MachineInstr *' data-ref="81Def">Def</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#80SubReg" title='SubReg' data-ref="80SubReg">SubReg</a>]</a>;</td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (<a class="local col1 ref" href="#81Def" title='Def' data-ref="81Def">Def</a> &amp;&amp; <a class="local col1 ref" href="#81Def" title='Def' data-ref="81Def">Def</a> != <a class="local col2 ref" href="#72LastDef" title='LastDef' data-ref="72LastDef">LastDef</a>) {</td></tr>
<tr><th id="342">342</th><td>      <i>// There was a def of this sub-register in between. This is a partial</i></td></tr>
<tr><th id="343">343</th><td><i>      // def, keep track of the last one.</i></td></tr>
<tr><th id="344">344</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82Dist" title='Dist' data-type='unsigned int' data-ref="82Dist">Dist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#81Def" title='Def' data-ref="81Def">Def</a>]</a>;</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (<a class="local col2 ref" href="#82Dist" title='Dist' data-ref="82Dist">Dist</a> &gt; <a class="local col7 ref" href="#77LastPartDefDist" title='LastPartDefDist' data-ref="77LastPartDefDist">LastPartDefDist</a>) {</td></tr>
<tr><th id="346">346</th><td>        <a class="local col7 ref" href="#77LastPartDefDist" title='LastPartDefDist' data-ref="77LastPartDefDist">LastPartDefDist</a> = <a class="local col2 ref" href="#82Dist" title='Dist' data-ref="82Dist">Dist</a>;</td></tr>
<tr><th id="347">347</th><td>        <a class="local col6 ref" href="#76LastPartDef" title='LastPartDef' data-ref="76LastPartDef">LastPartDef</a> = <a class="local col1 ref" href="#81Def" title='Def' data-ref="81Def">Def</a>;</td></tr>
<tr><th id="348">348</th><td>      }</td></tr>
<tr><th id="349">349</th><td>      <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83Use" title='Use' data-type='llvm::MachineInstr *' data-ref="83Use"><a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a></dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#80SubReg" title='SubReg' data-ref="80SubReg">SubReg</a>]</a>) {</td></tr>
<tr><th id="352">352</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="84SS" title='SS' data-type='llvm::MCSubRegIterator' data-ref="84SS">SS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#80SubReg" title='SubReg' data-ref="80SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>); <a class="local col4 ref" href="#84SS" title='SS' data-ref="84SS">SS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="353">353</th><td>           <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#84SS" title='SS' data-ref="84SS">SS</a>)</td></tr>
<tr><th id="354">354</th><td>        <a class="local col8 ref" href="#78PartUses" title='PartUses' data-ref="78PartUses">PartUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#84SS" title='SS' data-ref="84SS">SS</a>);</td></tr>
<tr><th id="355">355</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="85Dist" title='Dist' data-type='unsigned int' data-ref="85Dist">Dist</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a>]</a>;</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (<a class="local col5 ref" href="#85Dist" title='Dist' data-ref="85Dist">Dist</a> &gt; <a class="local col5 ref" href="#75LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-ref="75LastRefOrPartRefDist">LastRefOrPartRefDist</a>) {</td></tr>
<tr><th id="357">357</th><td>        <a class="local col5 ref" href="#75LastRefOrPartRefDist" title='LastRefOrPartRefDist' data-ref="75LastRefOrPartRefDist">LastRefOrPartRefDist</a> = <a class="local col5 ref" href="#85Dist" title='Dist' data-ref="85Dist">Dist</a>;</td></tr>
<tr><th id="358">358</th><td>        <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a> = <a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a>;</td></tr>
<tr><th id="359">359</th><td>      }</td></tr>
<tr><th id="360">360</th><td>    }</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>) {</td></tr>
<tr><th id="364">364</th><td>    <i>// Partial uses. Mark register def dead and add implicit def of</i></td></tr>
<tr><th id="365">365</th><td><i>    // sub-registers which are used.</i></td></tr>
<tr><th id="366">366</th><td><i>    // dead EAX  = op  implicit-def AL</i></td></tr>
<tr><th id="367">367</th><td><i>    // That is, EAX def is dead but AL def extends pass it.</i></td></tr>
<tr><th id="368">368</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="369">369</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col6 decl" id="86SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="86SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col6 ref" href="#86SubRegs" title='SubRegs' data-ref="86SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#86SubRegs" title='SubRegs' data-ref="86SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="370">370</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="87SubReg" title='SubReg' data-type='unsigned int' data-ref="87SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#86SubRegs" title='SubRegs' data-ref="86SubRegs">SubRegs</a>;</td></tr>
<tr><th id="371">371</th><td>      <b>if</b> (!<a class="local col8 ref" href="#78PartUses" title='PartUses' data-ref="78PartUses">PartUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>))</td></tr>
<tr><th id="372">372</th><td>        <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td>      <em>bool</em> <dfn class="local col8 decl" id="88NeedDef" title='NeedDef' data-type='bool' data-ref="88NeedDef">NeedDef</dfn> = <b>true</b>;</td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a> == <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>]</a>) {</td></tr>
<tr><th id="375">375</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="89MO" title='MO' data-type='llvm::MachineOperand *' data-ref="89MO">MO</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>);</td></tr>
<tr><th id="376">376</th><td>        <b>if</b> (<a class="local col9 ref" href="#89MO" title='MO' data-ref="89MO">MO</a>) {</td></tr>
<tr><th id="377">377</th><td>          <a class="local col8 ref" href="#88NeedDef" title='NeedDef' data-ref="88NeedDef">NeedDef</a> = <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>          <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO-&gt;isDead()) ? void (0) : __assert_fail (&quot;!MO-&gt;isDead()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#89MO" title='MO' data-ref="89MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="379">379</th><td>        }</td></tr>
<tr><th id="380">380</th><td>      }</td></tr>
<tr><th id="381">381</th><td>      <b>if</b> (<a class="local col8 ref" href="#88NeedDef" title='NeedDef' data-ref="88NeedDef">NeedDef</a>)</td></tr>
<tr><th id="382">382</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>,</td></tr>
<tr><th id="383">383</th><td>                                                 <b>true</b><i>/*IsDef*/</i>, <b>true</b><i>/*IsImp*/</i>));</td></tr>
<tr><th id="384">384</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90LastSubRef" title='LastSubRef' data-type='llvm::MachineInstr *' data-ref="90LastSubRef">LastSubRef</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj" title='llvm::LiveVariables::FindLastRefOrPartRef' data-ref="_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj">FindLastRefOrPartRef</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>);</td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (<a class="local col0 ref" href="#90LastSubRef" title='LastSubRef' data-ref="90LastSubRef">LastSubRef</a>)</td></tr>
<tr><th id="386">386</th><td>        <a class="local col0 ref" href="#90LastSubRef" title='LastSubRef' data-ref="90LastSubRef">LastSubRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="387">387</th><td>      <b>else</b> {</td></tr>
<tr><th id="388">388</th><td>        <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="389">389</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col1 decl" id="91SS" title='SS' data-type='llvm::MCSubRegIterator' data-ref="91SS">SS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="390">390</th><td>             <a class="local col1 ref" href="#91SS" title='SS' data-ref="91SS">SS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#91SS" title='SS' data-ref="91SS">SS</a>)</td></tr>
<tr><th id="391">391</th><td>          <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#91SS" title='SS' data-ref="91SS">SS</a>]</a> = <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>;</td></tr>
<tr><th id="392">392</th><td>      }</td></tr>
<tr><th id="393">393</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col2 decl" id="92SS" title='SS' data-type='llvm::MCSubRegIterator' data-ref="92SS">SS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#87SubReg" title='SubReg' data-ref="87SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col2 ref" href="#92SS" title='SS' data-ref="92SS">SS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#92SS" title='SS' data-ref="92SS">SS</a>)</td></tr>
<tr><th id="394">394</th><td>        <a class="local col8 ref" href="#78PartUses" title='PartUses' data-ref="78PartUses">PartUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5eraseERKT_" title='llvm::SmallSet::erase' data-ref="_ZN4llvm8SmallSet5eraseERKT_">erase</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#92SS" title='SS' data-ref="92SS">SS</a>);</td></tr>
<tr><th id="395">395</th><td>    }</td></tr>
<tr><th id="396">396</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a> == <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>]</a> &amp;&amp; <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a> != <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>) {</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (<a class="local col6 ref" href="#76LastPartDef" title='LastPartDef' data-ref="76LastPartDef">LastPartDef</a>)</td></tr>
<tr><th id="398">398</th><td>      <i>// The last partial def kills the register.</i></td></tr>
<tr><th id="399">399</th><td>      <a class="local col6 ref" href="#76LastPartDef" title='LastPartDef' data-ref="76LastPartDef">LastPartDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <b>false</b><i>/*IsDef*/</i>,</td></tr>
<tr><th id="400">400</th><td>                                                <b>true</b><i>/*IsImp*/</i>, <b>true</b><i>/*IsKill*/</i>));</td></tr>
<tr><th id="401">401</th><td>    <b>else</b> {</td></tr>
<tr><th id="402">402</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="93MO" title='MO' data-type='llvm::MachineOperand *' data-ref="93MO">MO</dfn> =</td></tr>
<tr><th id="403">403</th><td>        <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <b>false</b>, <b>false</b>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>);</td></tr>
<tr><th id="404">404</th><td>      <em>bool</em> <dfn class="local col4 decl" id="94NeedEC" title='NeedEC' data-type='bool' data-ref="94NeedEC">NeedEC</dfn> = <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() &amp;&amp; <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>;</td></tr>
<tr><th id="405">405</th><td>      <i>// If the last reference is the last def, then it's not used at all.</i></td></tr>
<tr><th id="406">406</th><td><i>      // That is, unless we are currently processing the last reference itself.</i></td></tr>
<tr><th id="407">407</th><td>      <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="408">408</th><td>      <b>if</b> (<a class="local col4 ref" href="#94NeedEC" title='NeedEC' data-ref="94NeedEC">NeedEC</a>) {</td></tr>
<tr><th id="409">409</th><td>        <i>// If we are adding a subreg def and the superreg def is marked early</i></td></tr>
<tr><th id="410">410</th><td><i>        // clobber, add an early clobber marker to the subreg def.</i></td></tr>
<tr><th id="411">411</th><td>        <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a> = <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>);</td></tr>
<tr><th id="412">412</th><td>        <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>)</td></tr>
<tr><th id="413">413</th><td>          <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsEarlyClobberEb" title='llvm::MachineOperand::setIsEarlyClobber' data-ref="_ZN4llvm14MachineOperand17setIsEarlyClobberEb">setIsEarlyClobber</a>();</td></tr>
<tr><th id="414">414</th><td>      }</td></tr>
<tr><th id="415">415</th><td>    }</td></tr>
<tr><th id="416">416</th><td>  } <b>else</b></td></tr>
<tr><th id="417">417</th><td>    <a class="local col4 ref" href="#74LastRefOrPartRef" title='LastRefOrPartRef' data-ref="74LastRefOrPartRef">LastRefOrPartRef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE" title='llvm::LiveVariables::HandleRegMask' data-ref="_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE">HandleRegMask</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="95MO">MO</dfn>) {</td></tr>
<tr><th id="422">422</th><td>  <i>// Call HandlePhysRegKill() for all live registers clobbered by Mask.</i></td></tr>
<tr><th id="423">423</th><td><i>  // Clobbered registers are always dead, sp there is no need to use</i></td></tr>
<tr><th id="424">424</th><td><i>  // HandlePhysRegDef().</i></td></tr>
<tr><th id="425">425</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="96Reg" title='Reg' data-type='unsigned int' data-ref="96Reg">Reg</dfn> = <var>1</var>, <dfn class="local col7 decl" id="97NumRegs" title='NumRegs' data-type='unsigned int' data-ref="97NumRegs">NumRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a> != <a class="local col7 ref" href="#97NumRegs" title='NumRegs' data-ref="97NumRegs">NumRegs</a>; ++<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>) {</td></tr>
<tr><th id="426">426</th><td>    <i>// Skip dead regs.</i></td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>]</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>]</a>)</td></tr>
<tr><th id="428">428</th><td>      <b>continue</b>;</td></tr>
<tr><th id="429">429</th><td>    <i>// Skip mask-preserved regs.</i></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (!<a class="local col5 ref" href="#95MO" title='MO' data-ref="95MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>))</td></tr>
<tr><th id="431">431</th><td>      <b>continue</b>;</td></tr>
<tr><th id="432">432</th><td>    <i>// Kill the largest clobbered super-register.</i></td></tr>
<tr><th id="433">433</th><td><i>    // This avoids needless implicit operands.</i></td></tr>
<tr><th id="434">434</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98Super" title='Super' data-type='unsigned int' data-ref="98Super">Super</dfn> = <a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>;</td></tr>
<tr><th id="435">435</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col9 decl" id="99SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="99SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>)</td></tr>
<tr><th id="436">436</th><td>      <b>if</b> ((<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>]</a> || <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>]</a>) &amp;&amp; <a class="local col5 ref" href="#95MO" title='MO' data-ref="95MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>))</td></tr>
<tr><th id="437">437</th><td>        <a class="local col8 ref" href="#98Super" title='Super' data-ref="98Super">Super</a> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#99SR" title='SR' data-ref="99SR">SR</a>;</td></tr>
<tr><th id="438">438</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegKill' data-ref="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE">HandlePhysRegKill</a>(<a class="local col8 ref" href="#98Super" title='Super' data-ref="98Super">Super</a>, <b>nullptr</b>);</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::HandlePhysRegDef' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE">HandlePhysRegDef</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="100Reg" title='Reg' data-type='unsigned int' data-ref="100Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr *' data-ref="101MI">MI</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                     <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="102Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="102Defs">Defs</dfn>) {</td></tr>
<tr><th id="444">444</th><td>  <i>// What parts of the register are previously defined?</i></td></tr>
<tr><th id="445">445</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="103Live" title='Live' data-type='SmallSet&lt;unsigned int, 32&gt;' data-ref="103Live">Live</dfn>;</td></tr>
<tr><th id="446">446</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>]</a> || <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>]</a>) {</td></tr>
<tr><th id="447">447</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col4 decl" id="104SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="104SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="448">448</th><td>         <a class="local col4 ref" href="#104SubRegs" title='SubRegs' data-ref="104SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#104SubRegs" title='SubRegs' data-ref="104SubRegs">SubRegs</a>)</td></tr>
<tr><th id="449">449</th><td>      <a class="local col3 ref" href="#103Live" title='Live' data-ref="103Live">Live</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#104SubRegs" title='SubRegs' data-ref="104SubRegs">SubRegs</a>);</td></tr>
<tr><th id="450">450</th><td>  } <b>else</b> {</td></tr>
<tr><th id="451">451</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="105SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="105SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col5 ref" href="#105SubRegs" title='SubRegs' data-ref="105SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#105SubRegs" title='SubRegs' data-ref="105SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="452">452</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="106SubReg" title='SubReg' data-type='unsigned int' data-ref="106SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#105SubRegs" title='SubRegs' data-ref="105SubRegs">SubRegs</a>;</td></tr>
<tr><th id="453">453</th><td>      <i>// If a register isn't itself defined, but all parts that make up of it</i></td></tr>
<tr><th id="454">454</th><td><i>      // are defined, then consider it also defined.</i></td></tr>
<tr><th id="455">455</th><td><i>      // e.g.</i></td></tr>
<tr><th id="456">456</th><td><i>      // AL =</i></td></tr>
<tr><th id="457">457</th><td><i>      // AH =</i></td></tr>
<tr><th id="458">458</th><td><i>      //    = AX</i></td></tr>
<tr><th id="459">459</th><td>      <b>if</b> (<a class="local col3 ref" href="#103Live" title='Live' data-ref="103Live">Live</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#106SubReg" title='SubReg' data-ref="106SubReg">SubReg</a>))</td></tr>
<tr><th id="460">460</th><td>        <b>continue</b>;</td></tr>
<tr><th id="461">461</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#106SubReg" title='SubReg' data-ref="106SubReg">SubReg</a>]</a> || <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#106SubReg" title='SubReg' data-ref="106SubReg">SubReg</a>]</a>) {</td></tr>
<tr><th id="462">462</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="107SS" title='SS' data-type='llvm::MCSubRegIterator' data-ref="107SS">SS</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#106SubReg" title='SubReg' data-ref="106SubReg">SubReg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="463">463</th><td>             <a class="local col7 ref" href="#107SS" title='SS' data-ref="107SS">SS</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#107SS" title='SS' data-ref="107SS">SS</a>)</td></tr>
<tr><th id="464">464</th><td>          <a class="local col3 ref" href="#103Live" title='Live' data-ref="103Live">Live</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#107SS" title='SS' data-ref="107SS">SS</a>);</td></tr>
<tr><th id="465">465</th><td>      }</td></tr>
<tr><th id="466">466</th><td>    }</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <i>// Start from the largest piece, find the last time any part of the register</i></td></tr>
<tr><th id="470">470</th><td><i>  // is referenced.</i></td></tr>
<tr><th id="471">471</th><td>  <a class="member" href="#_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegKill' data-ref="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE">HandlePhysRegKill</a>(<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>, <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>);</td></tr>
<tr><th id="472">472</th><td>  <i>// Only some of the sub-registers are used.</i></td></tr>
<tr><th id="473">473</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col8 decl" id="108SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="108SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>); <a class="local col8 ref" href="#108SubRegs" title='SubRegs' data-ref="108SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col8 ref" href="#108SubRegs" title='SubRegs' data-ref="108SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="474">474</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109SubReg" title='SubReg' data-type='unsigned int' data-ref="109SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col8 ref" href="#108SubRegs" title='SubRegs' data-ref="108SubRegs">SubRegs</a>;</td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103Live" title='Live' data-ref="103Live">Live</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col9 ref" href="#109SubReg" title='SubReg' data-ref="109SubReg">SubReg</a>))</td></tr>
<tr><th id="476">476</th><td>      <i>// Skip if this sub-register isn't defined.</i></td></tr>
<tr><th id="477">477</th><td>      <b>continue</b>;</td></tr>
<tr><th id="478">478</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegKill' data-ref="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE">HandlePhysRegKill</a>(<a class="local col9 ref" href="#109SubReg" title='SubReg' data-ref="109SubReg">SubReg</a>, <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>);</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>)</td></tr>
<tr><th id="482">482</th><td>    <a class="local col2 ref" href="#102Defs" title='Defs' data-ref="102Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg">Reg</a>);  <i>// Remember this def.</i></td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::UpdatePhysRegDefs' data-ref="_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE">UpdatePhysRegDefs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="110MI">MI</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="111Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="111Defs">Defs</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <b>while</b> (!<a class="local col1 ref" href="#111Defs" title='Defs' data-ref="111Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="488">488</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='unsigned int' data-ref="112Reg">Reg</dfn> = <a class="local col1 ref" href="#111Defs" title='Defs' data-ref="111Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="489">489</th><td>    <a class="local col1 ref" href="#111Defs" title='Defs' data-ref="111Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="490">490</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col3 decl" id="113SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="113SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="491">491</th><td>         <a class="local col3 ref" href="#113SubRegs" title='SubRegs' data-ref="113SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#113SubRegs" title='SubRegs' data-ref="113SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="492">492</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="114SubReg" title='SubReg' data-type='unsigned int' data-ref="114SubReg">SubReg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#113SubRegs" title='SubRegs' data-ref="113SubRegs">SubRegs</a>;</td></tr>
<tr><th id="493">493</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#114SubReg" title='SubReg' data-ref="114SubReg">SubReg</a>]</a> = &amp;<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>;</td></tr>
<tr><th id="494">494</th><td>      <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#114SubReg" title='SubReg' data-ref="114SubReg">SubReg</a>]</a>  = <b>nullptr</b>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::runOnInstr' data-ref="_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE">runOnInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="115MI">MI</dfn>,</td></tr>
<tr><th id="500">500</th><td>                               <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="116Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="116Defs">Defs</dfn>) {</td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isDebugInstr()) ? void (0) : __assert_fail (&quot;!MI.isDebugInstr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 501, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>());</td></tr>
<tr><th id="502">502</th><td>  <i>// Process all of the operands of the instruction...</i></td></tr>
<tr><th id="503">503</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117NumOperandsToProcess" title='NumOperandsToProcess' data-type='unsigned int' data-ref="117NumOperandsToProcess">NumOperandsToProcess</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// Unless it is a PHI node.  In this case, ONLY process the DEF, not any</i></td></tr>
<tr><th id="506">506</th><td><i>  // of the uses.  They will be handled in other basic blocks.</i></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="508">508</th><td>    <a class="local col7 ref" href="#117NumOperandsToProcess" title='NumOperandsToProcess' data-ref="117NumOperandsToProcess">NumOperandsToProcess</a> = <var>1</var>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <i>// Clear kill and dead markers. LV will recompute them.</i></td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="118UseRegs" title='UseRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="118UseRegs">UseRegs</dfn>;</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="119DefRegs" title='DefRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="119DefRegs">DefRegs</dfn>;</td></tr>
<tr><th id="513">513</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>1</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="120RegMasks" title='RegMasks' data-type='SmallVector&lt;unsigned int, 1&gt;' data-ref="120RegMasks">RegMasks</dfn>;</td></tr>
<tr><th id="514">514</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="121i" title='i' data-type='unsigned int' data-ref="121i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> != <a class="local col7 ref" href="#117NumOperandsToProcess" title='NumOperandsToProcess' data-ref="117NumOperandsToProcess">NumOperandsToProcess</a>; ++<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>) {</td></tr>
<tr><th id="515">515</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="122MO">MO</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>);</td></tr>
<tr><th id="516">516</th><td>    <b>if</b> (<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="517">517</th><td>      <a class="local col0 ref" href="#120RegMasks" title='RegMasks' data-ref="120RegMasks">RegMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>);</td></tr>
<tr><th id="518">518</th><td>      <b>continue</b>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (!<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>)</td></tr>
<tr><th id="521">521</th><td>      <b>continue</b>;</td></tr>
<tr><th id="522">522</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="123MOReg" title='MOReg' data-type='unsigned int' data-ref="123MOReg">MOReg</dfn> = <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (!(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>) &amp;&amp;</td></tr>
<tr><th id="525">525</th><td>            <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>)))</td></tr>
<tr><th id="526">526</th><td>        <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="527">527</th><td>      <b>if</b> (<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="528">528</th><td>        <a class="local col8 ref" href="#118UseRegs" title='UseRegs' data-ref="118UseRegs">UseRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>);</td></tr>
<tr><th id="529">529</th><td>    } <b>else</b> {</td></tr>
<tr><th id="530">530</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 530, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="531">531</th><td>      <i>// FIXME: We should not remove any dead flags. However the MIPS RDDSP</i></td></tr>
<tr><th id="532">532</th><td><i>      // instruction needs it at the moment: <a href="http://llvm.org/PR27116">http://llvm.org/PR27116</a>.</i></td></tr>
<tr><th id="533">533</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>) &amp;&amp;</td></tr>
<tr><th id="534">534</th><td>          !<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>))</td></tr>
<tr><th id="535">535</th><td>        <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="536">536</th><td>      <a class="local col9 ref" href="#119DefRegs" title='DefRegs' data-ref="119DefRegs">DefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#123MOReg" title='MOReg' data-ref="123MOReg">MOReg</a>);</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="124MBB">MBB</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="541">541</th><td>  <i>// Process all uses.</i></td></tr>
<tr><th id="542">542</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="126e" title='e' data-type='unsigned int' data-ref="126e">e</dfn> = <a class="local col8 ref" href="#118UseRegs" title='UseRegs' data-ref="118UseRegs">UseRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a> != <a class="local col6 ref" href="#126e" title='e' data-ref="126e">e</a>; ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>) {</td></tr>
<tr><th id="543">543</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="127MOReg" title='MOReg' data-type='unsigned int' data-ref="127MOReg">MOReg</dfn> = <a class="local col8 ref" href="#118UseRegs" title='UseRegs' data-ref="118UseRegs">UseRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#125i" title='i' data-ref="125i">i</a>]</a>;</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#127MOReg" title='MOReg' data-ref="127MOReg">MOReg</a>))</td></tr>
<tr><th id="545">545</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegUse' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE">HandleVirtRegUse</a>(<a class="local col7 ref" href="#127MOReg" title='MOReg' data-ref="127MOReg">MOReg</a>, <a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a></span>);</td></tr>
<tr><th id="546">546</th><td>    <b>else</b> <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col7 ref" href="#127MOReg" title='MOReg' data-ref="127MOReg">MOReg</a>))</td></tr>
<tr><th id="547">547</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegUse' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE">HandlePhysRegUse</a>(<a class="local col7 ref" href="#127MOReg" title='MOReg' data-ref="127MOReg">MOReg</a>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a></span>);</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i>// Process all masked registers. (Call clobbers).</i></td></tr>
<tr><th id="551">551</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="129e" title='e' data-type='unsigned int' data-ref="129e">e</dfn> = <a class="local col0 ref" href="#120RegMasks" title='RegMasks' data-ref="120RegMasks">RegMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> != <a class="local col9 ref" href="#129e" title='e' data-ref="129e">e</a>; ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>)</td></tr>
<tr><th id="552">552</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE" title='llvm::LiveVariables::HandleRegMask' data-ref="_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE">HandleRegMask</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#120RegMasks" title='RegMasks' data-ref="120RegMasks">RegMasks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>]</a>));</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <i>// Process all defs.</i></td></tr>
<tr><th id="555">555</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="130i" title='i' data-type='unsigned int' data-ref="130i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="131e" title='e' data-type='unsigned int' data-ref="131e">e</dfn> = <a class="local col9 ref" href="#119DefRegs" title='DefRegs' data-ref="119DefRegs">DefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a> != <a class="local col1 ref" href="#131e" title='e' data-ref="131e">e</a>; ++<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>) {</td></tr>
<tr><th id="556">556</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="132MOReg" title='MOReg' data-type='unsigned int' data-ref="132MOReg">MOReg</dfn> = <a class="local col9 ref" href="#119DefRegs" title='DefRegs' data-ref="119DefRegs">DefRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#130i" title='i' data-ref="130i">i</a>]</a>;</td></tr>
<tr><th id="557">557</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#132MOReg" title='MOReg' data-ref="132MOReg">MOReg</a>))</td></tr>
<tr><th id="558">558</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegDef' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE">HandleVirtRegDef</a>(<a class="local col2 ref" href="#132MOReg" title='MOReg' data-ref="132MOReg">MOReg</a>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a></span>);</td></tr>
<tr><th id="559">559</th><td>    <b>else</b> <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#132MOReg" title='MOReg' data-ref="132MOReg">MOReg</a>))</td></tr>
<tr><th id="560">560</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::HandlePhysRegDef' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE">HandlePhysRegDef</a>(<a class="local col2 ref" href="#132MOReg" title='MOReg' data-ref="132MOReg">MOReg</a>, &amp;<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#116Defs" title='Defs' data-ref="116Defs">Defs</a></span>);</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td>  <a class="member" href="#_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::UpdatePhysRegDefs' data-ref="_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE">UpdatePhysRegDefs</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#116Defs" title='Defs' data-ref="116Defs">Defs</a></span>);</td></tr>
<tr><th id="563">563</th><td>}</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj" title='llvm::LiveVariables::runOnBlock' data-ref="_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj">runOnBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="133MBB">MBB</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="134NumRegs" title='NumRegs' data-type='const unsigned int' data-ref="134NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="566">566</th><td>  <i>// Mark live-in registers as live-in.</i></td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="135Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="135Defs">Defs</dfn>;</td></tr>
<tr><th id="568">568</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="136LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="136LI">LI</dfn> : <a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="569">569</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(LI.PhysReg) &amp;&amp; &quot;Cannot have a live-in virtual register!&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(LI.PhysReg) &amp;&amp; \&quot;Cannot have a live-in virtual register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 570, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#136LI" title='LI' data-ref="136LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="570">570</th><td>           <q>"Cannot have a live-in virtual register!"</q>);</td></tr>
<tr><th id="571">571</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::HandlePhysRegDef' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE">HandlePhysRegDef</a>(<a class="local col6 ref" href="#136LI" title='LI' data-ref="136LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <b>nullptr</b>, <span class='refarg'><a class="local col5 ref" href="#135Defs" title='Defs' data-ref="135Defs">Defs</a></span>);</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// Loop over all of the instructions, processing them.</i></td></tr>
<tr><th id="575">575</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="576">576</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137Dist" title='Dist' data-type='unsigned int' data-ref="137Dist">Dist</dfn> = <var>0</var>;</td></tr>
<tr><th id="577">577</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn> : *<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>) {</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="579">579</th><td>      <b>continue</b>;</td></tr>
<tr><th id="580">580</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="local col7 ref" href="#137Dist" title='Dist' data-ref="137Dist">Dist</a>++));</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::runOnInstr' data-ref="_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE">runOnInstr</a>(<span class='refarg'><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#135Defs" title='Defs' data-ref="135Defs">Defs</a></span>);</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <i>// Handle any virtual assignments from PHI nodes which might be at the</i></td></tr>
<tr><th id="586">586</th><td><i>  // bottom of this basic block.  We check all of our successor blocks to see</i></td></tr>
<tr><th id="587">587</th><td><i>  // if they have PHI nodes, and if so, we simulate an assignment at the end</i></td></tr>
<tr><th id="588">588</th><td><i>  // of the current block.</i></td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="590">590</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="139VarInfoVec" title='VarInfoVec' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="139VarInfoVec">VarInfoVec</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col0 decl" id="140I" title='I' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="140I">I</dfn> = <a class="local col9 ref" href="#139VarInfoVec" title='VarInfoVec' data-ref="139VarInfoVec">VarInfoVec</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="593">593</th><td>           <dfn class="local col1 decl" id="141E" title='E' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="141E">E</dfn> = <a class="local col9 ref" href="#139VarInfoVec" title='VarInfoVec' data-ref="139VarInfoVec">VarInfoVec</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a> != <a class="local col1 ref" href="#141E" title='E' data-ref="141E">E</a>; ++<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>)</td></tr>
<tr><th id="594">594</th><td>      <i>// Mark it alive only in the block we are representing.</i></td></tr>
<tr><th id="595">595</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_">MarkVirtRegAliveInBlock</a>(<span class='refarg'><a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(*<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>)</span>,<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(*<a class="local col0 ref" href="#140I" title='I' data-ref="140I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="596">596</th><td>                              <a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>);</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// MachineCSE may CSE instructions which write to non-allocatable physical</i></td></tr>
<tr><th id="600">600</th><td><i>  // registers across MBBs. Remember if any reserved register is liveout.</i></td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col2 decl" id="142LiveOuts" title='LiveOuts' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="142LiveOuts">LiveOuts</dfn>;</td></tr>
<tr><th id="602">602</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col3 decl" id="143SI" title='SI' data-type='MachineBasicBlock::const_succ_iterator' data-ref="143SI">SI</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="603">603</th><td>         <dfn class="local col4 decl" id="144SE" title='SE' data-type='MachineBasicBlock::const_succ_iterator' data-ref="144SE">SE</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col3 ref" href="#143SI" title='SI' data-ref="143SI">SI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#144SE" title='SE' data-ref="144SE">SE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#143SI" title='SI' data-ref="143SI">SI</a>) {</td></tr>
<tr><th id="604">604</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145SuccMBB" title='SuccMBB' data-type='llvm::MachineBasicBlock *' data-ref="145SuccMBB">SuccMBB</dfn> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#143SI" title='SI' data-ref="143SI">SI</a>;</td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (<a class="local col5 ref" href="#145SuccMBB" title='SuccMBB' data-ref="145SuccMBB">SuccMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="606">606</th><td>      <b>continue</b>;</td></tr>
<tr><th id="607">607</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="146LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="146LI">LI</dfn> : <a class="local col5 ref" href="#145SuccMBB" title='SuccMBB' data-ref="145SuccMBB">SuccMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="608">608</th><td>      <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj" title='llvm::TargetRegisterInfo::isInAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj">isInAllocatableClass</a>(<a class="local col6 ref" href="#146LI" title='LI' data-ref="146LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>))</td></tr>
<tr><th id="609">609</th><td>        <i>// Ignore other live-ins, e.g. those that are live into landing pads.</i></td></tr>
<tr><th id="610">610</th><td>        <a class="local col2 ref" href="#142LiveOuts" title='LiveOuts' data-ref="142LiveOuts">LiveOuts</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#146LI" title='LI' data-ref="146LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="611">611</th><td>    }</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i>// Loop over PhysRegDef / PhysRegUse, killing any registers that are</i></td></tr>
<tr><th id="615">615</th><td><i>  // available at the end of the basic block.</i></td></tr>
<tr><th id="616">616</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="147i" title='i' data-type='unsigned int' data-ref="147i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a> != <a class="local col4 ref" href="#134NumRegs" title='NumRegs' data-ref="134NumRegs">NumRegs</a>; ++<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>)</td></tr>
<tr><th id="617">617</th><td>    <b>if</b> ((<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a> || <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>]</a>) &amp;&amp; !<a class="local col2 ref" href="#142LiveOuts" title='LiveOuts' data-ref="142LiveOuts">LiveOuts</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>))</td></tr>
<tr><th id="618">618</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::HandlePhysRegDef' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE">HandlePhysRegDef</a>(<a class="local col7 ref" href="#147i" title='i' data-ref="147i">i</a>, <b>nullptr</b>, <span class='refarg'><a class="local col5 ref" href="#135Defs" title='Defs' data-ref="135Defs">Defs</a></span>);</td></tr>
<tr><th id="619">619</th><td>}</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="virtual decl def" id="_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::LiveVariables::runOnMachineFunction' data-ref="_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="148mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="148mf">mf</dfn>) {</td></tr>
<tr><th id="622">622</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a> = &amp;<a class="local col8 ref" href="#148mf" title='mf' data-ref="148mf">mf</a>;</td></tr>
<tr><th id="623">623</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#148mf" title='mf' data-ref="148mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="624">624</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="149NumRegs" title='NumRegs' data-type='const unsigned int' data-ref="149NumRegs">NumRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="627">627</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="local col9 ref" href="#149NumRegs" title='NumRegs' data-ref="149NumRegs">NumRegs</a>, <b>nullptr</b>);</td></tr>
<tr><th id="628">628</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="local col9 ref" href="#149NumRegs" title='NumRegs' data-ref="149NumRegs">NumRegs</a>, <b>nullptr</b>);</td></tr>
<tr><th id="629">629</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getNumBlockIDsEv" title='llvm::MachineFunction::getNumBlockIDs' data-ref="_ZNK4llvm15MachineFunction14getNumBlockIDsEv">getNumBlockIDs</a>());</td></tr>
<tr><th id="630">630</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIJoins" title='llvm::LiveVariables::PHIJoins' data-ref="llvm::LiveVariables::PHIJoins">PHIJoins</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector5clearEv" title='llvm::SparseBitVector::clear' data-ref="_ZN4llvm15SparseBitVector5clearEv">clear</a>();</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i>// FIXME: LiveIntervals will be updated to remove its dependence on</i></td></tr>
<tr><th id="633">633</th><td><i>  // LiveVariables to improve compilation time and eliminate bizarre pass</i></td></tr>
<tr><th id="634">634</th><td><i>  // dependencies. Until then, we can't change much in -O0.</i></td></tr>
<tr><th id="635">635</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="636">636</th><td>    <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"regalloc=... not currently supported with -O0"</q>);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <a class="member" href="#_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE" title='llvm::LiveVariables::analyzePHINodes' data-ref="_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE">analyzePHINodes</a>(<a class="local col8 ref" href="#148mf" title='mf' data-ref="148mf">mf</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i>// Calculate live variable information in depth first order on the CFG of the</i></td></tr>
<tr><th id="641">641</th><td><i>  // function.  This guarantees that we will see the definition of a virtual</i></td></tr>
<tr><th id="642">642</th><td><i>  // register before its uses due to dominance properties of SSA (except for PHI</i></td></tr>
<tr><th id="643">643</th><td><i>  // nodes, which are treated as a special case).</i></td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="150Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="150Entry">Entry</dfn> = &amp;<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="645">645</th><td>  <a class="type" href="../../include/llvm/ADT/DepthFirstIterator.h.html#llvm::df_iterator_default_set" title='llvm::df_iterator_default_set' data-ref="llvm::df_iterator_default_set">df_iterator_default_set</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*,<var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/DepthFirstIterator.h.html#69" title='llvm::df_iterator_default_set&lt;llvm::MachineBasicBlock *, 16&gt;::df_iterator_default_set' data-ref="_ZN4llvm23df_iterator_default_setIPNS_17MachineBasicBlockELj16EEC1Ev"></a><dfn class="local col1 decl" id="151Visited" title='Visited' data-type='df_iterator_default_set&lt;llvm::MachineBasicBlock *, 16&gt;' data-ref="151Visited">Visited</dfn>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="152MBB">MBB</dfn> : <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm15depth_first_extERKT_RT0_" title='llvm::depth_first_ext' data-ref="_ZN4llvm15depth_first_extERKT_RT0_">depth_first_ext</a>(<a class="local col0 ref" href="#150Entry" title='Entry' data-ref="150Entry">Entry</a>, <span class='refarg'><a class="local col1 ref" href="#151Visited" title='Visited' data-ref="151Visited">Visited</a></span>)) {</td></tr>
<tr><th id="648">648</th><td>    <a class="member" href="#_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj" title='llvm::LiveVariables::runOnBlock' data-ref="_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj">runOnBlock</a>(<a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>, <a class="local col9 ref" href="#149NumRegs" title='NumRegs' data-ref="149NumRegs">NumRegs</a>);</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="local col9 ref" href="#149NumRegs" title='NumRegs' data-ref="149NumRegs">NumRegs</a>, <b>nullptr</b>);</td></tr>
<tr><th id="651">651</th><td>    <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="local col9 ref" href="#149NumRegs" title='NumRegs' data-ref="149NumRegs">NumRegs</a>, <b>nullptr</b>);</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i>// Convert and transfer the dead / killed information we have gathered into</i></td></tr>
<tr><th id="655">655</th><td><i>  // VirtRegInfo onto MI's.</i></td></tr>
<tr><th id="656">656</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="153i" title='i' data-type='unsigned int' data-ref="153i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="154e1" title='e1' data-type='unsigned int' data-ref="154e1">e1</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMap4sizeEv" title='llvm::IndexedMap::size' data-ref="_ZNK4llvm10IndexedMap4sizeEv">size</a>(); <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> != <a class="local col4 ref" href="#154e1" title='e1' data-ref="154e1">e1</a>; ++<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>) {</td></tr>
<tr><th id="657">657</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="155Reg" title='Reg' data-type='const unsigned int' data-ref="155Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>);</td></tr>
<tr><th id="658">658</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="156j" title='j' data-type='unsigned int' data-ref="156j">j</dfn> = <var>0</var>, <dfn class="local col7 decl" id="157e2" title='e2' data-type='unsigned int' data-ref="157e2">e2</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#156j" title='j' data-ref="156j">j</a> != <a class="local col7 ref" href="#157e2" title='e2' data-ref="157e2">e2</a>; ++<a class="local col6 ref" href="#156j" title='j' data-ref="156j">j</a>)</td></tr>
<tr><th id="659">659</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#156j" title='j' data-ref="156j">j</a>]</a> == <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>))</td></tr>
<tr><th id="660">660</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#156j" title='j' data-ref="156j">j</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>);</td></tr>
<tr><th id="661">661</th><td>      <b>else</b></td></tr>
<tr><th id="662">662</th><td>        <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#156j" title='j' data-ref="156j">j</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>);</td></tr>
<tr><th id="663">663</th><td>  }</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Check to make sure there are no unreachable blocks in the MC CFG for the</i></td></tr>
<tr><th id="666">666</th><td><i>  // function.  If so, it is due to a bug in the instruction selector or some</i></td></tr>
<tr><th id="667">667</th><td><i>  // other part of the code generator if this happens.</i></td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="668">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="669">669</th><td>  <b>for</b>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col8 decl" id="158i" title='i' data-type='MachineFunction::iterator' data-ref="158i">i</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col9 decl" id="159e" title='e' data-type='MachineFunction::iterator' data-ref="159e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col8 ref" href="#158i" title='i' data-ref="158i">i</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#159e" title='e' data-ref="159e">e</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#158i" title='i' data-ref="158i">i</a>)</td></tr>
<tr><th id="670">670</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Visited.count(&amp;*i) != 0 &amp;&amp; &quot;unreachable basic block found&quot;) ? void (0) : __assert_fail (&quot;Visited.count(&amp;*i) != 0 &amp;&amp; \&quot;unreachable basic block found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 670, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151Visited" title='Visited' data-ref="151Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#158i" title='i' data-ref="158i">i</a>) != <var>0</var> &amp;&amp; <q>"unreachable basic block found"</q>);</td></tr>
<tr><th id="671">671</th><td><u>#<span data-ppcond="668">endif</span></u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="674">674</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="675">675</th><td>  <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="678">678</th><td>}</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><i class="doc">/// replaceKillInstruction - Update register kill info by replacing a kill</i></td></tr>
<tr><th id="681">681</th><td><i class="doc">/// instruction with a new one.</i></td></tr>
<tr><th id="682">682</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="160Reg" title='Reg' data-type='unsigned int' data-ref="160Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="161OldMI">OldMI</dfn>,</td></tr>
<tr><th id="683">683</th><td>                                           <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="162NewMI">NewMI</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col3 decl" id="163VI" title='VI' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="163VI">VI</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col0 ref" href="#160Reg" title='Reg' data-ref="160Reg">Reg</a>);</td></tr>
<tr><th id="685">685</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7replaceT_S_RKT0_S2_" title='std::replace' data-ref="_ZSt7replaceT_S_RKT0_S2_">replace</a>(<a class="local col3 ref" href="#163VI" title='VI' data-ref="163VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col3 ref" href="#163VI" title='VI' data-ref="163VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), &amp;<a class="local col1 ref" href="#161OldMI" title='OldMI' data-ref="161OldMI">OldMI</a>, &amp;<a class="local col2 ref" href="#162NewMI" title='NewMI' data-ref="162NewMI">NewMI</a>);</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><i class="doc">/// removeVirtualRegistersKilled - Remove all killed info for the specified</i></td></tr>
<tr><th id="689">689</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="690">690</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables28removeVirtualRegistersKilledERNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegistersKilled' data-ref="_ZN4llvm13LiveVariables28removeVirtualRegistersKilledERNS_12MachineInstrE">removeVirtualRegistersKilled</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="164MI">MI</dfn>) {</td></tr>
<tr><th id="691">691</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="165i" title='i' data-type='unsigned int' data-ref="165i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="166e" title='e' data-type='unsigned int' data-ref="166e">e</dfn> = <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a> != <a class="local col6 ref" href="#166e" title='e' data-ref="166e">e</a>; ++<a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>) {</td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="167MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="167MO">MO</dfn> = <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>);</td></tr>
<tr><th id="693">693</th><td>    <b>if</b> (<a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="694">694</th><td>      <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="695">695</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="168Reg" title='Reg' data-type='unsigned int' data-ref="168Reg">Reg</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="696">696</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#168Reg" title='Reg' data-ref="168Reg">Reg</a>)) {</td></tr>
<tr><th id="697">697</th><td>        <em>bool</em> <dfn class="local col9 decl" id="169removed" title='removed' data-type='bool' data-ref="169removed">removed</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col8 ref" href="#168Reg" title='Reg' data-ref="168Reg">Reg</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'><a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a></span>);</td></tr>
<tr><th id="698">698</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (removed &amp;&amp; &quot;kill not in register&apos;s VarInfo?&quot;) ? void (0) : __assert_fail (&quot;removed &amp;&amp; \&quot;kill not in register&apos;s VarInfo?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp&quot;, 698, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169removed" title='removed' data-ref="169removed">removed</a> &amp;&amp; <q>"kill not in register's VarInfo?"</q>);</td></tr>
<tr><th id="699">699</th><td>        (<em>void</em>)<a class="local col9 ref" href="#169removed" title='removed' data-ref="169removed">removed</a>;</td></tr>
<tr><th id="700">700</th><td>      }</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i class="doc">/// analyzePHINodes - Gather information about the PHI nodes in here. In</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">/// particular, we want to map the variable information of a virtual register</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">/// which is used in a PHI node. We map that to the BB the vreg is coming from.</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">///</i></td></tr>
<tr><th id="709">709</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE" title='llvm::LiveVariables::analyzePHINodes' data-ref="_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE">analyzePHINodes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp; <dfn class="local col0 decl" id="170Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="170Fn">Fn</dfn>) {</td></tr>
<tr><th id="710">710</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="171MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="171MBB">MBB</dfn> : <a class="local col0 ref" href="#170Fn" title='Fn' data-ref="170Fn">Fn</a>)</td></tr>
<tr><th id="711">711</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="172BBI" title='BBI' data-type='const llvm::MachineInstr &amp;' data-ref="172BBI">BBI</dfn> : <a class="local col1 ref" href="#171MBB" title='MBB' data-ref="171MBB">MBB</a>) {</td></tr>
<tr><th id="712">712</th><td>      <b>if</b> (!<a class="local col2 ref" href="#172BBI" title='BBI' data-ref="172BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="713">713</th><td>        <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="173i" title='i' data-type='unsigned int' data-ref="173i">i</dfn> = <var>1</var>, <dfn class="local col4 decl" id="174e" title='e' data-type='unsigned int' data-ref="174e">e</dfn> = <a class="local col2 ref" href="#172BBI" title='BBI' data-ref="172BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#173i" title='i' data-ref="173i">i</a> != <a class="local col4 ref" href="#174e" title='e' data-ref="174e">e</a>; <a class="local col3 ref" href="#173i" title='i' data-ref="173i">i</a> += <var>2</var>)</td></tr>
<tr><th id="715">715</th><td>        <b>if</b> (<a class="local col2 ref" href="#172BBI" title='BBI' data-ref="172BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#173i" title='i' data-ref="173i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="716">716</th><td>          <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#172BBI" title='BBI' data-ref="172BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#173i" title='i' data-ref="173i">i</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a></td></tr>
<tr><th id="717">717</th><td>            .<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#172BBI" title='BBI' data-ref="172BBI">BBI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#173i" title='i' data-ref="173i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="718">718</th><td>    }</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE" title='llvm::LiveVariables::VarInfo::isLiveIn' data-ref="_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE">isLiveIn</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="175MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="175MBB">MBB</dfn>,</td></tr>
<tr><th id="722">722</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="176Reg" title='Reg' data-type='unsigned int' data-ref="176Reg">Reg</dfn>,</td></tr>
<tr><th id="723">723</th><td>                                      <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="177MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="177MRI">MRI</dfn>) {</td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178Num" title='Num' data-type='unsigned int' data-ref="178Num">Num</dfn> = <a class="local col5 ref" href="#175MBB" title='MBB' data-ref="175MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <i>// Reg is live-through.</i></td></tr>
<tr><th id="727">727</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col8 ref" href="#178Num" title='Num' data-ref="178Num">Num</a>))</td></tr>
<tr><th id="728">728</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <i>// Registers defined in MBB cannot be live in.</i></td></tr>
<tr><th id="731">731</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="179Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="179Def">Def</dfn> = <a class="local col7 ref" href="#177MRI" title='MRI' data-ref="177MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#176Reg" title='Reg' data-ref="176Reg">Reg</a>);</td></tr>
<tr><th id="732">732</th><td>  <b>if</b> (<a class="local col9 ref" href="#179Def" title='Def' data-ref="179Def">Def</a> &amp;&amp; <a class="local col9 ref" href="#179Def" title='Def' data-ref="179Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() == &amp;<a class="local col5 ref" href="#175MBB" title='MBB' data-ref="175MBB">MBB</a>)</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td> <i>// Reg was not defined in MBB, was it killed here?</i></td></tr>
<tr><th id="736">736</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</a>(&amp;<a class="local col5 ref" href="#175MBB" title='MBB' data-ref="175MBB">MBB</a>);</td></tr>
<tr><th id="737">737</th><td>}</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables9isLiveOutEjRKNS_17MachineBasicBlockE" title='llvm::LiveVariables::isLiveOut' data-ref="_ZN4llvm13LiveVariables9isLiveOutEjRKNS_17MachineBasicBlockE">isLiveOut</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="180Reg" title='Reg' data-type='unsigned int' data-ref="180Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="181MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="181MBB">MBB</dfn>) {</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col2 decl" id="182VI" title='VI' data-type='LiveVariables::VarInfo &amp;' data-ref="182VI">VI</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="183Kills" title='Kills' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="183Kills">Kills</dfn>;</td></tr>
<tr><th id="743">743</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="184i" title='i' data-type='unsigned int' data-ref="184i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="185e" title='e' data-type='unsigned int' data-ref="185e">e</dfn> = <a class="local col2 ref" href="#182VI" title='VI' data-ref="182VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#184i" title='i' data-ref="184i">i</a> != <a class="local col5 ref" href="#185e" title='e' data-ref="185e">e</a>; ++<a class="local col4 ref" href="#184i" title='i' data-ref="184i">i</a>)</td></tr>
<tr><th id="744">744</th><td>    <a class="local col3 ref" href="#183Kills" title='Kills' data-ref="183Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#182VI" title='VI' data-ref="182VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#184i" title='i' data-ref="184i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i>// Loop over all of the successors of the basic block, checking to see if</i></td></tr>
<tr><th id="747">747</th><td><i>  // the value is either live in the block, or if it is killed in the block.</i></td></tr>
<tr><th id="748">748</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="186SuccMBB" title='SuccMBB' data-type='const llvm::MachineBasicBlock *' data-ref="186SuccMBB">SuccMBB</dfn> : <a class="local col1 ref" href="#181MBB" title='MBB' data-ref="181MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="749">749</th><td>    <i>// Is it alive in this successor?</i></td></tr>
<tr><th id="750">750</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187SuccIdx" title='SuccIdx' data-type='unsigned int' data-ref="187SuccIdx">SuccIdx</dfn> = <a class="local col6 ref" href="#186SuccMBB" title='SuccMBB' data-ref="186SuccMBB">SuccMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="751">751</th><td>    <b>if</b> (<a class="local col2 ref" href="#182VI" title='VI' data-ref="182VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col7 ref" href="#187SuccIdx" title='SuccIdx' data-ref="187SuccIdx">SuccIdx</a>))</td></tr>
<tr><th id="752">752</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="753">753</th><td>    <i>// Or is it live because there is a use in a successor that kills it?</i></td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (<a class="local col3 ref" href="#183Kills" title='Kills' data-ref="183Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#186SuccMBB" title='SuccMBB' data-ref="186SuccMBB">SuccMBB</a>))</td></tr>
<tr><th id="755">755</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="756">756</th><td>  }</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="759">759</th><td>}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><i class="doc">/// addNewBlock - Add a new basic block BB as an empty succcessor to DomBB. All</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">/// variables that are live out of DomBB will be marked as passing live through</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">/// BB.</i></td></tr>
<tr><th id="764">764</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<dfn class="decl def" id="_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_" title='llvm::LiveVariables::addNewBlock' data-ref="_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_">addNewBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="188BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="188BB">BB</dfn>,</td></tr>
<tr><th id="765">765</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="189DomBB" title='DomBB' data-type='llvm::MachineBasicBlock *' data-ref="189DomBB">DomBB</dfn>,</td></tr>
<tr><th id="766">766</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="190SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="190SuccBB">SuccBB</dfn>) {</td></tr>
<tr><th id="767">767</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="191NumNew" title='NumNew' data-type='const unsigned int' data-ref="191NumNew">NumNew</dfn> = <a class="local col8 ref" href="#188BB" title='BB' data-ref="188BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col2 decl" id="192Defs" title='Defs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="192Defs">Defs</dfn>, <a class="ref fake" href="../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col3 decl" id="193Kills" title='Kills' data-type='DenseSet&lt;unsigned int&gt;' data-ref="193Kills">Kills</dfn>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="194BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="194BBI">BBI</dfn> = <a class="local col0 ref" href="#190SuccBB" title='SuccBB' data-ref="190SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col5 decl" id="195BBE" title='BBE' data-type='MachineBasicBlock::iterator' data-ref="195BBE">BBE</dfn> = <a class="local col0 ref" href="#190SuccBB" title='SuccBB' data-ref="190SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="772">772</th><td>  <b>for</b> (; <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#195BBE" title='BBE' data-ref="195BBE">BBE</a> &amp;&amp; <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a>) {</td></tr>
<tr><th id="773">773</th><td>    <i>// Record the def of the PHI node.</i></td></tr>
<tr><th id="774">774</th><td>    <a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>    <i>// All registers used by PHI nodes in SuccBB must be live through BB.</i></td></tr>
<tr><th id="777">777</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="196i" title='i' data-type='unsigned int' data-ref="196i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="197e" title='e' data-type='unsigned int' data-ref="197e">e</dfn> = <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> != <a class="local col7 ref" href="#197e" title='e' data-ref="197e">e</a>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> += <var>2</var>)</td></tr>
<tr><th id="778">778</th><td>      <b>if</b> (<a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col8 ref" href="#188BB" title='BB' data-ref="188BB">BB</a>)</td></tr>
<tr><th id="779">779</th><td>        <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col1 ref" href="#191NumNew" title='NumNew' data-ref="191NumNew">NumNew</a>);</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <i>// Record all vreg defs and kills of all instructions in SuccBB.</i></td></tr>
<tr><th id="783">783</th><td>  <b>for</b> (; <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#195BBE" title='BBE' data-ref="195BBE">BBE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a>) {</td></tr>
<tr><th id="784">784</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col8 decl" id="198I" title='I' data-type='MachineInstr::mop_iterator' data-ref="198I">I</dfn> = <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="785">785</th><td>         <dfn class="local col9 decl" id="199E" title='E' data-type='MachineInstr::mop_iterator' data-ref="199E">E</dfn> = <a class="local col4 ref" href="#194BBI" title='BBI' data-ref="194BBI">BBI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a> != <a class="local col9 ref" href="#199E" title='E' data-ref="199E">E</a>; ++<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>) {</td></tr>
<tr><th id="786">786</th><td>      <b>if</b> (<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="787">787</th><td>        <b>if</b> (<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="788">788</th><td>          <a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="789">789</th><td>        <b>else</b> <b>if</b> (<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="790">790</th><td>          <a class="local col3 ref" href="#193Kills" title='Kills' data-ref="193Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col8 ref" href="#198I" title='I' data-ref="198I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="791">791</th><td>      }</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i>// Update info for all live variables</i></td></tr>
<tr><th id="796">796</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="200i" title='i' data-type='unsigned int' data-ref="200i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="201e" title='e' data-type='unsigned int' data-ref="201e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col0 ref" href="#200i" title='i' data-ref="200i">i</a> != <a class="local col1 ref" href="#201e" title='e' data-ref="201e">e</a>; ++<a class="local col0 ref" href="#200i" title='i' data-ref="200i">i</a>) {</td></tr>
<tr><th id="797">797</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202Reg" title='Reg' data-type='unsigned int' data-ref="202Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col0 ref" href="#200i" title='i' data-ref="200i">i</a>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>    <i>// If the Defs is defined in the successor it can't be live in BB.</i></td></tr>
<tr><th id="800">800</th><td>    <b>if</b> (<a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg">Reg</a>))</td></tr>
<tr><th id="801">801</th><td>      <b>continue</b>;</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <i>// If the register is either killed in or live through SuccBB it's also live</i></td></tr>
<tr><th id="804">804</th><td><i>    // through BB.</i></td></tr>
<tr><th id="805">805</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col3 decl" id="203VI" title='VI' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="203VI">VI</dfn> = <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg">Reg</a>);</td></tr>
<tr><th id="806">806</th><td>    <b>if</b> (<a class="local col3 ref" href="#193Kills" title='Kills' data-ref="193Kills">Kills</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg">Reg</a>) || <a class="local col3 ref" href="#203VI" title='VI' data-ref="203VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col0 ref" href="#190SuccBB" title='SuccBB' data-ref="190SuccBB">SuccBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()))</td></tr>
<tr><th id="807">807</th><td>      <a class="local col3 ref" href="#203VI" title='VI' data-ref="203VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col1 ref" href="#191NumNew" title='NumNew' data-ref="191NumNew">NumNew</a>);</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td>}</td></tr>
<tr><th id="810">810</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
