<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D4D411EB-8895-48A1-A1D5-A86E9A180351"><title>VDD2 DDR5</title><body><section id="SECTION_C7DBABFB-39D1-4613-9F46-55EF1AE8436A" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_D4D411EB-8895-48A1-A1D5-A86E9A180351_C7DBABFB-39D1-4613-9F46-55EF1AE8436A_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_D4D411EB-8895-48A1-A1D5-A86E9A180351_C7DBABFB-39D1-4613-9F46-55EF1AE8436A_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</p></entry><entry><p>VDD2_T3_DDR5_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Adjacent solid ground to power planes for good return path</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vdd2_t3_ddr5_1_1"><title>VDD2_T3_DDR5_1</title><image href="FIG_vdd2_t3_ddr5_1_1.PNG" scalefit="yes" id="IMG_vdd2_t3_ddr5_1_1_PNG" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_D4D411EB-8895-48A1-A1D5-A86E9A180351_C7DBABFB-39D1-4613-9F46-55EF1AE8436A_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_D4D411EB-8895-48A1-A1D5-A86E9A180351_C7DBABFB-39D1-4613-9F46-55EF1AE8436A_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>8</p></entry><entry><p>Place beneath BGA</p></entry><entry><p>VDD2_T3_DDR5_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10 uF</p></entry><entry><p>8</p></entry><entry><p>Place beneath BGA</p></entry><entry><p>VDD2_T3_DDR5_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vdd2_t3_ddr5_2_1"><title>VDD2_T3_DDR5_2</title><image href="FIG_vdd2_t3_ddr5_2_1.PNG" scalefit="yes" id="IMG_vdd2_t3_ddr5_2_1_PNG" /></fig></section></body></topic>