0.7
2020.2
May  7 2023
15:24:31
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/ALU_tb.v,1734629808,verilog,,,,ALU_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Adder_tb.v,1728573771,verilog,,,,Adder_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Divider_tb.v,1729197205,verilog,,,,Divider_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Multiplication_tb.v,1728574466,verilog,,,,Multiplicator_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Subtractor_tb.v,1728574161,verilog,,,,Subtractor_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/adder_subtractor_tb.v,1728835152,verilog,,,,adder_addsubtractor_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/ALU.v,1729792463,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v,,ALU,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v,1729786984,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v,,Adder,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v,1729787001,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v,,Adder_Subtractor,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v,1729198712,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Multiplication.v,,Divider,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Multiplication.v,1729788070,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v,,Multiplication,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v,1728496462,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/ALU_tb.v,,Subtractor,,,,,,,,
