;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB #552, @300
	DAT <552, <300
	JMP 12, <10
	JMP 12, <10
	JMP 12, <10
	JMP 12, <10
	ADD #270, <1
	ADD #270, <1
	JMP 125, #100
	DAT <552, <300
	SUB @127, 106
	SUB #552, @300
	SUB #552, @300
	ADD 40, @10
	ADD 40, @10
	SUB -12, <-10
	SPL 0, <-2
	SUB #0, @60
	SLT 521, 0
	SUB #552, @300
	ADD 130, 9
	ADD 130, 9
	JMZ 1, @-1
	MOV -7, <-20
	JMZ 1, @-1
	JMZ 1, @-1
	MOV -7, <-20
	DAT <0, <60
	DAT <0, <60
	JMZ 1, @-1
	SPL 300, 90
	SUB -207, <-120
	SUB @-127, 100
	SUB @127, 106
	SLT -1, 600
	ADD #270, <1
	SPL 7, <702
	JMN 521, 4
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
