// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/19/2024 09:30:42"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Practica_9 (
	i_FPGA_CLK,
	i_RST,
	i_ST,
	o_RS,
	o_E,
	o_RW,
	o_LCD_DATA,
	i_RX,
	o_DVD);
input 	i_FPGA_CLK;
input 	i_RST;
input 	i_ST;
output 	o_RS;
output 	o_E;
output 	o_RW;
output 	[7:0] o_LCD_DATA;
input 	i_RX;
output 	o_DVD;

// Design Ports Information
// o_RS	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_E	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_RW	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[1]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[2]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[3]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[4]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[5]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LCD_DATA[7]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_DVD	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_ST	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RST	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_FPGA_CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RX	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_RS~output_o ;
wire \o_E~output_o ;
wire \o_RW~output_o ;
wire \o_LCD_DATA[0]~output_o ;
wire \o_LCD_DATA[1]~output_o ;
wire \o_LCD_DATA[2]~output_o ;
wire \o_LCD_DATA[3]~output_o ;
wire \o_LCD_DATA[4]~output_o ;
wire \o_LCD_DATA[5]~output_o ;
wire \o_LCD_DATA[6]~output_o ;
wire \o_LCD_DATA[7]~output_o ;
wire \o_DVD~output_o ;
wire \i_FPGA_CLK~input_o ;
wire \i_FPGA_CLK~inputclkctrl_outclk ;
wire \i_RST~input_o ;
wire \i_ST~input_o ;
wire \data_printing|act_state.S8~feeder_combout ;
wire \data_printing|Add0~0_combout ;
wire \data_printing|count~8_combout ;
wire \data_printing|Add0~1 ;
wire \data_printing|Add0~2_combout ;
wire \data_printing|Add0~3 ;
wire \data_printing|Add0~4_combout ;
wire \data_printing|Add0~5 ;
wire \data_printing|Add0~6_combout ;
wire \data_printing|Add0~7 ;
wire \data_printing|Add0~8_combout ;
wire \data_printing|Add0~9 ;
wire \data_printing|Add0~10_combout ;
wire \data_printing|count~7_combout ;
wire \data_printing|Equal0~5_combout ;
wire \data_printing|Add0~11 ;
wire \data_printing|Add0~12_combout ;
wire \data_printing|Add0~13 ;
wire \data_printing|Add0~14_combout ;
wire \data_printing|count~6_combout ;
wire \data_printing|Add0~15 ;
wire \data_printing|Add0~16_combout ;
wire \data_printing|count~5_combout ;
wire \data_printing|Add0~17 ;
wire \data_printing|Add0~18_combout ;
wire \data_printing|Add0~19 ;
wire \data_printing|Add0~20_combout ;
wire \data_printing|count~4_combout ;
wire \data_printing|Add0~21 ;
wire \data_printing|Add0~22_combout ;
wire \data_printing|Add0~23 ;
wire \data_printing|Add0~24_combout ;
wire \data_printing|Add0~25 ;
wire \data_printing|Add0~26_combout ;
wire \data_printing|count~3_combout ;
wire \data_printing|Equal0~2_combout ;
wire \data_printing|Equal0~3_combout ;
wire \data_printing|Add0~27 ;
wire \data_printing|Add0~28_combout ;
wire \data_printing|Add0~29 ;
wire \data_printing|Add0~30_combout ;
wire \data_printing|Add0~31 ;
wire \data_printing|Add0~32_combout ;
wire \data_printing|Add0~33 ;
wire \data_printing|Add0~34_combout ;
wire \data_printing|count~2_combout ;
wire \data_printing|Add0~35 ;
wire \data_printing|Add0~36_combout ;
wire \data_printing|count~1_combout ;
wire \data_printing|Add0~37 ;
wire \data_printing|Add0~38_combout ;
wire \data_printing|Add0~39 ;
wire \data_printing|Add0~40_combout ;
wire \data_printing|Add0~41 ;
wire \data_printing|Add0~42_combout ;
wire \data_printing|count~0_combout ;
wire \data_printing|Equal0~0_combout ;
wire \data_printing|Equal0~1_combout ;
wire \data_printing|Equal0~4_combout ;
wire \data_printing|Equal0~6_combout ;
wire \data_printing|act_state.S8~q ;
wire \data_printing|Selector5~0_combout ;
wire \data_printing|act_state.S0~q ;
wire \data_printing|act_state.S1~0_combout ;
wire \data_printing|act_state.S1~q ;
wire \data_printing|act_state.S2~q ;
wire \data_printing|act_state.S3~feeder_combout ;
wire \data_printing|act_state.S3~q ;
wire \data_printing|act_state.S4~feeder_combout ;
wire \data_printing|act_state.S4~q ;
wire \data_printing|act_state.S5~q ;
wire \data_printing|Selector6~0_combout ;
wire \data_printing|Selector6~1_combout ;
wire \data_printing|act_state.IDLE~q ;
wire \data_printing|Selector7~0_combout ;
wire \data_printing|act_state.S6~q ;
wire \data_printing|next_state.S7~0_combout ;
wire \data_printing|act_state.S7~q ;
wire \data_printing|WideOr4~0_combout ;
wire \i_RX~input_o ;
wire \data_receive|rx_data~q ;
wire \data_receive|cnt[0]~13_combout ;
wire \data_receive|cnt[10]~15_combout ;
wire \data_receive|cnt[0]~14 ;
wire \data_receive|cnt[1]~16_combout ;
wire \data_receive|cnt[1]~17 ;
wire \data_receive|cnt[2]~18_combout ;
wire \data_receive|cnt[2]~19 ;
wire \data_receive|cnt[3]~20_combout ;
wire \data_receive|busy~_wirecell_combout ;
wire \data_receive|cnt[3]~21 ;
wire \data_receive|cnt[4]~22_combout ;
wire \data_receive|cnt[4]~23 ;
wire \data_receive|cnt[5]~24_combout ;
wire \data_receive|cnt[5]~25 ;
wire \data_receive|cnt[6]~26_combout ;
wire \data_receive|cnt[6]~27 ;
wire \data_receive|cnt[7]~28_combout ;
wire \~GND~combout ;
wire \data_receive|cnt[7]~29 ;
wire \data_receive|cnt[8]~30_combout ;
wire \data_receive|cnt[8]~feeder_combout ;
wire \data_receive|cnt[8]~31 ;
wire \data_receive|cnt[9]~32_combout ;
wire \data_receive|cnt[9]~feeder_combout ;
wire \data_receive|cnt[9]~33 ;
wire \data_receive|cnt[10]~34_combout ;
wire \data_receive|cnt[10]~feeder_combout ;
wire \data_receive|cnt[10]~35 ;
wire \data_receive|cnt[11]~36_combout ;
wire \data_receive|cnt[11]~feeder_combout ;
wire \data_receive|cnt[11]~37 ;
wire \data_receive|cnt[12]~38_combout ;
wire \data_receive|Equal0~0_combout ;
wire \data_receive|Equal0~2_combout ;
wire \data_receive|Equal0~1_combout ;
wire \data_receive|Equal0~3_combout ;
wire \data_receive|num_bits~0_combout ;
wire \data_receive|num_bits[1]~1_combout ;
wire \data_receive|Add1~0_combout ;
wire \data_receive|num_bits[2]~2_combout ;
wire \data_receive|Add1~1_combout ;
wire \data_receive|num_bits[3]~4_combout ;
wire \data_receive|Equal2~0_combout ;
wire \data_receive|Equal1~0_combout ;
wire \data_receive|busy~0_combout ;
wire \data_receive|busy~feeder_combout ;
wire \data_receive|rx_data~_wirecell_combout ;
wire \data_receive|busy~q ;
wire \data_receive|num_bits[0]~3_combout ;
wire \data_receive|Decoder0~0_combout ;
wire \data_receive|Decoder0~1_combout ;
wire \data_receive|data_out_buf[0]~0_combout ;
wire \data_receive|o_DATA[0]~0_combout ;
wire \data_printing|Selector4~0_combout ;
wire \data_receive|Decoder0~2_combout ;
wire \data_receive|data_out_buf[1]~1_combout ;
wire \data_printing|o_LCD_DATA[1]~0_combout ;
wire \data_receive|Decoder0~3_combout ;
wire \data_receive|data_out_buf[2]~2_combout ;
wire \data_printing|Selector3~0_combout ;
wire \data_receive|Decoder0~4_combout ;
wire \data_receive|data_out_buf[3]~3_combout ;
wire \data_printing|Selector2~0_combout ;
wire \data_receive|Decoder0~5_combout ;
wire \data_receive|data_out_buf[4]~4_combout ;
wire \data_printing|Selector1~0_combout ;
wire \data_receive|Decoder0~6_combout ;
wire \data_receive|data_out_buf[5]~5_combout ;
wire \data_printing|Selector0~0_combout ;
wire \data_receive|Decoder0~7_combout ;
wire \data_receive|data_out_buf[6]~6_combout ;
wire \data_printing|o_LCD_DATA[6]~1_combout ;
wire \data_receive|Decoder0~8_combout ;
wire \data_receive|data_out_buf[7]~7_combout ;
wire \data_printing|o_LCD_DATA[7]~2_combout ;
wire [12:0] \data_receive|cnt ;
wire [7:0] \data_receive|o_DATA ;
wire [21:0] \data_printing|count ;
wire [7:0] \data_receive|data_out_buf ;
wire [3:0] \data_receive|num_bits ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \o_RS~output (
	.i(\data_printing|act_state.S7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RS~output .bus_hold = "false";
defparam \o_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \o_E~output (
	.i(\data_printing|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_E~output_o ),
	.obar());
// synopsys translate_off
defparam \o_E~output .bus_hold = "false";
defparam \o_E~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \o_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \o_RW~output .bus_hold = "false";
defparam \o_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \o_LCD_DATA[0]~output (
	.i(\data_printing|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[0]~output .bus_hold = "false";
defparam \o_LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \o_LCD_DATA[1]~output (
	.i(\data_printing|o_LCD_DATA[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[1]~output .bus_hold = "false";
defparam \o_LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \o_LCD_DATA[2]~output (
	.i(\data_printing|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[2]~output .bus_hold = "false";
defparam \o_LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \o_LCD_DATA[3]~output (
	.i(\data_printing|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[3]~output .bus_hold = "false";
defparam \o_LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \o_LCD_DATA[4]~output (
	.i(\data_printing|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[4]~output .bus_hold = "false";
defparam \o_LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \o_LCD_DATA[5]~output (
	.i(\data_printing|Selector0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[5]~output .bus_hold = "false";
defparam \o_LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \o_LCD_DATA[6]~output (
	.i(\data_printing|o_LCD_DATA[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[6]~output .bus_hold = "false";
defparam \o_LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \o_LCD_DATA[7]~output (
	.i(\data_printing|o_LCD_DATA[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LCD_DATA[7]~output .bus_hold = "false";
defparam \o_LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \o_DVD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_DVD~output_o ),
	.obar());
// synopsys translate_off
defparam \o_DVD~output .bus_hold = "false";
defparam \o_DVD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \i_FPGA_CLK~input (
	.i(i_FPGA_CLK),
	.ibar(gnd),
	.o(\i_FPGA_CLK~input_o ));
// synopsys translate_off
defparam \i_FPGA_CLK~input .bus_hold = "false";
defparam \i_FPGA_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_FPGA_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_FPGA_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_FPGA_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_FPGA_CLK~inputclkctrl .clock_type = "global clock";
defparam \i_FPGA_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \i_RST~input (
	.i(i_RST),
	.ibar(gnd),
	.o(\i_RST~input_o ));
// synopsys translate_off
defparam \i_RST~input .bus_hold = "false";
defparam \i_RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \i_ST~input (
	.i(i_ST),
	.ibar(gnd),
	.o(\i_ST~input_o ));
// synopsys translate_off
defparam \i_ST~input .bus_hold = "false";
defparam \i_ST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \data_printing|act_state.S8~feeder (
// Equation(s):
// \data_printing|act_state.S8~feeder_combout  = \data_printing|act_state.S7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|act_state.S8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|act_state.S8~feeder .lut_mask = 16'hFF00;
defparam \data_printing|act_state.S8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \data_printing|Add0~0 (
// Equation(s):
// \data_printing|Add0~0_combout  = \data_printing|count [0] $ (VCC)
// \data_printing|Add0~1  = CARRY(\data_printing|count [0])

	.dataa(gnd),
	.datab(\data_printing|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_printing|Add0~0_combout ),
	.cout(\data_printing|Add0~1 ));
// synopsys translate_off
defparam \data_printing|Add0~0 .lut_mask = 16'h33CC;
defparam \data_printing|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \data_printing|count~8 (
// Equation(s):
// \data_printing|count~8_combout  = (\data_printing|Add0~0_combout  & !\data_printing|Equal0~6_combout )

	.dataa(\data_printing|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_printing|Equal0~6_combout ),
	.cin(gnd),
	.combout(\data_printing|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~8 .lut_mask = 16'h00AA;
defparam \data_printing|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \data_printing|count[0] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[0] .is_wysiwyg = "true";
defparam \data_printing|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \data_printing|Add0~2 (
// Equation(s):
// \data_printing|Add0~2_combout  = (\data_printing|count [1] & (!\data_printing|Add0~1 )) # (!\data_printing|count [1] & ((\data_printing|Add0~1 ) # (GND)))
// \data_printing|Add0~3  = CARRY((!\data_printing|Add0~1 ) # (!\data_printing|count [1]))

	.dataa(\data_printing|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~1 ),
	.combout(\data_printing|Add0~2_combout ),
	.cout(\data_printing|Add0~3 ));
// synopsys translate_off
defparam \data_printing|Add0~2 .lut_mask = 16'h5A5F;
defparam \data_printing|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \data_printing|count[1] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[1] .is_wysiwyg = "true";
defparam \data_printing|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \data_printing|Add0~4 (
// Equation(s):
// \data_printing|Add0~4_combout  = (\data_printing|count [2] & (\data_printing|Add0~3  $ (GND))) # (!\data_printing|count [2] & (!\data_printing|Add0~3  & VCC))
// \data_printing|Add0~5  = CARRY((\data_printing|count [2] & !\data_printing|Add0~3 ))

	.dataa(gnd),
	.datab(\data_printing|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~3 ),
	.combout(\data_printing|Add0~4_combout ),
	.cout(\data_printing|Add0~5 ));
// synopsys translate_off
defparam \data_printing|Add0~4 .lut_mask = 16'hC30C;
defparam \data_printing|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \data_printing|count[2] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[2] .is_wysiwyg = "true";
defparam \data_printing|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \data_printing|Add0~6 (
// Equation(s):
// \data_printing|Add0~6_combout  = (\data_printing|count [3] & (!\data_printing|Add0~5 )) # (!\data_printing|count [3] & ((\data_printing|Add0~5 ) # (GND)))
// \data_printing|Add0~7  = CARRY((!\data_printing|Add0~5 ) # (!\data_printing|count [3]))

	.dataa(gnd),
	.datab(\data_printing|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~5 ),
	.combout(\data_printing|Add0~6_combout ),
	.cout(\data_printing|Add0~7 ));
// synopsys translate_off
defparam \data_printing|Add0~6 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N17
dffeas \data_printing|count[3] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[3] .is_wysiwyg = "true";
defparam \data_printing|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \data_printing|Add0~8 (
// Equation(s):
// \data_printing|Add0~8_combout  = (\data_printing|count [4] & (\data_printing|Add0~7  $ (GND))) # (!\data_printing|count [4] & (!\data_printing|Add0~7  & VCC))
// \data_printing|Add0~9  = CARRY((\data_printing|count [4] & !\data_printing|Add0~7 ))

	.dataa(gnd),
	.datab(\data_printing|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~7 ),
	.combout(\data_printing|Add0~8_combout ),
	.cout(\data_printing|Add0~9 ));
// synopsys translate_off
defparam \data_printing|Add0~8 .lut_mask = 16'hC30C;
defparam \data_printing|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N19
dffeas \data_printing|count[4] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[4] .is_wysiwyg = "true";
defparam \data_printing|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \data_printing|Add0~10 (
// Equation(s):
// \data_printing|Add0~10_combout  = (\data_printing|count [5] & (!\data_printing|Add0~9 )) # (!\data_printing|count [5] & ((\data_printing|Add0~9 ) # (GND)))
// \data_printing|Add0~11  = CARRY((!\data_printing|Add0~9 ) # (!\data_printing|count [5]))

	.dataa(gnd),
	.datab(\data_printing|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~9 ),
	.combout(\data_printing|Add0~10_combout ),
	.cout(\data_printing|Add0~11 ));
// synopsys translate_off
defparam \data_printing|Add0~10 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \data_printing|count~7 (
// Equation(s):
// \data_printing|count~7_combout  = (\data_printing|Add0~10_combout  & !\data_printing|Equal0~6_combout )

	.dataa(gnd),
	.datab(\data_printing|Add0~10_combout ),
	.datac(gnd),
	.datad(\data_printing|Equal0~6_combout ),
	.cin(gnd),
	.combout(\data_printing|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~7 .lut_mask = 16'h00CC;
defparam \data_printing|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \data_printing|count[5] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[5] .is_wysiwyg = "true";
defparam \data_printing|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \data_printing|Equal0~5 (
// Equation(s):
// \data_printing|Equal0~5_combout  = (!\data_printing|count [4] & (!\data_printing|count [3] & (!\data_printing|count [2] & \data_printing|count [5])))

	.dataa(\data_printing|count [4]),
	.datab(\data_printing|count [3]),
	.datac(\data_printing|count [2]),
	.datad(\data_printing|count [5]),
	.cin(gnd),
	.combout(\data_printing|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~5 .lut_mask = 16'h0100;
defparam \data_printing|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \data_printing|Add0~12 (
// Equation(s):
// \data_printing|Add0~12_combout  = (\data_printing|count [6] & (\data_printing|Add0~11  $ (GND))) # (!\data_printing|count [6] & (!\data_printing|Add0~11  & VCC))
// \data_printing|Add0~13  = CARRY((\data_printing|count [6] & !\data_printing|Add0~11 ))

	.dataa(\data_printing|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~11 ),
	.combout(\data_printing|Add0~12_combout ),
	.cout(\data_printing|Add0~13 ));
// synopsys translate_off
defparam \data_printing|Add0~12 .lut_mask = 16'hA50A;
defparam \data_printing|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \data_printing|count[6] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[6] .is_wysiwyg = "true";
defparam \data_printing|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \data_printing|Add0~14 (
// Equation(s):
// \data_printing|Add0~14_combout  = (\data_printing|count [7] & (!\data_printing|Add0~13 )) # (!\data_printing|count [7] & ((\data_printing|Add0~13 ) # (GND)))
// \data_printing|Add0~15  = CARRY((!\data_printing|Add0~13 ) # (!\data_printing|count [7]))

	.dataa(\data_printing|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~13 ),
	.combout(\data_printing|Add0~14_combout ),
	.cout(\data_printing|Add0~15 ));
// synopsys translate_off
defparam \data_printing|Add0~14 .lut_mask = 16'h5A5F;
defparam \data_printing|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneive_lcell_comb \data_printing|count~6 (
// Equation(s):
// \data_printing|count~6_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|Equal0~6_combout ),
	.datad(\data_printing|Add0~14_combout ),
	.cin(gnd),
	.combout(\data_printing|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~6 .lut_mask = 16'h0F00;
defparam \data_printing|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \data_printing|count[7] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[7] .is_wysiwyg = "true";
defparam \data_printing|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \data_printing|Add0~16 (
// Equation(s):
// \data_printing|Add0~16_combout  = (\data_printing|count [8] & (\data_printing|Add0~15  $ (GND))) # (!\data_printing|count [8] & (!\data_printing|Add0~15  & VCC))
// \data_printing|Add0~17  = CARRY((\data_printing|count [8] & !\data_printing|Add0~15 ))

	.dataa(\data_printing|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~15 ),
	.combout(\data_printing|Add0~16_combout ),
	.cout(\data_printing|Add0~17 ));
// synopsys translate_off
defparam \data_printing|Add0~16 .lut_mask = 16'hA50A;
defparam \data_printing|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
cycloneive_lcell_comb \data_printing|count~5 (
// Equation(s):
// \data_printing|count~5_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|Equal0~6_combout ),
	.datad(\data_printing|Add0~16_combout ),
	.cin(gnd),
	.combout(\data_printing|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~5 .lut_mask = 16'h0F00;
defparam \data_printing|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N17
dffeas \data_printing|count[8] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[8] .is_wysiwyg = "true";
defparam \data_printing|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \data_printing|Add0~18 (
// Equation(s):
// \data_printing|Add0~18_combout  = (\data_printing|count [9] & (!\data_printing|Add0~17 )) # (!\data_printing|count [9] & ((\data_printing|Add0~17 ) # (GND)))
// \data_printing|Add0~19  = CARRY((!\data_printing|Add0~17 ) # (!\data_printing|count [9]))

	.dataa(gnd),
	.datab(\data_printing|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~17 ),
	.combout(\data_printing|Add0~18_combout ),
	.cout(\data_printing|Add0~19 ));
// synopsys translate_off
defparam \data_printing|Add0~18 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \data_printing|count[9] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[9] .is_wysiwyg = "true";
defparam \data_printing|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \data_printing|Add0~20 (
// Equation(s):
// \data_printing|Add0~20_combout  = (\data_printing|count [10] & (\data_printing|Add0~19  $ (GND))) # (!\data_printing|count [10] & (!\data_printing|Add0~19  & VCC))
// \data_printing|Add0~21  = CARRY((\data_printing|count [10] & !\data_printing|Add0~19 ))

	.dataa(\data_printing|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~19 ),
	.combout(\data_printing|Add0~20_combout ),
	.cout(\data_printing|Add0~21 ));
// synopsys translate_off
defparam \data_printing|Add0~20 .lut_mask = 16'hA50A;
defparam \data_printing|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneive_lcell_comb \data_printing|count~4 (
// Equation(s):
// \data_printing|count~4_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~20_combout )

	.dataa(\data_printing|Equal0~6_combout ),
	.datab(gnd),
	.datac(\data_printing|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_printing|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~4 .lut_mask = 16'h5050;
defparam \data_printing|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N15
dffeas \data_printing|count[10] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[10] .is_wysiwyg = "true";
defparam \data_printing|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \data_printing|Add0~22 (
// Equation(s):
// \data_printing|Add0~22_combout  = (\data_printing|count [11] & (!\data_printing|Add0~21 )) # (!\data_printing|count [11] & ((\data_printing|Add0~21 ) # (GND)))
// \data_printing|Add0~23  = CARRY((!\data_printing|Add0~21 ) # (!\data_printing|count [11]))

	.dataa(gnd),
	.datab(\data_printing|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~21 ),
	.combout(\data_printing|Add0~22_combout ),
	.cout(\data_printing|Add0~23 ));
// synopsys translate_off
defparam \data_printing|Add0~22 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \data_printing|count[11] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[11] .is_wysiwyg = "true";
defparam \data_printing|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \data_printing|Add0~24 (
// Equation(s):
// \data_printing|Add0~24_combout  = (\data_printing|count [12] & (\data_printing|Add0~23  $ (GND))) # (!\data_printing|count [12] & (!\data_printing|Add0~23  & VCC))
// \data_printing|Add0~25  = CARRY((\data_printing|count [12] & !\data_printing|Add0~23 ))

	.dataa(gnd),
	.datab(\data_printing|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~23 ),
	.combout(\data_printing|Add0~24_combout ),
	.cout(\data_printing|Add0~25 ));
// synopsys translate_off
defparam \data_printing|Add0~24 .lut_mask = 16'hC30C;
defparam \data_printing|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \data_printing|count[12] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[12] .is_wysiwyg = "true";
defparam \data_printing|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \data_printing|Add0~26 (
// Equation(s):
// \data_printing|Add0~26_combout  = (\data_printing|count [13] & (!\data_printing|Add0~25 )) # (!\data_printing|count [13] & ((\data_printing|Add0~25 ) # (GND)))
// \data_printing|Add0~27  = CARRY((!\data_printing|Add0~25 ) # (!\data_printing|count [13]))

	.dataa(\data_printing|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~25 ),
	.combout(\data_printing|Add0~26_combout ),
	.cout(\data_printing|Add0~27 ));
// synopsys translate_off
defparam \data_printing|Add0~26 .lut_mask = 16'h5A5F;
defparam \data_printing|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneive_lcell_comb \data_printing|count~3 (
// Equation(s):
// \data_printing|count~3_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|Equal0~6_combout ),
	.datad(\data_printing|Add0~26_combout ),
	.cin(gnd),
	.combout(\data_printing|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~3 .lut_mask = 16'h0F00;
defparam \data_printing|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N5
dffeas \data_printing|count[13] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[13] .is_wysiwyg = "true";
defparam \data_printing|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneive_lcell_comb \data_printing|Equal0~2 (
// Equation(s):
// \data_printing|Equal0~2_combout  = (!\data_printing|count [11] & (\data_printing|count [10] & (\data_printing|count [13] & !\data_printing|count [12])))

	.dataa(\data_printing|count [11]),
	.datab(\data_printing|count [10]),
	.datac(\data_printing|count [13]),
	.datad(\data_printing|count [12]),
	.cin(gnd),
	.combout(\data_printing|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~2 .lut_mask = 16'h0040;
defparam \data_printing|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneive_lcell_comb \data_printing|Equal0~3 (
// Equation(s):
// \data_printing|Equal0~3_combout  = (\data_printing|count [7] & (\data_printing|count [8] & (!\data_printing|count [6] & !\data_printing|count [9])))

	.dataa(\data_printing|count [7]),
	.datab(\data_printing|count [8]),
	.datac(\data_printing|count [6]),
	.datad(\data_printing|count [9]),
	.cin(gnd),
	.combout(\data_printing|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~3 .lut_mask = 16'h0008;
defparam \data_printing|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \data_printing|Add0~28 (
// Equation(s):
// \data_printing|Add0~28_combout  = (\data_printing|count [14] & (\data_printing|Add0~27  $ (GND))) # (!\data_printing|count [14] & (!\data_printing|Add0~27  & VCC))
// \data_printing|Add0~29  = CARRY((\data_printing|count [14] & !\data_printing|Add0~27 ))

	.dataa(\data_printing|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~27 ),
	.combout(\data_printing|Add0~28_combout ),
	.cout(\data_printing|Add0~29 ));
// synopsys translate_off
defparam \data_printing|Add0~28 .lut_mask = 16'hA50A;
defparam \data_printing|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \data_printing|count[14] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[14] .is_wysiwyg = "true";
defparam \data_printing|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \data_printing|Add0~30 (
// Equation(s):
// \data_printing|Add0~30_combout  = (\data_printing|count [15] & (!\data_printing|Add0~29 )) # (!\data_printing|count [15] & ((\data_printing|Add0~29 ) # (GND)))
// \data_printing|Add0~31  = CARRY((!\data_printing|Add0~29 ) # (!\data_printing|count [15]))

	.dataa(gnd),
	.datab(\data_printing|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~29 ),
	.combout(\data_printing|Add0~30_combout ),
	.cout(\data_printing|Add0~31 ));
// synopsys translate_off
defparam \data_printing|Add0~30 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \data_printing|count[15] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[15] .is_wysiwyg = "true";
defparam \data_printing|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \data_printing|Add0~32 (
// Equation(s):
// \data_printing|Add0~32_combout  = (\data_printing|count [16] & (\data_printing|Add0~31  $ (GND))) # (!\data_printing|count [16] & (!\data_printing|Add0~31  & VCC))
// \data_printing|Add0~33  = CARRY((\data_printing|count [16] & !\data_printing|Add0~31 ))

	.dataa(\data_printing|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~31 ),
	.combout(\data_printing|Add0~32_combout ),
	.cout(\data_printing|Add0~33 ));
// synopsys translate_off
defparam \data_printing|Add0~32 .lut_mask = 16'hA50A;
defparam \data_printing|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \data_printing|count[16] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[16] .is_wysiwyg = "true";
defparam \data_printing|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \data_printing|Add0~34 (
// Equation(s):
// \data_printing|Add0~34_combout  = (\data_printing|count [17] & (!\data_printing|Add0~33 )) # (!\data_printing|count [17] & ((\data_printing|Add0~33 ) # (GND)))
// \data_printing|Add0~35  = CARRY((!\data_printing|Add0~33 ) # (!\data_printing|count [17]))

	.dataa(gnd),
	.datab(\data_printing|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~33 ),
	.combout(\data_printing|Add0~34_combout ),
	.cout(\data_printing|Add0~35 ));
// synopsys translate_off
defparam \data_printing|Add0~34 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \data_printing|count~2 (
// Equation(s):
// \data_printing|count~2_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|Equal0~6_combout ),
	.datad(\data_printing|Add0~34_combout ),
	.cin(gnd),
	.combout(\data_printing|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~2 .lut_mask = 16'h0F00;
defparam \data_printing|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \data_printing|count[17] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[17] .is_wysiwyg = "true";
defparam \data_printing|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \data_printing|Add0~36 (
// Equation(s):
// \data_printing|Add0~36_combout  = (\data_printing|count [18] & (\data_printing|Add0~35  $ (GND))) # (!\data_printing|count [18] & (!\data_printing|Add0~35  & VCC))
// \data_printing|Add0~37  = CARRY((\data_printing|count [18] & !\data_printing|Add0~35 ))

	.dataa(gnd),
	.datab(\data_printing|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~35 ),
	.combout(\data_printing|Add0~36_combout ),
	.cout(\data_printing|Add0~37 ));
// synopsys translate_off
defparam \data_printing|Add0~36 .lut_mask = 16'hC30C;
defparam \data_printing|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \data_printing|count~1 (
// Equation(s):
// \data_printing|count~1_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~36_combout )

	.dataa(gnd),
	.datab(\data_printing|Equal0~6_combout ),
	.datac(\data_printing|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_printing|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~1 .lut_mask = 16'h3030;
defparam \data_printing|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \data_printing|count[18] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[18] .is_wysiwyg = "true";
defparam \data_printing|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \data_printing|Add0~38 (
// Equation(s):
// \data_printing|Add0~38_combout  = (\data_printing|count [19] & (!\data_printing|Add0~37 )) # (!\data_printing|count [19] & ((\data_printing|Add0~37 ) # (GND)))
// \data_printing|Add0~39  = CARRY((!\data_printing|Add0~37 ) # (!\data_printing|count [19]))

	.dataa(gnd),
	.datab(\data_printing|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~37 ),
	.combout(\data_printing|Add0~38_combout ),
	.cout(\data_printing|Add0~39 ));
// synopsys translate_off
defparam \data_printing|Add0~38 .lut_mask = 16'h3C3F;
defparam \data_printing|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \data_printing|count[19] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[19] .is_wysiwyg = "true";
defparam \data_printing|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \data_printing|Add0~40 (
// Equation(s):
// \data_printing|Add0~40_combout  = (\data_printing|count [20] & (\data_printing|Add0~39  $ (GND))) # (!\data_printing|count [20] & (!\data_printing|Add0~39  & VCC))
// \data_printing|Add0~41  = CARRY((\data_printing|count [20] & !\data_printing|Add0~39 ))

	.dataa(gnd),
	.datab(\data_printing|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_printing|Add0~39 ),
	.combout(\data_printing|Add0~40_combout ),
	.cout(\data_printing|Add0~41 ));
// synopsys translate_off
defparam \data_printing|Add0~40 .lut_mask = 16'hC30C;
defparam \data_printing|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \data_printing|count[20] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[20] .is_wysiwyg = "true";
defparam \data_printing|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \data_printing|Add0~42 (
// Equation(s):
// \data_printing|Add0~42_combout  = \data_printing|count [21] $ (\data_printing|Add0~41 )

	.dataa(\data_printing|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\data_printing|Add0~41 ),
	.combout(\data_printing|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Add0~42 .lut_mask = 16'h5A5A;
defparam \data_printing|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \data_printing|count~0 (
// Equation(s):
// \data_printing|count~0_combout  = (!\data_printing|Equal0~6_combout  & \data_printing|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|Equal0~6_combout ),
	.datad(\data_printing|Add0~42_combout ),
	.cin(gnd),
	.combout(\data_printing|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|count~0 .lut_mask = 16'h0F00;
defparam \data_printing|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \data_printing|count[21] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|count[21] .is_wysiwyg = "true";
defparam \data_printing|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \data_printing|Equal0~0 (
// Equation(s):
// \data_printing|Equal0~0_combout  = (\data_printing|count [21] & (\data_printing|count [18] & (!\data_printing|count [20] & !\data_printing|count [19])))

	.dataa(\data_printing|count [21]),
	.datab(\data_printing|count [18]),
	.datac(\data_printing|count [20]),
	.datad(\data_printing|count [19]),
	.cin(gnd),
	.combout(\data_printing|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~0 .lut_mask = 16'h0008;
defparam \data_printing|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \data_printing|Equal0~1 (
// Equation(s):
// \data_printing|Equal0~1_combout  = (!\data_printing|count [16] & (\data_printing|count [17] & (!\data_printing|count [15] & !\data_printing|count [14])))

	.dataa(\data_printing|count [16]),
	.datab(\data_printing|count [17]),
	.datac(\data_printing|count [15]),
	.datad(\data_printing|count [14]),
	.cin(gnd),
	.combout(\data_printing|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~1 .lut_mask = 16'h0004;
defparam \data_printing|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneive_lcell_comb \data_printing|Equal0~4 (
// Equation(s):
// \data_printing|Equal0~4_combout  = (\data_printing|Equal0~2_combout  & (\data_printing|Equal0~3_combout  & (\data_printing|Equal0~0_combout  & \data_printing|Equal0~1_combout )))

	.dataa(\data_printing|Equal0~2_combout ),
	.datab(\data_printing|Equal0~3_combout ),
	.datac(\data_printing|Equal0~0_combout ),
	.datad(\data_printing|Equal0~1_combout ),
	.cin(gnd),
	.combout(\data_printing|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~4 .lut_mask = 16'h8000;
defparam \data_printing|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneive_lcell_comb \data_printing|Equal0~6 (
// Equation(s):
// \data_printing|Equal0~6_combout  = (\data_printing|Equal0~5_combout  & (!\data_printing|count [0] & (!\data_printing|count [1] & \data_printing|Equal0~4_combout )))

	.dataa(\data_printing|Equal0~5_combout ),
	.datab(\data_printing|count [0]),
	.datac(\data_printing|count [1]),
	.datad(\data_printing|Equal0~4_combout ),
	.cin(gnd),
	.combout(\data_printing|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Equal0~6 .lut_mask = 16'h0200;
defparam \data_printing|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \data_printing|act_state.S8 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|act_state.S8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S8 .is_wysiwyg = "true";
defparam \data_printing|act_state.S8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \data_printing|Selector5~0 (
// Equation(s):
// \data_printing|Selector5~0_combout  = (\i_RST~input_o ) # ((!\data_printing|act_state.S6~q  & !\data_printing|act_state.IDLE~q ))

	.dataa(\i_RST~input_o ),
	.datab(gnd),
	.datac(\data_printing|act_state.S6~q ),
	.datad(\data_printing|act_state.IDLE~q ),
	.cin(gnd),
	.combout(\data_printing|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector5~0 .lut_mask = 16'hAAAF;
defparam \data_printing|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \data_printing|act_state.S0 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S0 .is_wysiwyg = "true";
defparam \data_printing|act_state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneive_lcell_comb \data_printing|act_state.S1~0 (
// Equation(s):
// \data_printing|act_state.S1~0_combout  = !\data_printing|act_state.S0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_printing|act_state.S0~q ),
	.cin(gnd),
	.combout(\data_printing|act_state.S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|act_state.S1~0 .lut_mask = 16'h00FF;
defparam \data_printing|act_state.S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N9
dffeas \data_printing|act_state.S1 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|act_state.S1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S1 .is_wysiwyg = "true";
defparam \data_printing|act_state.S1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N19
dffeas \data_printing|act_state.S2 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_printing|act_state.S1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S2 .is_wysiwyg = "true";
defparam \data_printing|act_state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \data_printing|act_state.S3~feeder (
// Equation(s):
// \data_printing|act_state.S3~feeder_combout  = \data_printing|act_state.S2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_printing|act_state.S2~q ),
	.cin(gnd),
	.combout(\data_printing|act_state.S3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|act_state.S3~feeder .lut_mask = 16'hFF00;
defparam \data_printing|act_state.S3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \data_printing|act_state.S3 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|act_state.S3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S3 .is_wysiwyg = "true";
defparam \data_printing|act_state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneive_lcell_comb \data_printing|act_state.S4~feeder (
// Equation(s):
// \data_printing|act_state.S4~feeder_combout  = \data_printing|act_state.S3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_printing|act_state.S3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_printing|act_state.S4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|act_state.S4~feeder .lut_mask = 16'hF0F0;
defparam \data_printing|act_state.S4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N27
dffeas \data_printing|act_state.S4 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|act_state.S4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S4 .is_wysiwyg = "true";
defparam \data_printing|act_state.S4 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N13
dffeas \data_printing|act_state.S5 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_printing|act_state.S4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S5 .is_wysiwyg = "true";
defparam \data_printing|act_state.S5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneive_lcell_comb \data_printing|Selector6~0 (
// Equation(s):
// \data_printing|Selector6~0_combout  = (\data_printing|act_state.S5~q ) # ((\i_RST~input_o  & (!\i_ST~input_o  & \data_printing|act_state.IDLE~q )))

	.dataa(\i_RST~input_o ),
	.datab(\i_ST~input_o ),
	.datac(\data_printing|act_state.S5~q ),
	.datad(\data_printing|act_state.IDLE~q ),
	.cin(gnd),
	.combout(\data_printing|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector6~0 .lut_mask = 16'hF2F0;
defparam \data_printing|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \data_printing|Selector6~1 (
// Equation(s):
// \data_printing|Selector6~1_combout  = (\data_printing|act_state.S8~q ) # (\data_printing|Selector6~0_combout )

	.dataa(\data_printing|act_state.S8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_printing|Selector6~0_combout ),
	.cin(gnd),
	.combout(\data_printing|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector6~1 .lut_mask = 16'hFFAA;
defparam \data_printing|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N5
dffeas \data_printing|act_state.IDLE (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.IDLE .is_wysiwyg = "true";
defparam \data_printing|act_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneive_lcell_comb \data_printing|Selector7~0 (
// Equation(s):
// \data_printing|Selector7~0_combout  = (\i_RST~input_o  & (\i_ST~input_o  & ((\data_printing|act_state.S6~q ) # (\data_printing|act_state.IDLE~q ))))

	.dataa(\i_RST~input_o ),
	.datab(\i_ST~input_o ),
	.datac(\data_printing|act_state.S6~q ),
	.datad(\data_printing|act_state.IDLE~q ),
	.cin(gnd),
	.combout(\data_printing|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector7~0 .lut_mask = 16'h8880;
defparam \data_printing|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N23
dffeas \data_printing|act_state.S6 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S6 .is_wysiwyg = "true";
defparam \data_printing|act_state.S6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
cycloneive_lcell_comb \data_printing|next_state.S7~0 (
// Equation(s):
// \data_printing|next_state.S7~0_combout  = (\i_RST~input_o  & (!\i_ST~input_o  & \data_printing|act_state.S6~q ))

	.dataa(\i_RST~input_o ),
	.datab(\i_ST~input_o ),
	.datac(\data_printing|act_state.S6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_printing|next_state.S7~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|next_state.S7~0 .lut_mask = 16'h2020;
defparam \data_printing|next_state.S7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N1
dffeas \data_printing|act_state.S7 (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_printing|next_state.S7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_printing|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_printing|act_state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_printing|act_state.S7 .is_wysiwyg = "true";
defparam \data_printing|act_state.S7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
cycloneive_lcell_comb \data_printing|WideOr4~0 (
// Equation(s):
// \data_printing|WideOr4~0_combout  = (\data_printing|act_state.S4~q ) # (((\data_printing|act_state.S2~q ) # (\data_printing|act_state.S7~q )) # (!\data_printing|act_state.S0~q ))

	.dataa(\data_printing|act_state.S4~q ),
	.datab(\data_printing|act_state.S0~q ),
	.datac(\data_printing|act_state.S2~q ),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|WideOr4~0 .lut_mask = 16'hFFFB;
defparam \data_printing|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \i_RX~input (
	.i(i_RX),
	.ibar(gnd),
	.o(\i_RX~input_o ));
// synopsys translate_off
defparam \i_RX~input .bus_hold = "false";
defparam \i_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \data_receive|rx_data (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_RX~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|rx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|rx_data .is_wysiwyg = "true";
defparam \data_receive|rx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneive_lcell_comb \data_receive|cnt[0]~13 (
// Equation(s):
// \data_receive|cnt[0]~13_combout  = \data_receive|cnt [0] $ (VCC)
// \data_receive|cnt[0]~14  = CARRY(\data_receive|cnt [0])

	.dataa(gnd),
	.datab(\data_receive|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_receive|cnt[0]~13_combout ),
	.cout(\data_receive|cnt[0]~14 ));
// synopsys translate_off
defparam \data_receive|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \data_receive|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \data_receive|cnt[10]~15 (
// Equation(s):
// \data_receive|cnt[10]~15_combout  = (!\data_receive|busy~q ) # (!\data_receive|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_receive|Equal0~3_combout ),
	.datad(\data_receive|busy~q ),
	.cin(gnd),
	.combout(\data_receive|cnt[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[10]~15 .lut_mask = 16'h0FFF;
defparam \data_receive|cnt[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \data_receive|cnt[0] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[0] .is_wysiwyg = "true";
defparam \data_receive|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \data_receive|cnt[1]~16 (
// Equation(s):
// \data_receive|cnt[1]~16_combout  = (\data_receive|cnt [1] & (\data_receive|cnt[0]~14  & VCC)) # (!\data_receive|cnt [1] & (!\data_receive|cnt[0]~14 ))
// \data_receive|cnt[1]~17  = CARRY((!\data_receive|cnt [1] & !\data_receive|cnt[0]~14 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[0]~14 ),
	.combout(\data_receive|cnt[1]~16_combout ),
	.cout(\data_receive|cnt[1]~17 ));
// synopsys translate_off
defparam \data_receive|cnt[1]~16 .lut_mask = 16'hC303;
defparam \data_receive|cnt[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \data_receive|cnt[1] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[1] .is_wysiwyg = "true";
defparam \data_receive|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \data_receive|cnt[2]~18 (
// Equation(s):
// \data_receive|cnt[2]~18_combout  = (\data_receive|cnt [2] & ((GND) # (!\data_receive|cnt[1]~17 ))) # (!\data_receive|cnt [2] & (\data_receive|cnt[1]~17  $ (GND)))
// \data_receive|cnt[2]~19  = CARRY((\data_receive|cnt [2]) # (!\data_receive|cnt[1]~17 ))

	.dataa(\data_receive|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[1]~17 ),
	.combout(\data_receive|cnt[2]~18_combout ),
	.cout(\data_receive|cnt[2]~19 ));
// synopsys translate_off
defparam \data_receive|cnt[2]~18 .lut_mask = 16'h5AAF;
defparam \data_receive|cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \data_receive|cnt[2] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[2]~18_combout ),
	.asdata(\data_receive|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[2] .is_wysiwyg = "true";
defparam \data_receive|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \data_receive|cnt[3]~20 (
// Equation(s):
// \data_receive|cnt[3]~20_combout  = (\data_receive|cnt [3] & (\data_receive|cnt[2]~19  & VCC)) # (!\data_receive|cnt [3] & (!\data_receive|cnt[2]~19 ))
// \data_receive|cnt[3]~21  = CARRY((!\data_receive|cnt [3] & !\data_receive|cnt[2]~19 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[2]~19 ),
	.combout(\data_receive|cnt[3]~20_combout ),
	.cout(\data_receive|cnt[3]~21 ));
// synopsys translate_off
defparam \data_receive|cnt[3]~20 .lut_mask = 16'hC303;
defparam \data_receive|cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \data_receive|busy~_wirecell (
// Equation(s):
// \data_receive|busy~_wirecell_combout  = !\data_receive|busy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|busy~q ),
	.cin(gnd),
	.combout(\data_receive|busy~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|busy~_wirecell .lut_mask = 16'h00FF;
defparam \data_receive|busy~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \data_receive|cnt[3] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[3]~20_combout ),
	.asdata(\data_receive|busy~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[3] .is_wysiwyg = "true";
defparam \data_receive|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \data_receive|cnt[4]~22 (
// Equation(s):
// \data_receive|cnt[4]~22_combout  = (\data_receive|cnt [4] & ((GND) # (!\data_receive|cnt[3]~21 ))) # (!\data_receive|cnt [4] & (\data_receive|cnt[3]~21  $ (GND)))
// \data_receive|cnt[4]~23  = CARRY((\data_receive|cnt [4]) # (!\data_receive|cnt[3]~21 ))

	.dataa(\data_receive|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[3]~21 ),
	.combout(\data_receive|cnt[4]~22_combout ),
	.cout(\data_receive|cnt[4]~23 ));
// synopsys translate_off
defparam \data_receive|cnt[4]~22 .lut_mask = 16'h5AAF;
defparam \data_receive|cnt[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \data_receive|cnt[4] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[4]~22_combout ),
	.asdata(\data_receive|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[4] .is_wysiwyg = "true";
defparam \data_receive|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneive_lcell_comb \data_receive|cnt[5]~24 (
// Equation(s):
// \data_receive|cnt[5]~24_combout  = (\data_receive|cnt [5] & (\data_receive|cnt[4]~23  & VCC)) # (!\data_receive|cnt [5] & (!\data_receive|cnt[4]~23 ))
// \data_receive|cnt[5]~25  = CARRY((!\data_receive|cnt [5] & !\data_receive|cnt[4]~23 ))

	.dataa(\data_receive|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[4]~23 ),
	.combout(\data_receive|cnt[5]~24_combout ),
	.cout(\data_receive|cnt[5]~25 ));
// synopsys translate_off
defparam \data_receive|cnt[5]~24 .lut_mask = 16'hA505;
defparam \data_receive|cnt[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \data_receive|cnt[5] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[5]~24_combout ),
	.asdata(\data_receive|busy~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[5] .is_wysiwyg = "true";
defparam \data_receive|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneive_lcell_comb \data_receive|cnt[6]~26 (
// Equation(s):
// \data_receive|cnt[6]~26_combout  = (\data_receive|cnt [6] & ((GND) # (!\data_receive|cnt[5]~25 ))) # (!\data_receive|cnt [6] & (\data_receive|cnt[5]~25  $ (GND)))
// \data_receive|cnt[6]~27  = CARRY((\data_receive|cnt [6]) # (!\data_receive|cnt[5]~25 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[5]~25 ),
	.combout(\data_receive|cnt[6]~26_combout ),
	.cout(\data_receive|cnt[6]~27 ));
// synopsys translate_off
defparam \data_receive|cnt[6]~26 .lut_mask = 16'h3CCF;
defparam \data_receive|cnt[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \data_receive|cnt[6] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[6]~26_combout ),
	.asdata(\data_receive|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[6] .is_wysiwyg = "true";
defparam \data_receive|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \data_receive|cnt[7]~28 (
// Equation(s):
// \data_receive|cnt[7]~28_combout  = (\data_receive|cnt [7] & (\data_receive|cnt[6]~27  & VCC)) # (!\data_receive|cnt [7] & (!\data_receive|cnt[6]~27 ))
// \data_receive|cnt[7]~29  = CARRY((!\data_receive|cnt [7] & !\data_receive|cnt[6]~27 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[6]~27 ),
	.combout(\data_receive|cnt[7]~28_combout ),
	.cout(\data_receive|cnt[7]~29 ));
// synopsys translate_off
defparam \data_receive|cnt[7]~28 .lut_mask = 16'hC303;
defparam \data_receive|cnt[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \data_receive|cnt[7] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[7]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[7] .is_wysiwyg = "true";
defparam \data_receive|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \data_receive|cnt[8]~30 (
// Equation(s):
// \data_receive|cnt[8]~30_combout  = (\data_receive|cnt [8] & ((GND) # (!\data_receive|cnt[7]~29 ))) # (!\data_receive|cnt [8] & (\data_receive|cnt[7]~29  $ (GND)))
// \data_receive|cnt[8]~31  = CARRY((\data_receive|cnt [8]) # (!\data_receive|cnt[7]~29 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[7]~29 ),
	.combout(\data_receive|cnt[8]~30_combout ),
	.cout(\data_receive|cnt[8]~31 ));
// synopsys translate_off
defparam \data_receive|cnt[8]~30 .lut_mask = 16'h3CCF;
defparam \data_receive|cnt[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneive_lcell_comb \data_receive|cnt[8]~feeder (
// Equation(s):
// \data_receive|cnt[8]~feeder_combout  = \data_receive|cnt[8]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|cnt[8]~30_combout ),
	.cin(gnd),
	.combout(\data_receive|cnt[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[8]~feeder .lut_mask = 16'hFF00;
defparam \data_receive|cnt[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \data_receive|cnt[8] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[8] .is_wysiwyg = "true";
defparam \data_receive|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \data_receive|cnt[9]~32 (
// Equation(s):
// \data_receive|cnt[9]~32_combout  = (\data_receive|cnt [9] & (\data_receive|cnt[8]~31  & VCC)) # (!\data_receive|cnt [9] & (!\data_receive|cnt[8]~31 ))
// \data_receive|cnt[9]~33  = CARRY((!\data_receive|cnt [9] & !\data_receive|cnt[8]~31 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[8]~31 ),
	.combout(\data_receive|cnt[9]~32_combout ),
	.cout(\data_receive|cnt[9]~33 ));
// synopsys translate_off
defparam \data_receive|cnt[9]~32 .lut_mask = 16'hC303;
defparam \data_receive|cnt[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \data_receive|cnt[9]~feeder (
// Equation(s):
// \data_receive|cnt[9]~feeder_combout  = \data_receive|cnt[9]~32_combout 

	.dataa(\data_receive|cnt[9]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_receive|cnt[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[9]~feeder .lut_mask = 16'hAAAA;
defparam \data_receive|cnt[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \data_receive|cnt[9] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[9]~feeder_combout ),
	.asdata(\data_receive|busy~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[9] .is_wysiwyg = "true";
defparam \data_receive|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneive_lcell_comb \data_receive|cnt[10]~34 (
// Equation(s):
// \data_receive|cnt[10]~34_combout  = (\data_receive|cnt [10] & ((GND) # (!\data_receive|cnt[9]~33 ))) # (!\data_receive|cnt [10] & (\data_receive|cnt[9]~33  $ (GND)))
// \data_receive|cnt[10]~35  = CARRY((\data_receive|cnt [10]) # (!\data_receive|cnt[9]~33 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[9]~33 ),
	.combout(\data_receive|cnt[10]~34_combout ),
	.cout(\data_receive|cnt[10]~35 ));
// synopsys translate_off
defparam \data_receive|cnt[10]~34 .lut_mask = 16'h3CCF;
defparam \data_receive|cnt[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \data_receive|cnt[10]~feeder (
// Equation(s):
// \data_receive|cnt[10]~feeder_combout  = \data_receive|cnt[10]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|cnt[10]~34_combout ),
	.cin(gnd),
	.combout(\data_receive|cnt[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[10]~feeder .lut_mask = 16'hFF00;
defparam \data_receive|cnt[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \data_receive|cnt[10] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[10]~feeder_combout ),
	.asdata(\data_receive|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[10] .is_wysiwyg = "true";
defparam \data_receive|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \data_receive|cnt[11]~36 (
// Equation(s):
// \data_receive|cnt[11]~36_combout  = (\data_receive|cnt [11] & (\data_receive|cnt[10]~35  & VCC)) # (!\data_receive|cnt [11] & (!\data_receive|cnt[10]~35 ))
// \data_receive|cnt[11]~37  = CARRY((!\data_receive|cnt [11] & !\data_receive|cnt[10]~35 ))

	.dataa(gnd),
	.datab(\data_receive|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\data_receive|cnt[10]~35 ),
	.combout(\data_receive|cnt[11]~36_combout ),
	.cout(\data_receive|cnt[11]~37 ));
// synopsys translate_off
defparam \data_receive|cnt[11]~36 .lut_mask = 16'hC303;
defparam \data_receive|cnt[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \data_receive|cnt[11]~feeder (
// Equation(s):
// \data_receive|cnt[11]~feeder_combout  = \data_receive|cnt[11]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|cnt[11]~36_combout ),
	.cin(gnd),
	.combout(\data_receive|cnt[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[11]~feeder .lut_mask = 16'hFF00;
defparam \data_receive|cnt[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \data_receive|cnt[11] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[11]~feeder_combout ),
	.asdata(\data_receive|busy~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[11] .is_wysiwyg = "true";
defparam \data_receive|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \data_receive|cnt[12]~38 (
// Equation(s):
// \data_receive|cnt[12]~38_combout  = \data_receive|cnt [12] $ (\data_receive|cnt[11]~37 )

	.dataa(\data_receive|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\data_receive|cnt[11]~37 ),
	.combout(\data_receive|cnt[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|cnt[12]~38 .lut_mask = 16'h5A5A;
defparam \data_receive|cnt[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \data_receive|cnt[12] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|cnt[12]~38_combout ),
	.asdata(\data_receive|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data_receive|cnt[10]~15_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|cnt[12] .is_wysiwyg = "true";
defparam \data_receive|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \data_receive|Equal0~0 (
// Equation(s):
// \data_receive|Equal0~0_combout  = (\data_receive|cnt [2]) # ((\data_receive|cnt [1]) # ((\data_receive|cnt [3]) # (\data_receive|cnt [0])))

	.dataa(\data_receive|cnt [2]),
	.datab(\data_receive|cnt [1]),
	.datac(\data_receive|cnt [3]),
	.datad(\data_receive|cnt [0]),
	.cin(gnd),
	.combout(\data_receive|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal0~0 .lut_mask = 16'hFFFE;
defparam \data_receive|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \data_receive|Equal0~2 (
// Equation(s):
// \data_receive|Equal0~2_combout  = (\data_receive|cnt [9]) # ((\data_receive|cnt [10]) # ((\data_receive|cnt [8]) # (\data_receive|cnt [11])))

	.dataa(\data_receive|cnt [9]),
	.datab(\data_receive|cnt [10]),
	.datac(\data_receive|cnt [8]),
	.datad(\data_receive|cnt [11]),
	.cin(gnd),
	.combout(\data_receive|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal0~2 .lut_mask = 16'hFFFE;
defparam \data_receive|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \data_receive|Equal0~1 (
// Equation(s):
// \data_receive|Equal0~1_combout  = (\data_receive|cnt [5]) # ((\data_receive|cnt [7]) # ((\data_receive|cnt [6]) # (\data_receive|cnt [4])))

	.dataa(\data_receive|cnt [5]),
	.datab(\data_receive|cnt [7]),
	.datac(\data_receive|cnt [6]),
	.datad(\data_receive|cnt [4]),
	.cin(gnd),
	.combout(\data_receive|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal0~1 .lut_mask = 16'hFFFE;
defparam \data_receive|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \data_receive|Equal0~3 (
// Equation(s):
// \data_receive|Equal0~3_combout  = (\data_receive|cnt [12]) # ((\data_receive|Equal0~0_combout ) # ((\data_receive|Equal0~2_combout ) # (\data_receive|Equal0~1_combout )))

	.dataa(\data_receive|cnt [12]),
	.datab(\data_receive|Equal0~0_combout ),
	.datac(\data_receive|Equal0~2_combout ),
	.datad(\data_receive|Equal0~1_combout ),
	.cin(gnd),
	.combout(\data_receive|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal0~3 .lut_mask = 16'hFFFE;
defparam \data_receive|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \data_receive|num_bits~0 (
// Equation(s):
// \data_receive|num_bits~0_combout  = (\data_receive|busy~q  & (((\data_receive|Equal2~0_combout  & !\data_receive|Equal0~3_combout )))) # (!\data_receive|busy~q  & (!\data_receive|rx_data~q ))

	.dataa(\data_receive|rx_data~q ),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|Equal2~0_combout ),
	.datad(\data_receive|Equal0~3_combout ),
	.cin(gnd),
	.combout(\data_receive|num_bits~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|num_bits~0 .lut_mask = 16'h11D1;
defparam \data_receive|num_bits~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \data_receive|num_bits[1]~1 (
// Equation(s):
// \data_receive|num_bits[1]~1_combout  = (\data_receive|num_bits~0_combout  & (\data_receive|busy~q  & (\data_receive|num_bits [0] $ (\data_receive|num_bits [1])))) # (!\data_receive|num_bits~0_combout  & (((\data_receive|num_bits [1]))))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|num_bits~0_combout ),
	.cin(gnd),
	.combout(\data_receive|num_bits[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|num_bits[1]~1 .lut_mask = 16'h48F0;
defparam \data_receive|num_bits[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \data_receive|num_bits[1] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|num_bits[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|num_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|num_bits[1] .is_wysiwyg = "true";
defparam \data_receive|num_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \data_receive|Add1~0 (
// Equation(s):
// \data_receive|Add1~0_combout  = \data_receive|num_bits [2] $ (((\data_receive|num_bits [0] & \data_receive|num_bits [1])))

	.dataa(\data_receive|num_bits [0]),
	.datab(gnd),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|num_bits [2]),
	.cin(gnd),
	.combout(\data_receive|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Add1~0 .lut_mask = 16'h5FA0;
defparam \data_receive|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \data_receive|num_bits[2]~2 (
// Equation(s):
// \data_receive|num_bits[2]~2_combout  = (\data_receive|num_bits~0_combout  & (\data_receive|Add1~0_combout  & (\data_receive|busy~q ))) # (!\data_receive|num_bits~0_combout  & (((\data_receive|num_bits [2]))))

	.dataa(\data_receive|Add1~0_combout ),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|num_bits [2]),
	.datad(\data_receive|num_bits~0_combout ),
	.cin(gnd),
	.combout(\data_receive|num_bits[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|num_bits[2]~2 .lut_mask = 16'h88F0;
defparam \data_receive|num_bits[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \data_receive|num_bits[2] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|num_bits[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|num_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|num_bits[2] .is_wysiwyg = "true";
defparam \data_receive|num_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \data_receive|Add1~1 (
// Equation(s):
// \data_receive|Add1~1_combout  = \data_receive|num_bits [3] $ (((\data_receive|num_bits [2] & (\data_receive|num_bits [1] & \data_receive|num_bits [0]))))

	.dataa(\data_receive|num_bits [2]),
	.datab(\data_receive|num_bits [1]),
	.datac(\data_receive|num_bits [0]),
	.datad(\data_receive|num_bits [3]),
	.cin(gnd),
	.combout(\data_receive|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Add1~1 .lut_mask = 16'h7F80;
defparam \data_receive|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \data_receive|num_bits[3]~4 (
// Equation(s):
// \data_receive|num_bits[3]~4_combout  = (\data_receive|num_bits~0_combout  & (\data_receive|Add1~1_combout  & (\data_receive|busy~q ))) # (!\data_receive|num_bits~0_combout  & (((\data_receive|num_bits [3]))))

	.dataa(\data_receive|Add1~1_combout ),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|num_bits [3]),
	.datad(\data_receive|num_bits~0_combout ),
	.cin(gnd),
	.combout(\data_receive|num_bits[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|num_bits[3]~4 .lut_mask = 16'h88F0;
defparam \data_receive|num_bits[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \data_receive|num_bits[3] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|num_bits[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|num_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|num_bits[3] .is_wysiwyg = "true";
defparam \data_receive|num_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \data_receive|Equal2~0 (
// Equation(s):
// \data_receive|Equal2~0_combout  = (((\data_receive|num_bits [2]) # (\data_receive|num_bits [1])) # (!\data_receive|num_bits [0])) # (!\data_receive|num_bits [3])

	.dataa(\data_receive|num_bits [3]),
	.datab(\data_receive|num_bits [0]),
	.datac(\data_receive|num_bits [2]),
	.datad(\data_receive|num_bits [1]),
	.cin(gnd),
	.combout(\data_receive|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal2~0 .lut_mask = 16'hFFF7;
defparam \data_receive|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \data_receive|Equal1~0 (
// Equation(s):
// \data_receive|Equal1~0_combout  = (!\data_receive|num_bits [3] & (!\data_receive|num_bits [0] & (!\data_receive|num_bits [2] & !\data_receive|num_bits [1])))

	.dataa(\data_receive|num_bits [3]),
	.datab(\data_receive|num_bits [0]),
	.datac(\data_receive|num_bits [2]),
	.datad(\data_receive|num_bits [1]),
	.cin(gnd),
	.combout(\data_receive|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Equal1~0 .lut_mask = 16'h0001;
defparam \data_receive|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \data_receive|busy~0 (
// Equation(s):
// \data_receive|busy~0_combout  = (\data_receive|Equal0~3_combout ) # ((\data_receive|Equal1~0_combout  & ((!\data_receive|rx_data~q ))) # (!\data_receive|Equal1~0_combout  & (\data_receive|Equal2~0_combout )))

	.dataa(\data_receive|Equal2~0_combout ),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|Equal0~3_combout ),
	.datad(\data_receive|Equal1~0_combout ),
	.cin(gnd),
	.combout(\data_receive|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|busy~0 .lut_mask = 16'hF3FA;
defparam \data_receive|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \data_receive|busy~feeder (
// Equation(s):
// \data_receive|busy~feeder_combout  = \data_receive|busy~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|busy~0_combout ),
	.cin(gnd),
	.combout(\data_receive|busy~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|busy~feeder .lut_mask = 16'hFF00;
defparam \data_receive|busy~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \data_receive|rx_data~_wirecell (
// Equation(s):
// \data_receive|rx_data~_wirecell_combout  = !\data_receive|rx_data~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_receive|rx_data~q ),
	.cin(gnd),
	.combout(\data_receive|rx_data~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|rx_data~_wirecell .lut_mask = 16'h00FF;
defparam \data_receive|rx_data~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \data_receive|busy (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|busy~feeder_combout ),
	.asdata(\data_receive|rx_data~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\data_receive|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|busy .is_wysiwyg = "true";
defparam \data_receive|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \data_receive|num_bits[0]~3 (
// Equation(s):
// \data_receive|num_bits[0]~3_combout  = (\data_receive|num_bits [0] & ((!\data_receive|num_bits~0_combout ))) # (!\data_receive|num_bits [0] & (\data_receive|busy~q  & \data_receive|num_bits~0_combout ))

	.dataa(gnd),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|num_bits [0]),
	.datad(\data_receive|num_bits~0_combout ),
	.cin(gnd),
	.combout(\data_receive|num_bits[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|num_bits[0]~3 .lut_mask = 16'h0CF0;
defparam \data_receive|num_bits[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \data_receive|num_bits[0] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|num_bits[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|num_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|num_bits[0] .is_wysiwyg = "true";
defparam \data_receive|num_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \data_receive|Decoder0~0 (
// Equation(s):
// \data_receive|Decoder0~0_combout  = (\data_receive|Equal2~0_combout  & (\data_receive|busy~q  & (!\data_receive|Equal0~3_combout  & !\data_receive|Equal1~0_combout )))

	.dataa(\data_receive|Equal2~0_combout ),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|Equal0~3_combout ),
	.datad(\data_receive|Equal1~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~0 .lut_mask = 16'h0008;
defparam \data_receive|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \data_receive|Decoder0~1 (
// Equation(s):
// \data_receive|Decoder0~1_combout  = (\data_receive|num_bits [0] & (!\data_receive|num_bits [1] & (!\data_receive|num_bits [2] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [1]),
	.datac(\data_receive|num_bits [2]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~1 .lut_mask = 16'h0200;
defparam \data_receive|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \data_receive|data_out_buf[0]~0 (
// Equation(s):
// \data_receive|data_out_buf[0]~0_combout  = (\data_receive|Decoder0~1_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~1_combout  & ((\data_receive|data_out_buf [0])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [0]),
	.datad(\data_receive|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[0]~0 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \data_receive|data_out_buf[0] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[0] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \data_receive|o_DATA[0]~0 (
// Equation(s):
// \data_receive|o_DATA[0]~0_combout  = (\data_receive|busy~q  & (!\data_receive|Equal0~3_combout  & !\data_receive|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\data_receive|busy~q ),
	.datac(\data_receive|Equal0~3_combout ),
	.datad(\data_receive|Equal2~0_combout ),
	.cin(gnd),
	.combout(\data_receive|o_DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|o_DATA[0]~0 .lut_mask = 16'h000C;
defparam \data_receive|o_DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \data_receive|o_DATA[0] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[0] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \data_printing|Selector4~0 (
// Equation(s):
// \data_printing|Selector4~0_combout  = (\data_printing|act_state.S4~q ) # ((\data_printing|act_state.S2~q ) # ((\data_receive|o_DATA [0] & \data_printing|act_state.S7~q )))

	.dataa(\data_printing|act_state.S4~q ),
	.datab(\data_printing|act_state.S2~q ),
	.datac(\data_receive|o_DATA [0]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector4~0 .lut_mask = 16'hFEEE;
defparam \data_printing|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \data_receive|Decoder0~2 (
// Equation(s):
// \data_receive|Decoder0~2_combout  = (!\data_receive|num_bits [0] & (!\data_receive|num_bits [2] & (\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~2 .lut_mask = 16'h1000;
defparam \data_receive|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \data_receive|data_out_buf[1]~1 (
// Equation(s):
// \data_receive|data_out_buf[1]~1_combout  = (\data_receive|Decoder0~2_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~2_combout  & ((\data_receive|data_out_buf [1])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [1]),
	.datad(\data_receive|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[1]~1 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \data_receive|data_out_buf[1] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[1] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \data_receive|o_DATA[1] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[1] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \data_printing|o_LCD_DATA[1]~0 (
// Equation(s):
// \data_printing|o_LCD_DATA[1]~0_combout  = (\data_receive|o_DATA [1] & \data_printing|act_state.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_receive|o_DATA [1]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|o_LCD_DATA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|o_LCD_DATA[1]~0 .lut_mask = 16'hF000;
defparam \data_printing|o_LCD_DATA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \data_receive|Decoder0~3 (
// Equation(s):
// \data_receive|Decoder0~3_combout  = (\data_receive|num_bits [0] & (!\data_receive|num_bits [2] & (\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~3 .lut_mask = 16'h2000;
defparam \data_receive|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \data_receive|data_out_buf[2]~2 (
// Equation(s):
// \data_receive|data_out_buf[2]~2_combout  = (\data_receive|Decoder0~3_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~3_combout  & ((\data_receive|data_out_buf [2])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [2]),
	.datad(\data_receive|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[2]~2 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \data_receive|data_out_buf[2] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[2] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \data_receive|o_DATA[2] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[2] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \data_printing|Selector3~0 (
// Equation(s):
// \data_printing|Selector3~0_combout  = (\data_printing|act_state.S4~q ) # ((\data_receive|o_DATA [2] & \data_printing|act_state.S7~q ))

	.dataa(\data_printing|act_state.S4~q ),
	.datab(gnd),
	.datac(\data_receive|o_DATA [2]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector3~0 .lut_mask = 16'hFAAA;
defparam \data_printing|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \data_receive|Decoder0~4 (
// Equation(s):
// \data_receive|Decoder0~4_combout  = (!\data_receive|num_bits [0] & (\data_receive|num_bits [2] & (!\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~4 .lut_mask = 16'h0400;
defparam \data_receive|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \data_receive|data_out_buf[3]~3 (
// Equation(s):
// \data_receive|data_out_buf[3]~3_combout  = (\data_receive|Decoder0~4_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~4_combout  & ((\data_receive|data_out_buf [3])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [3]),
	.datad(\data_receive|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[3]~3 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \data_receive|data_out_buf[3] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[3] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \data_receive|o_DATA[3] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[3] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \data_printing|Selector2~0 (
// Equation(s):
// \data_printing|Selector2~0_combout  = (\data_printing|act_state.S4~q ) # (((\data_printing|act_state.S7~q  & \data_receive|o_DATA [3])) # (!\data_printing|act_state.S0~q ))

	.dataa(\data_printing|act_state.S4~q ),
	.datab(\data_printing|act_state.S7~q ),
	.datac(\data_receive|o_DATA [3]),
	.datad(\data_printing|act_state.S0~q ),
	.cin(gnd),
	.combout(\data_printing|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector2~0 .lut_mask = 16'hEAFF;
defparam \data_printing|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \data_receive|Decoder0~5 (
// Equation(s):
// \data_receive|Decoder0~5_combout  = (\data_receive|num_bits [0] & (\data_receive|num_bits [2] & (!\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~5 .lut_mask = 16'h0800;
defparam \data_receive|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \data_receive|data_out_buf[4]~4 (
// Equation(s):
// \data_receive|data_out_buf[4]~4_combout  = (\data_receive|Decoder0~5_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~5_combout  & ((\data_receive|data_out_buf [4])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [4]),
	.datad(\data_receive|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[4]~4 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \data_receive|data_out_buf[4] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[4] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \data_receive|o_DATA[4] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[4] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \data_printing|Selector1~0 (
// Equation(s):
// \data_printing|Selector1~0_combout  = ((\data_receive|o_DATA [4] & \data_printing|act_state.S7~q )) # (!\data_printing|act_state.S0~q )

	.dataa(\data_printing|act_state.S0~q ),
	.datab(gnd),
	.datac(\data_receive|o_DATA [4]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector1~0 .lut_mask = 16'hF555;
defparam \data_printing|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \data_receive|Decoder0~6 (
// Equation(s):
// \data_receive|Decoder0~6_combout  = (!\data_receive|num_bits [0] & (\data_receive|num_bits [2] & (\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~6 .lut_mask = 16'h4000;
defparam \data_receive|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \data_receive|data_out_buf[5]~5 (
// Equation(s):
// \data_receive|data_out_buf[5]~5_combout  = (\data_receive|Decoder0~6_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~6_combout  & ((\data_receive|data_out_buf [5])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [5]),
	.datad(\data_receive|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[5]~5 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \data_receive|data_out_buf[5] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[5] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \data_receive|o_DATA[5] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[5] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \data_printing|Selector0~0 (
// Equation(s):
// \data_printing|Selector0~0_combout  = ((\data_receive|o_DATA [5] & \data_printing|act_state.S7~q )) # (!\data_printing|act_state.S0~q )

	.dataa(\data_printing|act_state.S0~q ),
	.datab(gnd),
	.datac(\data_receive|o_DATA [5]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|Selector0~0 .lut_mask = 16'hF555;
defparam \data_printing|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \data_receive|Decoder0~7 (
// Equation(s):
// \data_receive|Decoder0~7_combout  = (\data_receive|num_bits [0] & (\data_receive|num_bits [2] & (\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~7 .lut_mask = 16'h8000;
defparam \data_receive|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \data_receive|data_out_buf[6]~6 (
// Equation(s):
// \data_receive|data_out_buf[6]~6_combout  = (\data_receive|Decoder0~7_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~7_combout  & ((\data_receive|data_out_buf [6])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [6]),
	.datad(\data_receive|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[6]~6 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \data_receive|data_out_buf[6] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[6] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \data_receive|o_DATA[6] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[6] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \data_printing|o_LCD_DATA[6]~1 (
// Equation(s):
// \data_printing|o_LCD_DATA[6]~1_combout  = (\data_receive|o_DATA [6] & \data_printing|act_state.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_receive|o_DATA [6]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|o_LCD_DATA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|o_LCD_DATA[6]~1 .lut_mask = 16'hF000;
defparam \data_printing|o_LCD_DATA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \data_receive|Decoder0~8 (
// Equation(s):
// \data_receive|Decoder0~8_combout  = (!\data_receive|num_bits [0] & (!\data_receive|num_bits [2] & (!\data_receive|num_bits [1] & \data_receive|Decoder0~0_combout )))

	.dataa(\data_receive|num_bits [0]),
	.datab(\data_receive|num_bits [2]),
	.datac(\data_receive|num_bits [1]),
	.datad(\data_receive|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\data_receive|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|Decoder0~8 .lut_mask = 16'h0100;
defparam \data_receive|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \data_receive|data_out_buf[7]~7 (
// Equation(s):
// \data_receive|data_out_buf[7]~7_combout  = (\data_receive|Decoder0~8_combout  & (\data_receive|rx_data~q )) # (!\data_receive|Decoder0~8_combout  & ((\data_receive|data_out_buf [7])))

	.dataa(gnd),
	.datab(\data_receive|rx_data~q ),
	.datac(\data_receive|data_out_buf [7]),
	.datad(\data_receive|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\data_receive|data_out_buf[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_receive|data_out_buf[7]~7 .lut_mask = 16'hCCF0;
defparam \data_receive|data_out_buf[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \data_receive|data_out_buf[7] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(\data_receive|data_out_buf[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|data_out_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|data_out_buf[7] .is_wysiwyg = "true";
defparam \data_receive|data_out_buf[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \data_receive|o_DATA[7] (
	.clk(\i_FPGA_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_receive|data_out_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_receive|o_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_receive|o_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_receive|o_DATA[7] .is_wysiwyg = "true";
defparam \data_receive|o_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \data_printing|o_LCD_DATA[7]~2 (
// Equation(s):
// \data_printing|o_LCD_DATA[7]~2_combout  = (\data_receive|o_DATA [7] & \data_printing|act_state.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_receive|o_DATA [7]),
	.datad(\data_printing|act_state.S7~q ),
	.cin(gnd),
	.combout(\data_printing|o_LCD_DATA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_printing|o_LCD_DATA[7]~2 .lut_mask = 16'hF000;
defparam \data_printing|o_LCD_DATA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_RS = \o_RS~output_o ;

assign o_E = \o_E~output_o ;

assign o_RW = \o_RW~output_o ;

assign o_LCD_DATA[0] = \o_LCD_DATA[0]~output_o ;

assign o_LCD_DATA[1] = \o_LCD_DATA[1]~output_o ;

assign o_LCD_DATA[2] = \o_LCD_DATA[2]~output_o ;

assign o_LCD_DATA[3] = \o_LCD_DATA[3]~output_o ;

assign o_LCD_DATA[4] = \o_LCD_DATA[4]~output_o ;

assign o_LCD_DATA[5] = \o_LCD_DATA[5]~output_o ;

assign o_LCD_DATA[6] = \o_LCD_DATA[6]~output_o ;

assign o_LCD_DATA[7] = \o_LCD_DATA[7]~output_o ;

assign o_DVD = \o_DVD~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
