dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|add|rsp|8|	|mov|rdx|rcx|	|mov|rax|rdx|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__le__|reg_rdi|const_1|>	|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|__le__|__sub__|ret_0|reg_rdi|Reverse|Concat|0|If|__eq__|mem_0|47|1|0|const_4|>	,DUM
dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|cmp|byte|ptr|rax|-|1|const_5|	|lea|rdx|rcx|-|1|	|je|const_7|	|jmp|const_2|	|add|rsp|8|	|mov|rdx|rcx|	|mov|rax|rdx|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|Or|Not|__eq__|Extract|63|1|__add__|const_6|ret_0|const_4|Not|ULE|Extract|0|0|ret_0|If|__eq__|mem_0|47|1|0|>	|<Bool|__le__|__add__|ret_0|const_1|const_1|>	|<Bool|__eq__|__add__|ret_0|const_1|const_1|>	|<Bool|__ne__|mem_1|47|>	,DUM
dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|cmp|byte|ptr|rax|-|1|const_5|	|lea|rdx|rcx|-|1|	|je|const_7|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|add|rsp|8|	|mov|rax|rdx|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|ret_0|const_4|>	|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|__eq__|mem_1|47|>	|<Bool|__eq__|__add__|reg_rdi|ret_0|__mul__|const_1|reg_rdi|const_8|const_8|>	|<Bool|__ne__|mem_2|47|>	,DUM
dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|cmp|byte|ptr|rax|-|1|const_5|	|lea|rdx|rcx|-|1|	|je|const_7|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|add|rsp|8|	|mov|rax|rdx|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|ret_0|const_4|>	|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|__eq__|mem_1|47|>	|<Bool|__eq__|mem_2|47|>	|<Bool|__eq__|__add__|reg_rdi|ret_0|__mul__|const_1|reg_rdi|const_11|const_11|>	|<Bool|__ne__|mem_3|47|>	,DUM
dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|cmp|byte|ptr|rax|-|1|const_5|	|lea|rdx|rcx|-|1|	|je|const_7|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|add|rsp|8|	|mov|rax|rdx|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|ret_0|const_4|>	|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|__eq__|mem_1|47|>	|<Bool|__eq__|mem_2|47|>	|<Bool|__eq__|mem_3|47|>	|<Bool|__eq__|__add__|reg_rdi|ret_0|__mul__|const_1|reg_rdi|const_12|const_12|>	|<Bool|__ne__|mem_4|47|>	,DUM
dir|len DUM,push|rbp|	|push|rbx|	|xor|ebp|ebp|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|byte|ptr|rdi|const_5|	|sete|bpl|	|call|const_0|	|mov|rcx|rax|	|sub|rcx|rbx|	|cmp|rcx|rbp|	|jbe|const_2|	|cmp|byte|ptr|rax|-|1|const_5|	|lea|rdx|rcx|-|1|	|je|const_7|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|rbp|rdx|	|jne|const_10|	|cmp|byte|ptr|rbx|+|rdx|-|1|const_5|	|lea|rax|rdx|-|1|	|jne|const_9|	|mov|rdx|rax|	|cmp|rbp|rdx|	|jne|const_10|	|CONS|<Bool|__eq__|ret_0|const_4|>	|<Bool|__eq__|reg_rdi|const_3|>	|<Bool|__eq__|mem_1|47|>	|<Bool|__eq__|mem_2|47|>	|<Bool|__eq__|mem_3|47|>	|<Bool|__eq__|__add__|reg_rdi|ret_0|__mul__|const_1|reg_rdi|const_12|const_12|>	|<Bool|__eq__|mem_4|47|>	,DUM
