--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.055|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.588|
SW<0>          |L<1>           |   15.302|
SW<0>          |L<2>           |   16.430|
SW<0>          |L<3>           |   14.503|
SW<0>          |L<4>           |   16.173|
SW<0>          |L<5>           |   16.080|
SW<0>          |L<6>           |   15.493|
SW<0>          |L<7>           |   16.309|
SW<0>          |L<8>           |   16.867|
SW<0>          |L<9>           |   14.963|
SW<0>          |L<10>          |   15.442|
SW<0>          |L<11>          |   16.906|
SW<0>          |L<12>          |   17.337|
SW<0>          |L<13>          |   18.853|
SW<0>          |L<14>          |   17.214|
SW<0>          |L<15>          |   17.057|
SW<1>          |L<0>           |   14.496|
SW<1>          |L<1>           |   15.375|
SW<1>          |L<2>           |   15.479|
SW<1>          |L<3>           |   14.428|
SW<1>          |L<4>           |   15.155|
SW<1>          |L<5>           |   14.964|
SW<1>          |L<6>           |   14.585|
SW<1>          |L<7>           |   15.485|
SW<1>          |L<8>           |   15.836|
SW<1>          |L<9>           |   14.802|
SW<1>          |L<10>          |   14.497|
SW<1>          |L<11>          |   15.120|
SW<1>          |L<12>          |   16.211|
SW<1>          |L<13>          |   17.113|
SW<1>          |L<14>          |   15.555|
SW<1>          |L<15>          |   16.636|
SW<2>          |L<0>           |   13.705|
SW<2>          |L<1>           |   13.895|
SW<2>          |L<2>           |   14.265|
SW<2>          |L<3>           |   13.189|
SW<2>          |L<4>           |   14.847|
SW<2>          |L<5>           |   14.580|
SW<2>          |L<6>           |   13.993|
SW<2>          |L<7>           |   14.447|
SW<2>          |L<8>           |   14.429|
SW<2>          |L<9>           |   14.155|
SW<2>          |L<10>          |   13.850|
SW<2>          |L<11>          |   14.380|
SW<2>          |L<12>          |   15.561|
SW<2>          |L<13>          |   16.496|
SW<2>          |L<14>          |   15.266|
SW<2>          |L<15>          |   15.453|
SW<12>         |L<0>           |   14.549|
SW<12>         |L<1>           |   13.648|
SW<12>         |L<2>           |   14.006|
SW<12>         |L<3>           |   13.419|
SW<12>         |L<4>           |   13.694|
SW<12>         |L<5>           |   11.794|
SW<12>         |L<6>           |   11.131|
SW<12>         |L<7>           |   12.690|
SW<12>         |L<8>           |   12.822|
SW<12>         |L<9>           |   15.222|
SW<12>         |L<10>          |   11.874|
SW<12>         |L<11>          |   11.913|
SW<12>         |L<12>          |   12.658|
SW<12>         |L<13>          |   15.052|
SW<12>         |L<14>          |   13.668|
SW<12>         |L<15>          |   13.158|
SW<13>         |L<0>           |   13.134|
SW<13>         |L<1>           |   12.944|
SW<13>         |L<2>           |   13.068|
SW<13>         |L<3>           |   13.058|
SW<13>         |L<4>           |   12.848|
SW<13>         |L<5>           |   11.754|
SW<13>         |L<6>           |   11.416|
SW<13>         |L<7>           |   12.243|
SW<13>         |L<8>           |   12.779|
SW<13>         |L<9>           |   14.307|
SW<13>         |L<10>          |   11.468|
SW<13>         |L<11>          |   12.391|
SW<13>         |L<12>          |   11.729|
SW<13>         |L<13>          |   14.071|
SW<13>         |L<14>          |   12.537|
SW<13>         |L<15>          |   11.945|
SW<14>         |L<0>           |   12.248|
SW<14>         |L<1>           |   14.140|
SW<14>         |L<2>           |   13.948|
SW<14>         |L<3>           |   13.455|
SW<14>         |L<4>           |   12.455|
SW<14>         |L<5>           |   11.504|
SW<14>         |L<6>           |   11.227|
SW<14>         |L<7>           |   11.684|
SW<14>         |L<8>           |   12.039|
SW<14>         |L<9>           |   11.521|
SW<14>         |L<10>          |   10.865|
SW<14>         |L<11>          |   11.532|
SW<14>         |L<12>          |   13.240|
SW<14>         |L<13>          |   12.745|
SW<14>         |L<14>          |   12.383|
SW<14>         |L<15>          |   12.858|
SW<15>         |L<0>           |    9.285|
SW<15>         |L<1>           |    9.815|
SW<15>         |L<2>           |    9.666|
SW<15>         |L<3>           |   12.696|
SW<15>         |L<4>           |    9.503|
SW<15>         |L<5>           |   10.457|
SW<15>         |L<6>           |   11.048|
SW<15>         |L<7>           |   11.742|
SW<15>         |L<8>           |    9.980|
SW<15>         |L<9>           |   11.210|
SW<15>         |L<10>          |   10.433|
SW<15>         |L<11>          |   11.633|
SW<15>         |L<12>          |   10.920|
SW<15>         |L<13>          |   10.243|
SW<15>         |L<14>          |   12.200|
SW<15>         |L<15>          |   11.592|
---------------+---------------+---------+


Analysis completed Sun Dec 07 21:15:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



