$date
	Sat Oct 22 21:29:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#808398
b1000 &
b1000 %
1$
b1000 !
1"
#808399
0"
#808402
b100 &
b100 %
#808406
b10 &
b10 %
#808410
b1 &
b1 %
1#
#808414
b0 &
0#
b0 %
0$
#1809265
b11110 !
1"
#1809266
b11110 &
b11110 %
1$
#1809267
0"
#1809270
b1111 &
b1111 %
#1809274
b101110 &
b101110 %
#1809278
b10111 &
b10111 %
#1809282
b1000110 &
b1000110 %
#1809286
b100011 &
b100011 %
#1809290
b1101010 &
b1101010 %
#1809294
b110101 &
b110101 %
#1809298
b10100000 &
b10100000 %
#1809302
b1010000 &
b1010000 %
#1809306
b101000 &
b101000 %
#1809310
b10100 &
b10100 %
#1809314
b1010 &
b1010 %
#1809318
b101 &
b101 %
#1809322
b10000 &
b10000 %
#1809326
b1000 &
b1000 %
#1809330
b100 &
b100 %
#1809334
b10 &
b10 %
#1809338
b1 &
b1 %
1#
#1809342
b0 &
0#
b0 %
0$
#2812071
b10001 !
1"
#2812074
b10001 &
b10001 %
1$
#2812075
0"
#2812078
b110100 &
b110100 %
#2812082
b11010 &
b11010 %
#2812086
b1101 &
b1101 %
#2812090
b101000 &
b101000 %
#2812094
b10100 &
b10100 %
#2812098
b1010 &
b1010 %
#2812102
b101 &
b101 %
#2812106
b10000 &
b10000 %
#2812110
b1000 &
b1000 %
#2812114
b100 &
b100 %
#2812118
b10 &
b10 %
#2812122
b1 &
b1 %
1#
#2812126
b0 &
0#
b0 %
0$
#4500012
