<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p332" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_332{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_332{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_332{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_332{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_332{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#t6_332{left:232px;bottom:1078px;}
#t7_332{left:247px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t8_332{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t9_332{left:69px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_332{left:69px;bottom:979px;letter-spacing:0.13px;}
#tb_332{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_332{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#td_332{left:678px;bottom:955px;letter-spacing:-0.17px;word-spacing:-1.29px;}
#te_332{left:770px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tf_332{left:69px;bottom:938px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tg_332{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_332{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_332{left:69px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#tj_332{left:69px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_332{left:69px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tl_332{left:69px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_332{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_332{left:69px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_332{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_332{left:69px;bottom:713px;letter-spacing:0.12px;}
#tq_332{left:151px;bottom:713px;letter-spacing:0.15px;word-spacing:0.02px;}
#tr_332{left:69px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_332{left:69px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_332{left:538px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_332{left:630px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_332{left:69px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_332{left:527px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tx_332{left:618px;bottom:655px;letter-spacing:-0.26px;word-spacing:-0.35px;}
#ty_332{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tz_332{left:223px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_332{left:294px;bottom:639px;}
#t11_332{left:299px;bottom:645px;}
#t12_332{left:69px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t13_332{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t14_332{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_332{left:69px;bottom:554px;}
#t16_332{left:95px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_332{left:95px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_332{left:95px;bottom:524px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t19_332{left:95px;bottom:507px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1a_332{left:69px;bottom:481px;}
#t1b_332{left:95px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_332{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_332{left:95px;bottom:451px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1e_332{left:805px;bottom:451px;}
#t1f_332{left:809px;bottom:451px;letter-spacing:-0.17px;}
#t1g_332{left:844px;bottom:451px;}
#t1h_332{left:95px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1i_332{left:255px;bottom:434px;}
#t1j_332{left:258px;bottom:434px;letter-spacing:-0.69px;}
#t1k_332{left:69px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1l_332{left:69px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t1m_332{left:69px;bottom:376px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1n_332{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1o_332{left:69px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_332{left:69px;bottom:284px;letter-spacing:0.14px;}
#t1q_332{left:151px;bottom:284px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1r_332{left:69px;bottom:260px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1s_332{left:414px;bottom:260px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1t_332{left:490px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_332{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1v_332{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_332{left:69px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1x_332{left:69px;bottom:185px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1y_332{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t1z_332{left:91px;bottom:133px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t20_332{left:624px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t21_332{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_332{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_332{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_332{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_332{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_332{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_332{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_332{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_332{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_332{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts332" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg332Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg332" style="-webkit-user-select: none;"><object width="935" height="1210" data="332/332.svg" type="image/svg+xml" id="pdf332" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_332" class="t s1_332">13-14 </span><span id="t2_332" class="t s1_332">Vol. 1 </span>
<span id="t3_332" class="t s2_332">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_332" class="t s3_332">The value of the PKRU register determines the access rights for user-mode linear addresses. (See Section 4.6, </span>
<span id="t5_332" class="t s3_332">“Access Rights,” of Intel </span>
<span id="t6_332" class="t s4_332">® </span>
<span id="t7_332" class="t s3_332">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.) The access rights </span>
<span id="t8_332" class="t s3_332">that pertain to an execution of the XRSTOR and XRSTORS instructions are determined by the value of the register </span>
<span id="t9_332" class="t s3_332">before the execution and not by any value that the execution might load into the PKRU register. </span>
<span id="ta_332" class="t s5_332">13.5.8 </span><span id="tb_332" class="t s5_332">PASID State </span>
<span id="tc_332" class="t s3_332">The register state used by the ENQCMD instruction and process address space identifiers (</span><span id="td_332" class="t s6_332">PASID state</span><span id="te_332" class="t s3_332">) comprises </span>
<span id="tf_332" class="t s3_332">the IA32_PASID MSR. </span>
<span id="tg_332" class="t s3_332">As noted in Section 13.1, the XSAVE feature set manages PASID state as supervisor state component 10. Thus, </span>
<span id="th_332" class="t s3_332">PASID state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="ti_332" class="t s3_332">CPUID.(EAX=0DH,ECX=10):EAX enumerates the size (in bytes) required for PASID state. The IA32_PASID MSR is </span>
<span id="tj_332" class="t s3_332">allocated 8 bytes at byte offset 0 in the state component. </span>
<span id="tk_332" class="t s3_332">PASID state is XSAVE-managed but the ENQCMD instruction and process address space identifiers are not XSAVE- </span>
<span id="tl_332" class="t s3_332">enabled. The XSAVE feature set can operate on PASID state only if the feature set is enabled (CR4.OSXSAVE = 1) </span>
<span id="tm_332" class="t s3_332">and has been configured to manage PASID state (IA32_XSS[10] = 1). Software can otherwise use the ENQCMD </span>
<span id="tn_332" class="t s3_332">instruction and process address space identifiers, and access the IA32_PASID MSR (using RDMSR and WRMSR) </span>
<span id="to_332" class="t s3_332">even if the XSAVE feature set is not enabled or has not been configured to manage PASID state. </span>
<span id="tp_332" class="t s5_332">13.5.9 </span><span id="tq_332" class="t s5_332">CET State </span>
<span id="tr_332" class="t s3_332">The register state used by Control-Flow Enforcement Technology (CET) comprises the two 64-bit MSRs </span>
<span id="ts_332" class="t s3_332">(IA32_U_CET and IA32_PL3_SSP) that manage CET when CPL = 3 (</span><span id="tt_332" class="t s6_332">CET_U state</span><span id="tu_332" class="t s3_332">); and the three 64-bit MSRs </span>
<span id="tv_332" class="t s3_332">(IA32_PL0_SSP–IA32_PL2_SSP) that manage CET when CPL &lt; 3 (</span><span id="tw_332" class="t s6_332">CET_S state</span><span id="tx_332" class="t s3_332">). Together, these two user state </span>
<span id="ty_332" class="t s3_332">components compose </span><span id="tz_332" class="t s6_332">CET state</span><span id="t10_332" class="t s3_332">. </span>
<span id="t11_332" class="t s4_332">1 </span>
<span id="t12_332" class="t s3_332">As noted in Section 13.1, the XSAVE feature set manages CET state as supervisor state components 11–23. Thus, </span>
<span id="t13_332" class="t s3_332">CET state is located in the extended region of the XSAVE area (see Section 13.4.3). The following items detail how </span>
<span id="t14_332" class="t s3_332">these state components are organized in this region: </span>
<span id="t15_332" class="t s7_332">• </span><span id="t16_332" class="t s6_332">CET_U state. </span>
<span id="t17_332" class="t s3_332">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=11):EAX enumerates the size (in bytes) required for CET_U </span>
<span id="t18_332" class="t s3_332">state. The CET_U section is used for the 64-bit MSRs IA32_U_CET and IA32_PL3_SSP, with bytes 7:0 being </span>
<span id="t19_332" class="t s3_332">used for IA32_U_CET and bytes 15:8 being used for IA32_PL3_SSP. </span>
<span id="t1a_332" class="t s7_332">• </span><span id="t1b_332" class="t s6_332">CET_S state. </span>
<span id="t1c_332" class="t s3_332">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=12):EAX enumerates the size (in bytes) required for CET_S </span>
<span id="t1d_332" class="t s3_332">state. The CET_S section is used for the three 64-bit MSRs IA32_PL0_SSP–IA32_PL2_SSP, with bytes 8</span><span id="t1e_332" class="t s8_332">i</span><span id="t1f_332" class="t s3_332">+7:8</span><span id="t1g_332" class="t s8_332">i </span>
<span id="t1h_332" class="t s3_332">being used for IA32_PL</span><span id="t1i_332" class="t s8_332">i</span><span id="t1j_332" class="t s3_332">_SSP. </span>
<span id="t1k_332" class="t s3_332">The two components of CET state are XSAVE-managed and CET is not XSAVE-enabled. The XSAVE feature set can </span>
<span id="t1l_332" class="t s3_332">operate on CET_U state (respectively, CET_S state) only if the feature set is enabled (CR4.OSXSAVE = 1) and has </span>
<span id="t1m_332" class="t s3_332">been configured to manage CET_U state (respectively, CET_S state) by setting IA32_XSS[11] (respectively, </span>
<span id="t1n_332" class="t s3_332">IA32_XSS[12]). Software can otherwise use CET and access the CET MSRs (using RDMSR and WRMSR) even if the </span>
<span id="t1o_332" class="t s3_332">XSAVE feature set is not enabled or has not been configured to manage CET state. </span>
<span id="t1p_332" class="t s5_332">13.5.10 </span><span id="t1q_332" class="t s5_332">HDC State </span>
<span id="t1r_332" class="t s3_332">The register state used by hardware duty cycling (</span><span id="t1s_332" class="t s6_332">HDC state</span><span id="t1t_332" class="t s3_332">) comprises the IA32_PM_CTL1 MSR. </span>
<span id="t1u_332" class="t s3_332">As noted in Section 13.1, the XSAVE feature set manages HDC state as supervisor state component 13. Thus, HDC </span>
<span id="t1v_332" class="t s3_332">state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="t1w_332" class="t s3_332">CPUID.(EAX=0DH,ECX=13):EAX enumerates the size (in bytes) required for HDC state. The IA32_PM_CTL1 MSR </span>
<span id="t1x_332" class="t s3_332">is allocated 8 bytes at byte offset 0 in the state component. </span>
<span id="t1y_332" class="t s9_332">1. </span><span id="t1z_332" class="t s9_332">The IA32_S_CET and IA32_INTERRUPT_SSP_TABLE_ADDR MSRs also control CET when CPL </span><span id="t20_332" class="t s9_332">&lt; 3. However, they are not managed by </span>
<span id="t21_332" class="t s9_332">the XSAVE feature set and are thus not considered in this chapter. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
