// Seed: 305029011
module module_0 #(
    parameter id_7 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_10;
  assign id_7  = id_10;
  assign id_10 = id_2;
  logic [id_7  -  -1 : 1] id_11 = 1'h0;
  wire id_12;
  ;
  assign id_3 = !-1;
  parameter id_13 = -1;
  localparam id_14 = 1;
  wire ["" : ""] id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_6 = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output supply0 id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = -1;
  assign id_3#(
      .id_2 (1),
      .id_6 (1'h0 ? 1 : -1 ? 1 : 1 ? 1 : 1),
      .id_5 (1),
      .id_10(1),
      .id_1 (1),
      .id_18(1'b0),
      .id_18(1),
      .id_2 (1)
  ) [1 : id_6] = id_2 - id_5;
  module_0 modCall_1 (
      id_18,
      id_2,
      id_18,
      id_2,
      id_2,
      id_14,
      id_6,
      id_11,
      id_2
  );
  assign id_14 = id_18;
endmodule
