Timing Analyzer report for uart_state_machine
Thu Aug 21 01:23:52 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart_state_machine                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.12 MHz ; 199.12 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -4.022 ; -160.129        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.386 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -72.390                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -4.022 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.941      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.983 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.470      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.976 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.897      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.901 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.822      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.852 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.339      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.844 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.331      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.823 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.511     ; 4.310      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.789 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.708      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.774 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.693      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
; -3.747 ; uart_rx:uart_rx_inst|counter[17] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.668      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; uart_rx:uart_rx_inst|data_available             ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; uart_rx:uart_rx_inst|state.IDLE                 ; uart_rx:uart_rx_inst|state.IDLE                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; uart_rx:uart_rx_inst|state.START                ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; detect_latch                                    ; detect_latch                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|data[0]                    ; uart_rx:uart_rx_inst|data[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|bit_index[0]               ; uart_rx:uart_rx_inst|bit_index[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|state.STOP                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|bit_index[2]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|state.RECEIVE              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.542 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.239      ;
; 0.544 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.241      ;
; 0.544 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.241      ;
; 0.545 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.242      ;
; 0.557 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.254      ;
; 0.559 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.256      ;
; 0.559 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.256      ;
; 0.578 ; led_data[2]                                     ; led_data[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; led_data[1]                                     ; led_data[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.843      ;
; 0.581 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.847      ;
; 0.584 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.850      ;
; 0.638 ; uart_rx:uart_rx_inst|counter[5]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.921      ;
; 0.639 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.922      ;
; 0.642 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; uart_rx:uart_rx_inst|counter[2]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.926      ;
; 0.645 ; uart_rx:uart_rx_inst|counter[26]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.656 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; uart_rx:uart_rx_inst|counter[15]                ; uart_rx:uart_rx_inst|counter[15]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[19]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[17]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[27]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_rx:uart_rx_inst|counter[9]                 ; uart_rx:uart_rx_inst|counter[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[23]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; led_data[0]                                     ; led_data[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; uart_rx:uart_rx_inst|counter[14]                ; uart_rx:uart_rx_inst|counter[14]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; uart_rx:uart_rx_inst|counter[16]                ; uart_rx:uart_rx_inst|counter[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; uart_rx:uart_rx_inst|counter[10]                ; uart_rx:uart_rx_inst|counter[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_rx:uart_rx_inst|counter[12]                ; uart_rx:uart_rx_inst|counter[12]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[18]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[20]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; uart_rx:uart_rx_inst|counter[31]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.946      ;
; 0.663 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.360      ;
; 0.665 ; uart_rx:uart_rx_inst|counter[0]                 ; uart_rx:uart_rx_inst|counter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.948      ;
; 0.665 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.362      ;
; 0.666 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.363      ;
; 0.667 ; uart_rx:uart_rx_inst|counter[8]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.950      ;
; 0.669 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.366      ;
; 0.670 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.367      ;
; 0.671 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.368      ;
; 0.680 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.377      ;
; 0.685 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.382      ;
; 0.688 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.385      ;
; 0.688 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.385      ;
; 0.701 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.399      ;
; 0.789 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.486      ;
; 0.790 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.487      ;
; 0.791 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.488      ;
; 0.794 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.491      ;
; 0.795 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.492      ;
; 0.795 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.492      ;
; 0.797 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.494      ;
; 0.809 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.506      ;
; 0.811 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.508      ;
; 0.814 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.511      ;
; 0.814 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.511      ;
; 0.821 ; uart_rx:uart_rx_inst|rx                         ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.104      ;
; 0.824 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.089      ;
; 0.909 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.174      ;
; 0.916 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.613      ;
; 0.918 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.615      ;
; 0.920 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.617      ;
; 0.921 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.618      ;
; 0.921 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.618      ;
; 0.921 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.618      ;
; 0.923 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.620      ;
; 0.932 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.629      ;
; 0.935 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.632      ;
; 0.937 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.634      ;
; 0.939 ; uart_rx:uart_rx_inst|counter[16]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.636      ;
; 0.940 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.637      ;
; 0.940 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.637      ;
; 0.957 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.240      ;
; 0.959 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.962 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.972 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.974 ; uart_rx:uart_rx_inst|counter[0]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.257      ;
; 0.974 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 217.34 MHz ; 217.34 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.601 ; -142.161       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.339 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -72.390                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                             ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.601 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.529      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.567 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 4.099      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.563 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.494      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.500 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.431      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.460 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.992      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.457 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.989      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.432 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 3.964      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.393 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.321      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.381 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.309      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
; -3.362 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.290      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; uart_rx:uart_rx_inst|data_available             ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; uart_rx:uart_rx_inst|state.IDLE                 ; uart_rx:uart_rx_inst|state.IDLE                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; uart_rx:uart_rx_inst|state.START                ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; detect_latch                                    ; detect_latch                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:uart_rx_inst|data[0]                    ; uart_rx:uart_rx_inst|data[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|state.STOP                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:uart_rx_inst|bit_index[2]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|state.RECEIVE              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; uart_rx:uart_rx_inst|bit_index[0]               ; uart_rx:uart_rx_inst|bit_index[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.490 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.129      ;
; 0.493 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.131      ;
; 0.494 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.132      ;
; 0.494 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.133      ;
; 0.497 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.135      ;
; 0.504 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.142      ;
; 0.504 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.143      ;
; 0.530 ; led_data[2]                                     ; led_data[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.772      ;
; 0.530 ; led_data[1]                                     ; led_data[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.772      ;
; 0.532 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.775      ;
; 0.535 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.778      ;
; 0.584 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; uart_rx:uart_rx_inst|counter[5]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.842      ;
; 0.588 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.226      ;
; 0.589 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.228      ;
; 0.589 ; uart_rx:uart_rx_inst|counter[2]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; uart_rx:uart_rx_inst|counter[26]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.593 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.232      ;
; 0.599 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_rx:uart_rx_inst|counter[15]                ; uart_rx:uart_rx_inst|counter[15]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.238      ;
; 0.600 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[19]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.239      ;
; 0.601 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[27]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[17]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_rx:uart_rx_inst|counter[9]                 ; uart_rx:uart_rx_inst|counter[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.242      ;
; 0.604 ; uart_rx:uart_rx_inst|counter[31]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.862      ;
; 0.604 ; uart_rx:uart_rx_inst|counter[14]                ; uart_rx:uart_rx_inst|counter[14]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_rx:uart_rx_inst|counter[16]                ; uart_rx:uart_rx_inst|counter[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[23]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.243      ;
; 0.605 ; led_data[0]                                     ; led_data[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:uart_rx_inst|counter[10]                ; uart_rx:uart_rx_inst|counter[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:uart_rx_inst|counter[12]                ; uart_rx:uart_rx_inst|counter[12]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[18]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[20]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.609 ; uart_rx:uart_rx_inst|counter[0]                 ; uart_rx:uart_rx_inst|counter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.866      ;
; 0.609 ; uart_rx:uart_rx_inst|counter[8]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.866      ;
; 0.614 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.253      ;
; 0.617 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.256      ;
; 0.618 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.256      ;
; 0.644 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.285      ;
; 0.698 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.337      ;
; 0.699 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.338      ;
; 0.702 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.340      ;
; 0.709 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.348      ;
; 0.709 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.348      ;
; 0.709 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.347      ;
; 0.714 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.353      ;
; 0.716 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.355      ;
; 0.724 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.363      ;
; 0.727 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.366      ;
; 0.727 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.366      ;
; 0.753 ; uart_rx:uart_rx_inst|rx                         ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.011      ;
; 0.764 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.007      ;
; 0.808 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.447      ;
; 0.813 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.452      ;
; 0.819 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.458      ;
; 0.819 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.458      ;
; 0.822 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.461      ;
; 0.823 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.461      ;
; 0.823 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.462      ;
; 0.824 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.463      ;
; 0.826 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.465      ;
; 0.833 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.076      ;
; 0.834 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.473      ;
; 0.836 ; uart_rx:uart_rx_inst|counter[16]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.475      ;
; 0.837 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.476      ;
; 0.837 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.476      ;
; 0.870 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.875 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.877 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.135      ;
; 0.878 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.878 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.881 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.124      ;
; 0.885 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.415 ; -51.134        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.175 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -60.697                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                             ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.415 ; uart_rx:uart_rx_inst|counter[2]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.159      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.391 ; uart_rx:uart_rx_inst|counter[15] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.338      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.359 ; uart_rx:uart_rx_inst|counter[16] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.308      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.343 ; uart_rx:uart_rx_inst|counter[0]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.087      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.335 ; uart_rx:uart_rx_inst|counter[8]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.079      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.331 ; uart_rx:uart_rx_inst|counter[5]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 2.075      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.307 ; uart_rx:uart_rx_inst|counter[21] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.256      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.290 ; uart_rx:uart_rx_inst|counter[1]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.237      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.272 ; uart_rx:uart_rx_inst|counter[12] ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.219      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_rx:uart_rx_inst|counter[9]  ; uart_rx:uart_rx_inst|counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; uart_rx:uart_rx_inst|data_available             ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart_rx:uart_rx_inst|state.IDLE                 ; uart_rx:uart_rx_inst|state.IDLE                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart_rx:uart_rx_inst|state.START                ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; detect_latch                                    ; detect_latch                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:uart_rx_inst|data[0]                    ; uart_rx:uart_rx_inst|data[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|state.STOP                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:uart_rx_inst|bit_index[2]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|state.RECEIVE              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_rx:uart_rx_inst|bit_index[0]               ; uart_rx:uart_rx_inst|bit_index[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.247 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.574      ;
; 0.247 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.574      ;
; 0.247 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.574      ;
; 0.248 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.575      ;
; 0.258 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.585      ;
; 0.259 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.586      ;
; 0.260 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.587      ;
; 0.262 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; led_data[2]                                     ; led_data[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; led_data[1]                                     ; led_data[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; state_machine_debug:state_machine_inst|state.S1 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.390      ;
; 0.291 ; uart_rx:uart_rx_inst|counter[5]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.424      ;
; 0.293 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; uart_rx:uart_rx_inst|counter[2]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; uart_rx:uart_rx_inst|counter[26]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.299 ; uart_rx:uart_rx_inst|counter[15]                ; uart_rx:uart_rx_inst|counter[15]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[6]                 ; uart_rx:uart_rx_inst|counter[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[7]                 ; uart_rx:uart_rx_inst|counter[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[17]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[19]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[27]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; led_data[0]                                     ; led_data[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:uart_rx_inst|counter[9]                 ; uart_rx:uart_rx_inst|counter[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:uart_rx_inst|counter[14]                ; uart_rx:uart_rx_inst|counter[14]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:uart_rx_inst|counter[16]                ; uart_rx:uart_rx_inst|counter[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[23]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; state_machine_debug:state_machine_inst|state.S2 ; state_machine_debug:state_machine_inst|state.S0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[10]                ; uart_rx:uart_rx_inst|counter[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[0]                 ; uart_rx:uart_rx_inst|counter[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.436      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[12]                ; uart_rx:uart_rx_inst|counter[12]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[18]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[20]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; uart_rx:uart_rx_inst|counter[31]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.436      ;
; 0.305 ; uart_rx:uart_rx_inst|counter[8]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.438      ;
; 0.307 ; uart_rx:uart_rx_inst|state.RECEIVE              ; uart_rx:uart_rx_inst|data_available             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.634      ;
; 0.309 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.636      ;
; 0.310 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.637      ;
; 0.311 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.638      ;
; 0.313 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.640      ;
; 0.313 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.640      ;
; 0.314 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.641      ;
; 0.323 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.650      ;
; 0.326 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.653      ;
; 0.327 ; uart_rx:uart_rx_inst|counter[4]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.654      ;
; 0.327 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.654      ;
; 0.366 ; uart_rx:uart_rx_inst|rx                         ; uart_rx:uart_rx_inst|state.START                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.498      ;
; 0.370 ; uart_rx:uart_rx_inst|bit_index[1]               ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.495      ;
; 0.376 ; uart_rx:uart_rx_inst|counter[27]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.376 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.376 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.378 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.705      ;
; 0.379 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.706      ;
; 0.379 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.706      ;
; 0.380 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.707      ;
; 0.390 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.717      ;
; 0.392 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.719      ;
; 0.393 ; uart_rx:uart_rx_inst|counter[20]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.720      ;
; 0.393 ; uart_rx:uart_rx_inst|counter[18]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.720      ;
; 0.409 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.534      ;
; 0.432 ; uart_rx:uart_rx_inst|state.STOP                 ; uart_rx:uart_rx_inst|bit_index[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.557      ;
; 0.442 ; uart_rx:uart_rx_inst|counter[29]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.769      ;
; 0.443 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.770      ;
; 0.443 ; uart_rx:uart_rx_inst|counter[25]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.575      ;
; 0.445 ; uart_rx:uart_rx_inst|counter[1]                 ; uart_rx:uart_rx_inst|counter[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.772      ;
; 0.445 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[28]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.772      ;
; 0.445 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[26]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.772      ;
; 0.445 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[24]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.772      ;
; 0.446 ; uart_rx:uart_rx_inst|counter[23]                ; uart_rx:uart_rx_inst|counter[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.773      ;
; 0.449 ; uart_rx:uart_rx_inst|counter[3]                 ; uart_rx:uart_rx_inst|counter[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; uart_rx:uart_rx_inst|counter[15]                ; uart_rx:uart_rx_inst|counter[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.572      ;
; 0.450 ; uart_rx:uart_rx_inst|counter[21]                ; uart_rx:uart_rx_inst|counter[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; uart_rx:uart_rx_inst|counter[17]                ; uart_rx:uart_rx_inst|counter[18]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; uart_rx:uart_rx_inst|counter[19]                ; uart_rx:uart_rx_inst|counter[20]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; uart_rx:uart_rx_inst|counter[9]                 ; uart_rx:uart_rx_inst|counter[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.453 ; uart_rx:uart_rx_inst|counter[0]                 ; uart_rx:uart_rx_inst|counter[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.586      ;
; 0.453 ; uart_rx:uart_rx_inst|counter[24]                ; uart_rx:uart_rx_inst|counter[25]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; uart_rx:uart_rx_inst|counter[30]                ; uart_rx:uart_rx_inst|counter[31]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; uart_rx:uart_rx_inst|counter[28]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.455 ; uart_rx:uart_rx_inst|counter[22]                ; uart_rx:uart_rx_inst|counter[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.782      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.211 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.022   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -4.022   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -160.129 ; 0.0   ; 0.0      ; 0.0     ; -72.39              ;
;  CLOCK_50        ; -160.129 ; 0.000 ; N/A      ; N/A     ; -72.390             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 3196     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 3196     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 21 01:23:51 2025
Info: Command: quartus_sta uart_state_machine -c uart_state_machine
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_state_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.022            -160.129 CLOCK_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.390 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.601            -142.161 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.390 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.415             -51.134 CLOCK_50 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -60.697 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.211 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Thu Aug 21 01:23:52 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


