{
  "module_name": "sif_rtr_ctrl_0_regs.h",
  "hash_id": "82863e233668454bca98c4390ae71b9b66d5e438881cd1349ba26dbfbae142bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_0_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_0_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_0_PERM_SEL                                    0x306108\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_0                               0x306114\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_1                               0x306118\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_2                               0x30611C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_3                               0x306120\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_4                               0x306124\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_5                               0x306128\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_6                               0x30612C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_7                               0x306130\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_8                               0x306134\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_9                               0x306138\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_10                              0x30613C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_11                              0x306140\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_12                              0x306144\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_13                              0x306148\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_14                              0x30614C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_15                              0x306150\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_16                              0x306154\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_17                              0x306158\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_18                              0x30615C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_19                              0x306160\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_20                              0x306164\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_21                              0x306168\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_22                              0x30616C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_23                              0x306170\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_24                              0x306174\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_25                              0x306178\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_26                              0x30617C\n\n#define mmSIF_RTR_CTRL_0_HBM_POLY_H3_27                              0x306180\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_0                              0x306184\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_1                              0x306188\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_2                              0x30618C\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_3                              0x306190\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_4                              0x306194\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_5                              0x306198\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_6                              0x30619C\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_7                              0x3061A0\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_8                              0x3061A4\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_9                              0x3061A8\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_10                             0x3061AC\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_11                             0x3061B0\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_12                             0x3061B4\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_13                             0x3061B8\n\n#define mmSIF_RTR_CTRL_0_SRAM_POLY_H3_14                             0x3061BC\n\n#define mmSIF_RTR_CTRL_0_SCRAM_SRAM_EN                               0x30626C\n\n#define mmSIF_RTR_CTRL_0_RL_HBM_EN                                   0x306274\n\n#define mmSIF_RTR_CTRL_0_RL_HBM_SAT                                  0x306278\n\n#define mmSIF_RTR_CTRL_0_RL_HBM_RST                                  0x30627C\n\n#define mmSIF_RTR_CTRL_0_RL_HBM_TIMEOUT                              0x306280\n\n#define mmSIF_RTR_CTRL_0_SCRAM_HBM_EN                                0x306284\n\n#define mmSIF_RTR_CTRL_0_RL_PCI_EN                                   0x306288\n\n#define mmSIF_RTR_CTRL_0_RL_PCI_SAT                                  0x30628C\n\n#define mmSIF_RTR_CTRL_0_RL_PCI_RST                                  0x306290\n\n#define mmSIF_RTR_CTRL_0_RL_PCI_TIMEOUT                              0x306294\n\n#define mmSIF_RTR_CTRL_0_RL_SRAM_EN                                  0x30629C\n\n#define mmSIF_RTR_CTRL_0_RL_SRAM_SAT                                 0x3062A0\n\n#define mmSIF_RTR_CTRL_0_RL_SRAM_RST                                 0x3062A4\n\n#define mmSIF_RTR_CTRL_0_RL_SRAM_TIMEOUT                             0x3062AC\n\n#define mmSIF_RTR_CTRL_0_RL_SRAM_RED                                 0x3062B4\n\n#define mmSIF_RTR_CTRL_0_E2E_HBM_EN                                  0x3062EC\n\n#define mmSIF_RTR_CTRL_0_E2E_PCI_EN                                  0x3062F0\n\n#define mmSIF_RTR_CTRL_0_E2E_HBM_WR_SIZE                             0x3062F4\n\n#define mmSIF_RTR_CTRL_0_E2E_PCI_WR_SIZE                             0x3062F8\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_PCI_CTR_SET_EN                       0x306404\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_PCI_CTR_SET                          0x306408\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_PCI_CTR_WRAP                         0x30640C\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_PCI_CTR_CNT                          0x306410\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM_CTR_SET_EN                       0x306414\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM_CTR_SET                          0x306418\n\n#define mmSIF_RTR_CTRL_0_E2E_HBM_RD_SIZE                             0x30641C\n\n#define mmSIF_RTR_CTRL_0_E2E_PCI_RD_SIZE                             0x306420\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_PCI_CTR_SET_EN                       0x306424\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_PCI_CTR_SET                          0x306428\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_PCI_CTR_WRAP                         0x30642C\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_PCI_CTR_CNT                          0x306430\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM_CTR_SET_EN                       0x306434\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM_CTR_SET                          0x306438\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_SEL_0                                0x306450\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_SEL_1                                0x306454\n\n#define mmSIF_RTR_CTRL_0_NON_LIN_EN                                  0x306480\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_BANK_0                              0x306500\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_BANK_1                              0x306504\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_BANK_2                              0x306508\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_BANK_3                              0x30650C\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_BANK_4                              0x306510\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_0                            0x306514\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_1                            0x306520\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_2                            0x306524\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_3                            0x306528\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_4                            0x30652C\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_5                            0x306530\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_6                            0x306534\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_7                            0x306538\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_8                            0x30653C\n\n#define mmSIF_RTR_CTRL_0_NL_SRAM_OFFSET_9                            0x306540\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_0                             0x306550\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_1                             0x306554\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_2                             0x306558\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_3                             0x30655C\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_4                             0x306560\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_5                             0x306564\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_6                             0x306568\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_7                             0x30656C\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_8                             0x306570\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_9                             0x306574\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_10                            0x306578\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_11                            0x30657C\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_12                            0x306580\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_13                            0x306584\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_14                            0x306588\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_15                            0x30658C\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_16                            0x306590\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_17                            0x306594\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_OFFSET_18                            0x306598\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_0                     0x3065E4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_1                     0x3065E8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_2                     0x3065EC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_3                     0x3065F0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_4                     0x3065F4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_5                     0x3065F8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_6                     0x3065FC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_7                     0x306600\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_8                     0x306604\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_9                     0x306608\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_10                    0x30660C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_11                    0x306610\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_12                    0x306614\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_13                    0x306618\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_14                    0x30661C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AW_15                    0x306620\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_0                    0x306624\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_1                    0x306628\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_2                    0x30662C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_3                    0x306630\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_4                    0x306634\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_5                    0x306638\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_6                    0x30663C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_7                    0x306640\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_8                    0x306644\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_9                    0x306648\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_10                   0x30664C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_11                   0x306650\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_12                   0x306654\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_13                   0x306658\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_14                   0x30665C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AW_15                   0x306660\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_0                     0x306664\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_1                     0x306668\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_2                     0x30666C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_3                     0x306670\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_4                     0x306674\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_5                     0x306678\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_6                     0x30667C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_7                     0x306680\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_8                     0x306684\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_9                     0x306688\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_10                    0x30668C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_11                    0x306690\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_12                    0x306694\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_13                    0x306698\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_14                    0x30669C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AW_15                    0x3066A0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_0                    0x3066A4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_1                    0x3066A8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_2                    0x3066AC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_3                    0x3066B0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_4                    0x3066B4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_5                    0x3066B8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_6                    0x3066BC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_7                    0x3066C0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_8                    0x3066C4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_9                    0x3066C8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_10                   0x3066CC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_11                   0x3066D0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_12                   0x3066D4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_13                   0x3066D8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_14                   0x3066DC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AW_15                   0x3066E0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_0                    0x3066E4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_1                    0x3066E8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_2                    0x3066EC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_3                    0x3066F0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_4                    0x3066F4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_5                    0x3066F8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_6                    0x3066FC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_7                    0x306700\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_8                    0x306704\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_9                    0x306708\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_10                   0x30670C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_11                   0x306710\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_12                   0x306714\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_13                   0x306718\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_14                   0x30671C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AW_15                   0x306720\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_0                   0x306724\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_1                   0x306728\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_2                   0x30672C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_3                   0x306730\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_4                   0x306734\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_5                   0x306738\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_6                   0x30673C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_7                   0x306740\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_8                   0x306744\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_9                   0x306748\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_10                  0x30674C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_11                  0x306750\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_12                  0x306754\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_13                  0x306758\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_14                  0x30675C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AW_15                  0x306760\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_0                    0x306764\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_1                    0x306768\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_2                    0x30676C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_3                    0x306770\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_4                    0x306774\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_5                    0x306778\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_6                    0x30677C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_7                    0x306780\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_8                    0x306784\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_9                    0x306788\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_10                   0x30678C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_11                   0x306790\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_12                   0x306794\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_13                   0x306798\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_14                   0x30679C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AW_15                   0x3067A0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_0                   0x3067A4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_1                   0x3067A8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_2                   0x3067AC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_3                   0x3067B0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_4                   0x3067B4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_5                   0x3067B8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_6                   0x3067BC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_7                   0x3067C0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_8                   0x3067C4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_9                   0x3067C8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_10                  0x3067CC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_11                  0x3067D0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_12                  0x3067D4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_13                  0x3067D8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_14                  0x3067DC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AW_15                  0x3067E0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_0                     0x306824\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_1                     0x306828\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_2                     0x30682C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_3                     0x306830\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_4                     0x306834\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_5                     0x306838\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_6                     0x30683C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_7                     0x306840\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_8                     0x306844\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_9                     0x306848\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_10                    0x30684C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_11                    0x306850\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_12                    0x306854\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_13                    0x306858\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_14                    0x30685C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_LOW_AR_15                    0x306860\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_0                    0x306864\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_1                    0x306868\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_2                    0x30686C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_3                    0x306870\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_4                    0x306874\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_5                    0x306878\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_6                    0x30687C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_7                    0x306880\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_8                    0x306884\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_9                    0x306888\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_10                   0x30688C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_11                   0x306890\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_12                   0x306894\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_13                   0x306898\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_14                   0x30689C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_BASE_HIGH_AR_15                   0x3068A0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_0                     0x3068A4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_1                     0x3068A8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_2                     0x3068AC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_3                     0x3068B0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_4                     0x3068B4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_5                     0x3068B8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_6                     0x3068BC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_7                     0x3068C0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_8                     0x3068C4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_9                     0x3068C8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_10                    0x3068CC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_11                    0x3068D0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_12                    0x3068D4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_13                    0x3068D8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_14                    0x3068DC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_LOW_AR_15                    0x3068E0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_0                    0x3068E4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_1                    0x3068E8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_2                    0x3068EC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_3                    0x3068F0\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_4                    0x3068F4\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_5                    0x3068F8\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_6                    0x3068FC\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_7                    0x306900\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_8                    0x306904\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_9                    0x306908\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_10                   0x30690C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_11                   0x306910\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_12                   0x306914\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_13                   0x306918\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_14                   0x30691C\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_MASK_HIGH_AR_15                   0x306920\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_0                    0x306924\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_1                    0x306928\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_2                    0x30692C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_3                    0x306930\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_4                    0x306934\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_5                    0x306938\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_6                    0x30693C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_7                    0x306940\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_8                    0x306944\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_9                    0x306948\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_10                   0x30694C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_11                   0x306950\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_12                   0x306954\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_13                   0x306958\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_14                   0x30695C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_LOW_AR_15                   0x306960\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_0                   0x306964\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_1                   0x306968\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_2                   0x30696C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_3                   0x306970\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_4                   0x306974\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_5                   0x306978\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_6                   0x30697C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_7                   0x306980\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_8                   0x306984\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_9                   0x306988\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_10                  0x30698C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_11                  0x306990\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_12                  0x306994\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_13                  0x306998\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_14                  0x30699C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_BASE_HIGH_AR_15                  0x3069A0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_0                    0x3069A4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_1                    0x3069A8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_2                    0x3069AC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_3                    0x3069B0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_4                    0x3069B4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_5                    0x3069B8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_6                    0x3069BC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_7                    0x3069C0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_8                    0x3069C4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_9                    0x3069C8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_10                   0x3069CC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_11                   0x3069D0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_12                   0x3069D4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_13                   0x3069D8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_14                   0x3069DC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_LOW_AR_15                   0x3069E0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_0                   0x3069E4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_1                   0x3069E8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_2                   0x3069EC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_3                   0x3069F0\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_4                   0x3069F4\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_5                   0x3069F8\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_6                   0x3069FC\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_7                   0x306A00\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_8                   0x306A04\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_9                   0x306A08\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_10                  0x306A0C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_11                  0x306A10\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_12                  0x306A14\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_13                  0x306A18\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_14                  0x306A1C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_MASK_HIGH_AR_15                  0x306A20\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_HIT_AW                            0x306A64\n\n#define mmSIF_RTR_CTRL_0_RANGE_SEC_HIT_AR                            0x306A68\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_HIT_AW                           0x306A6C\n\n#define mmSIF_RTR_CTRL_0_RANGE_PRIV_HIT_AR                           0x306A70\n\n#define mmSIF_RTR_CTRL_0_RGL_CFG                                     0x306B64\n\n#define mmSIF_RTR_CTRL_0_RGL_SHIFT                                   0x306B68\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_0                          0x306B6C\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_1                          0x306B70\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_2                          0x306B74\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_3                          0x306B78\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_4                          0x306B7C\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_5                          0x306B80\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_6                          0x306B84\n\n#define mmSIF_RTR_CTRL_0_RGL_EXPECTED_LAT_7                          0x306B88\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_0                                 0x306BAC\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_1                                 0x306BB0\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_2                                 0x306BB4\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_3                                 0x306BB8\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_4                                 0x306BBC\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_5                                 0x306BC0\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_6                                 0x306BC4\n\n#define mmSIF_RTR_CTRL_0_RGL_TOKEN_7                                 0x306BC8\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_0                               0x306BEC\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_1                               0x306BF0\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_2                               0x306BF4\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_3                               0x306BF8\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_4                               0x306BFC\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_5                               0x306C00\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_6                               0x306C04\n\n#define mmSIF_RTR_CTRL_0_RGL_BANK_ID_7                               0x306C08\n\n#define mmSIF_RTR_CTRL_0_RGL_WDT                                     0x306C2C\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM0_CH0_CTR_WRAP                    0x306C30\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM0_CH1_CTR_WRAP                    0x306C34\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM1_CH0_CTR_WRAP                    0x306C38\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM1_CH1_CTR_WRAP                    0x306C3C\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM2_CH0_CTR_WRAP                    0x306C40\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM2_CH1_CTR_WRAP                    0x306C44\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM3_CH0_CTR_WRAP                    0x306C48\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM3_CH1_CTR_WRAP                    0x306C4C\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM0_CH0_CTR_CNT                     0x306C50\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM0_CH1_CTR_CNT                     0x306C54\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM1_CH0_CTR_CNT                     0x306C58\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM1_CH1_CTR_CNT                     0x306C5C\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM2_CH0_CTR_CNT                     0x306C60\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM2_CH1_CTR_CNT                     0x306C64\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM3_CH0_CTR_CNT                     0x306C68\n\n#define mmSIF_RTR_CTRL_0_E2E_AR_HBM3_CH1_CTR_CNT                     0x306C6C\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM0_CH0_CTR_WRAP                    0x306C70\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM0_CH1_CTR_WRAP                    0x306C74\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM1_CH0_CTR_WRAP                    0x306C78\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM1_CH1_CTR_WRAP                    0x306C7C\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM2_CH0_CTR_WRAP                    0x306C80\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM2_CH1_CTR_WRAP                    0x306C84\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM3_CH0_CTR_WRAP                    0x306C88\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM3_CH1_CTR_WRAP                    0x306C8C\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM0_CH0_CTR_CNT                     0x306C90\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM0_CH1_CTR_CNT                     0x306C94\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM1_CH0_CTR_CNT                     0x306C98\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM1_CH1_CTR_CNT                     0x306C9C\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM2_CH0_CTR_CNT                     0x306CA0\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM2_CH1_CTR_CNT                     0x306CA4\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM3_CH0_CTR_CNT                     0x306CA8\n\n#define mmSIF_RTR_CTRL_0_E2E_AW_HBM3_CH1_CTR_CNT                     0x306CAC\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_PC_SEL_0                             0x306CB0\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_PC_SEL_1                             0x306CB4\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_PC_SEL_2                             0x306CB8\n\n#define mmSIF_RTR_CTRL_0_NL_HBM_PC_SEL_3                             0x306CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}