#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov 29 21:50:16 2023
# Process ID: 130504
# Current directory: C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1
# Command line: vivado.exe -log console.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source console.tcl
# Log file: C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1/console.vds
# Journal file: C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1\vivado.jou
# Running On: LAPTOP-JRMFS4PA, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16971 MB
#-----------------------------------------------------------
source console.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.070 ; gain = 159.102
Command: read_checkpoint -auto_incremental -incremental C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/utils_1/imports/synth_1/video_card.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/utils_1/imports/synth_1/video_card.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.789 ; gain = 0.000
Command: synth_design -top console -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'digilentinc.com:basys3:part0:1.2' and the board 'digilentinc.com:cmod-s7-25:part0:1.0' used to customize the IP 'clk_wiz_0' do not match. * Current project part 'xc7a35tcpg236-1' and the part 'xc7s25csga225-1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.719 ; gain = 409.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'console' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:62]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1/.Xil/Vivado-130504-LAPTOP-JRMFS4PA/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'CLK_WIZ' of component 'clk_wiz_0' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:182]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1/.Xil/Vivado-130504-LAPTOP-JRMFS4PA/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'cpu' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:31' bound to instance 'CPU_1' of component 'cpu' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:42]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/control_unit.vhd:28' bound to instance 'CU_1' of component 'control_unit' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:138]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/control_unit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/control_unit.vhd:54]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:31' bound to instance 'DP_1' of component 'data_path' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:163]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:59]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'INSTRUCTION_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:135]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:42]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:42]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'ADL_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:147]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'ADH_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:159]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'A_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:171]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'B_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:183]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'X_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:195]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'Y_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:207]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'STATUS_REGISTER' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:219]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/alu.vhd:28' bound to instance 'ALU_1' of component 'alu' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:231]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/alu.vhd:38]
WARNING: [Synth 8-614] signal 'ADL' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:247]
WARNING: [Synth 8-614] signal 'ADH' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'data_path' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/data_path.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'cpu' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:42]
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter X_DIV bound to: 2 - type: integer 
	Parameter Y_DIV bound to: 2 - type: integer 
	Parameter REG_ADDR_MIN bound to: 8192 - type: integer 
	Parameter REG_ADDR_MAX bound to: 8192 - type: integer 
INFO: [Synth 8-3491] module 'video_card' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:43' bound to instance 'VGA_CARD' of component 'video_card' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:203]
INFO: [Synth 8-638] synthesizing module 'video_card' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:66]
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter X_DIV bound to: 2 - type: integer 
	Parameter Y_DIV bound to: 2 - type: integer 
	Parameter REG_ADDR_MIN bound to: 8192 - type: integer 
	Parameter REG_ADDR_MAX bound to: 8192 - type: integer 
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter DIR bound to: 1'b0 
INFO: [Synth 8-3491] module 'sync_counter' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:30' bound to instance 'HSYNC_COUNTER' of component 'sync_counter' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:166]
INFO: [Synth 8-638] synthesizing module 'sync_counter' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:45]
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter DIR bound to: 1'b0 
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'sync_counter' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:45]
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter DIR bound to: 1'b1 
INFO: [Synth 8-3491] module 'sync_counter' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:30' bound to instance 'VSYNC_COUNTER' of component 'sync_counter' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:181]
INFO: [Synth 8-638] synthesizing module 'sync_counter__parameterized1' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:45]
	Parameter RESOLUTION bound to: 352'b0000000000000000000000101000000000000000000000000000000000010000000000000000000000000000011000000000000000000000000000000011000000000000000000000000001100100000000000000000000000000001111000000000000000000000000000000000101000000000000000000000000000000010000000000000000000000000001000010000000000000000000000100000110100000001100000000010001111011000 
	Parameter DIR bound to: 1'b1 
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'sync_counter__parameterized1' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sync_counter.vhd:45]
	Parameter START_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 32767 - type: integer 
	Parameter INIT_FILE bound to: image_1.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:28' bound to instance 'VRAM_1' of component 'ram' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 32767 - type: integer 
	Parameter INIT_FILE bound to: image_1.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ram' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 32768 - type: integer 
	Parameter END_ADDRESS bound to: 65535 - type: integer 
	Parameter INIT_FILE bound to: image_2.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:28' bound to instance 'VRAM_2' of component 'ram' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:210]
INFO: [Synth 8-638] synthesizing module 'ram__parameterized1' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 32768 - type: integer 
	Parameter END_ADDRESS bound to: 65535 - type: integer 
	Parameter INIT_FILE bound to: image_2.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ram__parameterized1' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/reg.vhd:29' bound to instance 'VGA_REG' of component 'reg' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:225]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'video_card' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/video_card.vhd:66]
	Parameter IO_DIR bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:46' bound to instance 'MEM' of component 'memory' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:225]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:60]
	Parameter IO_DIR bound to: 16'b0000000000000000 
	Parameter START_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 8191 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
	Parameter READ_ONLY bound to: 1'b0 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:28' bound to instance 'RAM_1' of component 'ram' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ram__parameterized3' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 8191 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
	Parameter READ_ONLY bound to: 1'b0 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ram__parameterized3' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 16416 - type: integer 
	Parameter END_ADDRESS bound to: 65535 - type: integer 
	Parameter INIT_FILE bound to: prg.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:28' bound to instance 'CART_1' of component 'ram' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:130]
INFO: [Synth 8-638] synthesizing module 'ram__parameterized5' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 16416 - type: integer 
	Parameter END_ADDRESS bound to: 65535 - type: integer 
	Parameter INIT_FILE bound to: prg.mif - type: string 
	Parameter READ_ONLY bound to: 1'b1 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ram__parameterized5' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/ram.vhd:44]
	Parameter START_ADDRESS bound to: 16384 - type: integer 
	Parameter IO_DIR bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'io' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/io.vhd:28' bound to instance 'IO_1' of component 'io' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:145]
INFO: [Synth 8-638] synthesizing module 'io' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/io.vhd:43]
	Parameter START_ADDRESS bound to: 16384 - type: integer 
	Parameter IO_DIR bound to: 16'b0000000000000000 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/io.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'io' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/io.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/memory.vhd:60]
INFO: [Synth 8-3491] module 'sound_card' declared at 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sound_card.vhd:29' bound to instance 'APU' of component 'sound_card' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:238]
INFO: [Synth 8-638] synthesizing module 'sound_card' [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sound_card.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sound_card' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/sound_card.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'console' (0#1) [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/console.vhd:62]
WARNING: [Synth 8-3848] Net rdy in module/entity cpu does not have driver. [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/sources_1/new/cpu.vhd:38]
WARNING: [Synth 8-7129] Port rdy in module video_card is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[5] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Status_Result[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdy in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:21:32 ; elapsed = 00:40:04 . Memory (MB): peak = 4716.016 ; gain = 2836.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:21:34 ; elapsed = 00:40:08 . Memory (MB): peak = 4716.016 ; gain = 2836.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:21:34 ; elapsed = 00:40:08 . Memory (MB): peak = 4716.016 ; gain = 2836.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4734.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK_WIZ'
Finished Parsing XDC File [c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK_WIZ'
Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/constrs_1/imports/Downloads/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/constrs_1/imports/Downloads/Cmod-S7-25-Master.xdc]
Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/console_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/console_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4899.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 4899.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:21:53 ; elapsed = 00:40:46 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:21:53 ; elapsed = 00:40:46 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_12MHz. (constraint file  c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_12MHz. (constraint file  c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for CLK_WIZ. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:21:53 ; elapsed = 00:40:46 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:21:58 ; elapsed = 00:41:07 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
ram__parameterized3__GB12ram__parameterized3__GB2ram__parameterized3__GB7ram__parameterized3__GB10ram__parameterized3__GB3ram__parameterized3__GB6ram__parameterized3__GB9ram__parameterized3__GB14memory__GC0ram__parameterized3__GB5ram__parameterized3__GB13ram__parameterized3__GB4ram__parameterized3__GB8console__GC0ram__parameterized3__GB15ram__parameterized3__GB11---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:22:02 ; elapsed = 00:41:18 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:22:08 ; elapsed = 00:41:29 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:22:12 ; elapsed = 00:41:38 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 486783
   Resynthesis Design Size (number of cells) : 65529
   Resynth % : 13.4616,  Reuse % : 86.5384

3. Reference Checkpoint Information

+------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.srcs/utils_1/imports/synth_1/video_card.dcp |
+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |muxpart__8231_ram__parameterized3 |           1|     65528|
|2     |ram__parameterized3__GB2_#REUSE#  |           1|         0|
|3     |ram__parameterized3__GB3_#REUSE#  |           1|         0|
|4     |ram__parameterized3__GB4_#REUSE#  |           1|         0|
|5     |ram__parameterized3__GB5_#REUSE#  |           1|         0|
|6     |ram__parameterized3__GB6_#REUSE#  |           1|         0|
|7     |ram__parameterized3__GB7_#REUSE#  |           1|         0|
|8     |ram__parameterized3__GB8_#REUSE#  |           1|         0|
|9     |ram__parameterized3__GB9_#REUSE#  |           1|         0|
|10    |ram__parameterized3__GB10_#REUSE# |           1|         0|
|11    |ram__parameterized3__GB11_#REUSE# |           1|         0|
|12    |ram__parameterized3__GB12_#REUSE# |           1|         0|
|13    |ram__parameterized3__GB13_#REUSE# |           1|         0|
|14    |ram__parameterized3__GB14_#REUSE# |           1|         0|
|15    |ram__parameterized3__GB15_#REUSE# |           1|         0|
|16    |memory__GC0_#REUSE#               |           1|         0|
|17    |console__GC0_#REUSE#              |           1|         0|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:22:19 ; elapsed = 00:42:03 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:22:22 ; elapsed = 00:42:09 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:22:30 ; elapsed = 00:42:35 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:22:34 ; elapsed = 00:42:44 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 2 of c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc. [c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:2]
CRITICAL WARNING: [Synth 8-3321] create_generated_clock attempting to set clock on an unknown port/pin for constraint at line 3 of c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc. [c:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:3]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:22:37 ; elapsed = 00:43:26 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:22:39 ; elapsed = 00:43:34 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance APU of module sound_card having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:22:56 ; elapsed = 00:44:18 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:22:57 ; elapsed = 00:44:19 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:03 ; elapsed = 00:44:40 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:04 ; elapsed = 00:44:42 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:07 ; elapsed = 00:44:49 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:23:07 ; elapsed = 00:44:49 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|video_card  | A*B         | 15     | 10     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|video_card  | PCIN+A:B+C  | 0      | 15     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    37|
|3     |DSP48E1        |     2|
|4     |LUT1           |     7|
|5     |LUT2           |   244|
|6     |LUT3           |   322|
|7     |LUT4           |   313|
|8     |LUT5           |  4128|
|9     |LUT6           | 28130|
|10    |MUXF7          |  9861|
|11    |MUXF8          |  4705|
|12    |FDCE           | 65864|
|13    |FDPE           |     3|
|14    |FDRE           |    84|
|15    |LD             |     2|
|16    |IBUF           |     2|
|17    |OBUF           |    10|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:08 ; elapsed = 00:44:50 . Memory (MB): peak = 4899.547 ; gain = 3020.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:44:36 . Memory (MB): peak = 4899.547 ; gain = 2836.609
Synthesis Optimization Complete : Time (s): cpu = 00:23:08 ; elapsed = 00:44:59 . Memory (MB): peak = 4899.547 ; gain = 3020.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4899.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'console' is not ideal for floorplanning, since the cellview 'ram__parameterized3' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4899.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete | Checksum: 532411d5
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:47 ; elapsed = 00:46:39 . Memory (MB): peak = 4899.547 ; gain = 3400.758
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/dyrge/Documents/EEL4744/game_console/hdl/game_console/game_console.runs/synth_1/console.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 4899.547 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file console_utilization_synth.rpt -pb console_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 22:37:58 2023...
