# VLSI Project 

# Description 
Some addition and multiplication algorithms using verilog
synthesis, place and route of them using some synopsys tools to generate the chip and make timing, area and power analysis

# Additional links for more explanation

https://drive.google.com/file/d/1DAR4OxbO2zOjN5o71MuRgYN4ZnbAUSb0/view?usp=sharing
https://drive.google.com/drive/folders/10nKyp3gQsQCNdnZz82iqav9t3SvQAczm
