
[Global]
SaveParameters=0
Description=has strange module alingments
File=test_multifpga_spiral_exe
Version=2.2
Name=Multifpga synthesis test 
DefaultBenchmark=
Type=Leap
Class=Asim::Model
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=function_as_boundary traffic_light demo connected slave hybrid project exe
model=HW/SW Hybrid Multifpga Project Foundation

[HW/SW Hybrid Multifpga Project Foundation/Requires]
connected_application=MultiFPGA Loop Test Connected Application
environment_description=Simulation Quad Ring FPGA Environment
build_pipeline=multiFPGA Build Pipeline
fpga_mapping=Test Sim Mapping

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga

[multiFPGA Build Pipeline]
File=modules/leap/build-support/build-pipelines/pipelines/multifpga/multifpga-build-pipeline.awb
Packagehint=multifpga

[multiFPGA Build Pipeline/Requires]
multi_fpga_connect=MultiFPGA Communication Complex Generator
multi_fpga_generate_bitfile=multiFPGA Generate bitfle
multi_fpga_log_generator=multiFPGA Log Generation

[MultiFPGA Communication Complex Generator]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/multi-fpga-connect.awb
Packagehint=multifpga

[FPGAMap]
File=modules/leap/build-support/build-pipelines/stages/parsers/map/fpgamap_parser.awb
Packagehint=multifpga

[MultiFPGA Communication Complex Generator/Requires]
fpgamap_parser=FPGAMap
type_parser=Bluespec Type parser
umf=Little-Endian Unified Message Format
li_module=LEAP LI Module Handler

[multiFPGA Generate bitfle]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_bitfile/multifpga-generate-bitfile.awb
Packagehint=multifpga

[Test Sim Mapping]
File=modules/multifpga/synthTest/sim_mapping.awb
Packagehint=multifpga

[multiFPGA Log Generation]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/multi_fpga_parse.awb
Packagehint=multifpga

[FPGA Environment Datatype]
File=modules/leap/build-support/build-pipelines/stages/parsers/environment/fpgaenvironment.awb
Packagehint=multifpga

[multiFPGA Log Generation/Requires]
fpga_environment_parser=FPGA Environment Datatype

[multiFPGA Log Generation/Params]
GENERATE_ROUTER_STATS=1

[MultiFPGA Loop Test Connected Application/Requires]
hardware_system=MultiFPGA Spiral test module top

[MultiFPGA Loop Test Connected Application]
File=modules/multifpga/longChain/connected_application/connected-application-throughput.awb
Packagehint=multifpga

[MultiFPGA Spiral test module top/Requires]
test_c=Configurable Spiral test module c
test_a=Configurable Spiral test module a
test_d=Configurable Spiral test module d
test_b=Configurable Spiral test module b
test_common=Configurable Spiral common

[Configurable Spiral test module d]
File=modules/multifpga/spiral/test_d.awb
Packagehint=multifpga

[Configurable Spiral test module a]
File=modules/multifpga/spiral/test_a.awb
Packagehint=multifpga

[Configurable Spiral test module c]
File=modules/multifpga/spiral/test_c.awb
Packagehint=multifpga

[Configurable Spiral test module b]
File=modules/multifpga/spiral/test_b.awb
Packagehint=multifpga

[MultiFPGA Spiral test module top]
File=modules/multifpga/spiral/top.awb
Packagehint=multifpga

[Simulation Quad Ring FPGA Environment]
File=modules/leap-platforms/fpga-environments/sim/sim_fpga_env_quad_ring.awb
Packagehint=multifpga

[Configurable Spiral common]
File=modules/multifpga/spiral/test_common.awb
Packagehint=multifpga

[Bluespec Type parser]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/typeparser.awb
Packagehint=multifpga

[Little-Endian Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/little-endian/umf-little-endian.awb
Packagehint=leap-platforms

[LEAP LI Module Handler]
File=modules/leap/build-support/build-pipelines/stages/li_module/li_module.awb
Packagehint=leap
