#ifndef __DDR_RESTORE_MAP_H__
#define __DDR_RESTORE_MAP_H__ 
#define PART_DDR_TRAIN "ddr_para"
#define RESTORE_MAGIC_PLAT_MASK 0xFFFF0000U
#define DDR_PARA_PATITION_SIZE 0x100000
#define RESTORE_HEAD_ADDR 0x2C00UL
#define RESTORE_HEAD_SIZE 0x100UL
#define RESTORE_AVS_CHIP_TYPE_ADDR 0x2D00UL
#define RESTORE_AVS_CHIP_TYPE_SIZE 0x100UL
#define RESTORE_DDR_TRAIN_PARAM_HEAD_ADDR 0x3000UL
#define RESTORE_DDR_TRAIN_PARAM_HEAD_SIZE 0x30UL
#define RESTORE_DDR_TRAIN_PARAM_ADDR (RESTORE_DDR_TRAIN_PARAM_HEAD_ADDR + RESTORE_DDR_TRAIN_PARAM_HEAD_SIZE)
#define RESTORE_DDR_TRAIN_PARAM_SIZE 0xA000UL
#define RESTORE_DDR_TRAIN_PARAM_FOR_UCE_ADDR (RESTORE_DDR_TRAIN_PARAM_ADDR + RESTORE_DDR_TRAIN_PARAM_SIZE)
#define RESTORE_DDR_TRAIN_PARAM_FOR_UCE_SIZE 0x3000UL
#define RESTORE_DDR_DRAM_VOL_SCALING_CTRL_ADDR 0x3A000UL
#define RESTORE_DDR_DRAM_VOL_SCALING_CTRL_SIZE 0x400UL
#define RESTORE_DDR_DRAM_TREFI_SCALING_CTRL_ADDR (RESTORE_DDR_DRAM_VOL_SCALING_CTRL_ADDR + RESTORE_DDR_DRAM_VOL_SCALING_CTRL_SIZE)
#define RESTORE_DDR_DRAM_TREFI_SCALING_CTRL_SIZE 0x28UL
#define RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_ADDR 0x3B000UL
#define RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_SIZE 0x20UL
#define RESTORE_DDR_DRAM_TREFI_SCALING_RESULT_HEAD_ADDR (RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_ADDR + RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_SIZE)
#define RESTORE_DDR_DRAM_TREFI_SCALING_RESULT_HEAD_SIZE 0x20UL
#define RESTORE_DDR_DRAM_VOL_SCALING_RESULT_ADDR 0x3B100UL
#define RESTORE_DDR_DRAM_VOL_SCALING_RESULT_SIZE 0x300UL
#define RESTORE_DDR_DRAM_TREFI_SCALING_RESULT_ADDR (RESTORE_DDR_DRAM_VOL_SCALING_RESULT_ADDR + RESTORE_DDR_DRAM_VOL_SCALING_RESULT_SIZE)
#define RESTORE_DDR_DRAM_TREFI_SCALING_RESULT_SIZE 0x16UL
#define RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_HEAD_ADDR 0x3C000UL
#define RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_HEAD_SIZE 0x20UL
#define RESTORE_DDR_DRAM_TREFI_SCALING_BACKUP_HEAD_ADDR (RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_ADDR + RESTORE_DDR_DRAM_VOL_SCALING_RESULT_HEAD_SIZE)
#define RESTORE_DDR_DRAM_TREFI_SCALING_BACKUP_HEAD_SIZE 0x20UL
#define RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_ADDR 0x3C100UL
#define RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_SIZE RESTORE_DDR_DRAM_VOL_SCALING_RESULT_SIZE
#define RESTORE_DDR_DRAM_TREFI_SCALING_BACKUP_ADDR (RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_ADDR + RESTORE_DDR_DRAM_VOL_SCALING_BACKUP_SIZE)
#define RESTORE_DDR_DRAM_TREFI_SCALING_BACKUP_SIZE RESTORE_DDR_DRAM_TREFI_SCALING_RESULT_SIZE
#define RESTORE_DDR_FIRST_TRAIN_PARAM_BK_ADDR 0x3E000UL
#define RESTORE_DDR_TRAIN_PARAM_BK_SIZE (RESTORE_DDR_TRAIN_PARAM_HEAD_SIZE + RESTORE_DDR_TRAIN_PARAM_SIZE + RESTORE_DDR_TRAIN_PARAM_FOR_UCE_SIZE)
#define RESTORE_DDR_TRAIN_PARAM_BK_ADDR (RESTORE_DDR_FIRST_TRAIN_PARAM_BK_ADDR + RESTORE_DDR_TRAIN_PARAM_BK_SIZE)
#define RESTORE_DDR_TRAIN_PARAM_BK_MAX_NUM 0xAUL
#if ((RESTORE_DDR_TRAIN_PARAM_BK_ADDR + (RESTORE_DDR_TRAIN_PARAM_BK_SIZE * RESTORE_DDR_TRAIN_PARAM_BK_MAX_NUM)) > (DDR_PARA_PATITION_SIZE))
 #error "ddr restore ufs size overflow!!!"
#endif
#endif
