// Seed: 631694854
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  id_3 :
  assert property (@(posedge id_3) id_1[1==1])
  else $display;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    inout wand id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10,
    output tri id_11,
    input supply1 id_12
);
  wire id_14;
  assign id_11 = 1;
  wire id_15;
  xnor primCall (id_11, id_12, id_14, id_15, id_2, id_4, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
