Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Scheme.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Scheme.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Scheme"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Scheme
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/Map.vhd" in Library work.
Entity <gamemap> compiled.
Entity <gamemap> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/VGA.vhd" in Library work.
Architecture behavioral of Entity vgadriver is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/GameLogic.vhd" in Library work.
Entity <GameLogic> compiled.
Entity <GameLogic> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/VGA_GAME/Scheme.vhf" in Library work.
Entity <scheme> compiled.
Entity <scheme> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Scheme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GameMap> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGAdriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GameLogic> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Scheme> in library <work> (Architecture <behavioral>).
Entity <Scheme> analyzed. Unit <Scheme> generated.

Analyzing Entity <GameMap> in library <work> (Architecture <behavioral>).
Entity <GameMap> analyzed. Unit <GameMap> generated.

Analyzing Entity <VGAdriver> in library <work> (Architecture <behavioral>).
Entity <VGAdriver> analyzed. Unit <VGAdriver> generated.

Analyzing Entity <GameLogic> in library <work> (Architecture <Behavioral>).
Entity <GameLogic> analyzed. Unit <GameLogic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GameMap>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/Map.vhd".
WARNING:Xst:737 - Found 5-bit latch for signal <div_x_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <div_y_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit adder for signal <count$addsub0000> created at line 70.
    Found 5-bit adder for signal <count$addsub0001> created at line 70.
    Found 5-bit adder for signal <count$addsub0002> created at line 70.
    Found 5-bit adder for signal <count$addsub0003> created at line 70.
    Found 5-bit adder for signal <count$addsub0004> created at line 70.
    Found 5-bit adder for signal <count$addsub0005> created at line 70.
    Found 5-bit adder for signal <count$addsub0006> created at line 70.
    Found 5-bit adder for signal <count$addsub0007> created at line 70.
    Found 5-bit adder for signal <count$addsub0008> created at line 70.
    Found 5-bit adder for signal <count$addsub0009> created at line 70.
    Found 5-bit adder for signal <count$addsub0010> created at line 70.
    Found 5-bit adder for signal <count$addsub0011> created at line 70.
    Found 5-bit adder for signal <count$addsub0012> created at line 70.
    Found 5-bit adder for signal <count$addsub0013> created at line 70.
    Found 5-bit adder for signal <count$addsub0014> created at line 70.
    Found 5-bit adder for signal <count$addsub0015> created at line 70.
    Found 5-bit adder for signal <count$addsub0016> created at line 70.
    Found 5-bit adder for signal <count$addsub0017> created at line 70.
    Found 4-bit adder for signal <count0$addsub0000> created at line 83.
    Found 4-bit adder for signal <count0$addsub0001> created at line 83.
    Found 4-bit adder for signal <count0$addsub0002> created at line 83.
    Found 4-bit adder for signal <count0$addsub0003> created at line 83.
    Found 4-bit adder for signal <count0$addsub0004> created at line 83.
    Found 4-bit adder for signal <count0$addsub0005> created at line 83.
    Found 4-bit adder for signal <count0$addsub0006> created at line 83.
    Found 4-bit adder for signal <count0$addsub0007> created at line 83.
    Found 4-bit adder for signal <count0$addsub0008> created at line 83.
    Found 4-bit adder for signal <count0$addsub0009> created at line 83.
    Found 4-bit adder for signal <count0$addsub0010> created at line 83.
    Found 4-bit adder for signal <count0$addsub0011> created at line 83.
    Found 4-bit adder for signal <count0$addsub0012> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0000> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0001> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0002> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0003> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0004> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0005> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0006> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0007> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0008> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0009> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0010> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0011> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0012> created at line 83.
    Found 9-bit comparator greatequal for signal <count0$cmp_ge0013> created at line 83.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0001> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0002> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0003> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0004> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0005> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0006> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0007> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0008> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0009> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0010> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0011> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0012> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0013> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0014> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0015> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0016> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0017> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0018> created at line 70.
    Found 10-bit comparator less for signal <div_x_sig$cmp_lt0019> created at line 70.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0000> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0001> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0002> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0003> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0004> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0005> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0006> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0007> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0008> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0009> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0010> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0011> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0012> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0013> created at line 83.
    Found 9-bit comparator less for signal <div_y_sig$cmp_lt0014> created at line 83.
    Found 5-bit adder for signal <mux0000$addsub0000> created at line 70.
    Found 10-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 70.
    Found 4-bit adder for signal <mux0001$addsub0000> created at line 83.
    Found 9-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 83.
    Found 10-bit subtractor for signal <var$addsub0000> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0001> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0002> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0003> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0004> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0005> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0006> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0007> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0008> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0009> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0010> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0011> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0012> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0013> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0014> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0015> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0016> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0017> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0018> created at line 70.
    Found 10-bit subtractor for signal <var$addsub0019> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0000> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0001> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0002> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0003> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0004> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0005> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0006> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0007> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0008> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0009> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0010> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0011> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0012> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0013> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0014> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0015> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0016> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0017> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0018> created at line 70.
    Found 10-bit comparator greatequal for signal <var$cmp_ge0019> created at line 70.
    Found 9-bit subtractor for signal <var0$addsub0000> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0001> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0002> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0003> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0004> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0005> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0006> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0007> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0008> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0009> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0010> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0011> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0012> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0013> created at line 83.
    Found 9-bit subtractor for signal <var0$addsub0014> created at line 83.
    Found 9-bit comparator greatequal for signal <var0$cmp_ge0000> created at line 83.
    Summary:
	inferred  68 Adder/Subtractor(s).
	inferred  72 Comparator(s).
Unit <GameMap> synthesized.


Synthesizing Unit <VGAdriver>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/VGA.vhd".
    Found 1-bit register for signal <clk_25>.
    Found 10-bit up counter for signal <h_cnt>.
    Found 10-bit comparator less for signal <h_cnt$cmp_lt0000> created at line 46.
    Found 10-bit subtractor for signal <PIX_X$addsub0000> created at line 86.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0000> created at line 85.
    Found 10-bit comparator greatequal for signal <PIX_X$cmp_ge0001> created at line 85.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0000> created at line 85.
    Found 10-bit comparator lessequal for signal <PIX_X$cmp_le0001> created at line 85.
    Found 9-bit subtractor for signal <PIX_Y$addsub0000> created at line 87.
    Found 10-bit up counter for signal <v_cnt>.
    Found 10-bit comparator less for signal <v_cnt$cmp_lt0000> created at line 50.
    Found 10-bit comparator less for signal <VGA_HS$cmp_lt0000> created at line 64.
    Found 10-bit comparator less for signal <VGA_VS$cmp_lt0000> created at line 75.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGAdriver> synthesized.


Synthesizing Unit <GameLogic>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/GameLogic.vhd".
    Found 81x3-bit ROM for signal <RGB_MAP>.
    Found 6-bit adder carry out for signal <RGB_MAP$addsub0001> created at line 81.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
Unit <GameLogic> synthesized.


Synthesizing Unit <Scheme>.
    Related source file is "C:/Users/lab/Desktop/VGA_GAME/Scheme.vhf".
Unit <Scheme> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 81x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 71
 10-bit subtractor                                     : 21
 4-bit adder                                           : 14
 5-bit adder                                           : 19
 6-bit adder carry out                                 : 1
 9-bit subtractor                                      : 16
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 2
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 80
 10-bit comparator greatequal                          : 23
 10-bit comparator less                                : 24
 10-bit comparator lessequal                           : 2
 9-bit comparator greatequal                           : 16
 9-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 81x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 71
 10-bit subtractor                                     : 21
 4-bit adder                                           : 14
 5-bit adder                                           : 19
 6-bit adder carry out                                 : 1
 9-bit subtractor                                      : 16
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 2
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 80
 10-bit comparator greatequal                          : 23
 10-bit comparator less                                : 24
 10-bit comparator lessequal                           : 2
 9-bit comparator greatequal                           : 16
 9-bit comparator less                                 : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Scheme> ...

Optimizing unit <VGAdriver> ...

Optimizing unit <GameMap> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Scheme, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Scheme.ngr
Top Level Output File Name         : Scheme
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 185
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 23
#      LUT2                        : 12
#      LUT3                        : 13
#      LUT3_D                      : 1
#      LUT4                        : 62
#      LUT4_L                      : 1
#      MUXCY                       : 26
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 30
#      FDR                         : 11
#      FDRE                        : 10
#      LDCP                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       68  out of   4656     1%  
 Number of Slice Flip Flops:             30  out of   9312     0%  
 Number of 4 input LUTs:                118  out of   9312     1%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+----------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)      | Load  |
------------------------------------------------------+----------------------------+-------+
XLXI_4/clk_251                                        | BUFG                       | 20    |
XLXI_3/div_x_sig_not0001(XLXI_3/div_x_sig_not000111:O)| NONE(*)(XLXI_3/div_x_sig_4)| 5     |
XLXI_3/div_y_sig_not0001(XLXI_3/div_y_sig_not000111:O)| NONE(*)(XLXI_3/div_y_sig_3)| 4     |
Clk_50MHz                                             | BUFGP                      | 1     |
------------------------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------+-------------------------+-------+
Control Signal                                              | Buffer(FF name)         | Load  |
------------------------------------------------------------+-------------------------+-------+
XLXI_3/div_x_sig_0__and0000(XLXI_3/div_x_sig_0__and00001:O) | NONE(XLXI_3/div_x_sig_0)| 1     |
XLXI_3/div_x_sig_0__and0001(XLXI_3/div_x_sig_mux0020<0>1:O) | NONE(XLXI_3/div_x_sig_0)| 1     |
XLXI_3/div_x_sig_1__and0000(XLXI_3/div_x_sig_1__and00001:O) | NONE(XLXI_3/div_x_sig_1)| 1     |
XLXI_3/div_x_sig_1__and0001(XLXI_3/div_x_sig_mux0020<1>11:O)| NONE(XLXI_3/div_x_sig_1)| 1     |
XLXI_3/div_x_sig_2__and0000(XLXI_3/div_x_sig_2__and000011:O)| NONE(XLXI_3/div_x_sig_2)| 1     |
XLXI_3/div_x_sig_2__and0001(XLXI_3/div_x_sig_mux0020<2>11:O)| NONE(XLXI_3/div_x_sig_2)| 1     |
XLXI_3/div_x_sig_3__and0000(XLXI_3/div_x_sig_3__and000011:O)| NONE(XLXI_3/div_x_sig_3)| 1     |
XLXI_3/div_x_sig_3__and0001(XLXI_3/div_x_sig_mux0020<3>11:O)| NONE(XLXI_3/div_x_sig_3)| 1     |
XLXI_3/div_x_sig_4__and0000(XLXI_3/div_x_sig_4__and000011:O)| NONE(XLXI_3/div_x_sig_4)| 1     |
XLXI_3/div_x_sig_4__and0001(XLXI_3/div_x_sig_mux0020<4>11:O)| NONE(XLXI_3/div_x_sig_4)| 1     |
XLXI_3/div_y_sig_0__and0000(XLXI_3/div_y_sig_0__and000011:O)| NONE(XLXI_3/div_y_sig_0)| 1     |
XLXI_3/div_y_sig_1__and0000(XLXI_3/div_y_sig_1__and000011:O)| NONE(XLXI_3/div_y_sig_1)| 1     |
XLXI_3/div_y_sig_2__and0000(XLXI_3/div_y_sig_2__and000011:O)| NONE(XLXI_3/div_y_sig_2)| 1     |
XLXI_3/div_y_sig_3__and0000(XLXI_3/div_y_sig_3__and000011:O)| NONE(XLXI_3/div_y_sig_3)| 1     |
XLXN_2<5>(XLXI_4/PIX_Y<5>1:O)                               | NONE(XLXI_3/div_y_sig_0)| 1     |
XLXN_2<6>(XLXI_4/PIX_Y<6>1:O)                               | NONE(XLXI_3/div_y_sig_1)| 1     |
XLXN_2<7>(XLXI_4/PIX_Y<7>1:O)                               | NONE(XLXI_3/div_y_sig_2)| 1     |
XLXN_2<8>(XLXI_4/PIX_Y<8>1:O)                               | NONE(XLXI_3/div_y_sig_3)| 1     |
------------------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.204ns (Maximum Frequency: 192.171MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.149ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/clk_251'
  Clock period: 5.204ns (frequency: 192.171MHz)
  Total number of paths / destination ports: 480 / 50
-------------------------------------------------------------------------
Delay:               5.204ns (Levels of Logic = 3)
  Source:            XLXI_4/h_cnt_5 (FF)
  Destination:       XLXI_4/v_cnt_9 (FF)
  Source Clock:      XLXI_4/clk_251 rising
  Destination Clock: XLXI_4/clk_251 rising

  Data Path: XLXI_4/h_cnt_5 to XLXI_4/v_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.823  XLXI_4/h_cnt_5 (XLXI_4/h_cnt_5)
     LUT3_D:I2->O          2   0.612   0.383  XLXI_4/PIX_X_cmp_le000021 (XLXI_4/N4)
     LUT4_L:I3->LO         1   0.612   0.103  XLXI_4/h_cnt_cmp_lt0000234 (XLXI_4/h_cnt_cmp_lt0000)
     LUT4:I3->O           10   0.612   0.750  XLXI_4/v_cnt_and000021 (XLXI_4/v_cnt_and0000)
     FDRE:R                    0.795          XLXI_4/v_cnt_0
    ----------------------------------------
    Total                      5.204ns (3.145ns logic, 2.059ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 1.689ns (frequency: 592.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.689ns (Levels of Logic = 0)
  Source:            XLXI_4/clk_25 (FF)
  Destination:       XLXI_4/clk_25 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_4/clk_25 to XLXI_4/clk_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  XLXI_4/clk_25 (XLXI_4/clk_251)
     FDR:R                     0.795          XLXI_4/clk_25
    ----------------------------------------
    Total                      1.689ns (1.309ns logic, 0.380ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/clk_251'
  Total number of paths / destination ports: 174 / 5
-------------------------------------------------------------------------
Offset:              10.696ns (Levels of Logic = 7)
  Source:            XLXI_4/h_cnt_5 (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_4/clk_251 rising

  Data Path: XLXI_4/h_cnt_5 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.823  XLXI_4/h_cnt_5 (XLXI_4/h_cnt_5)
     LUT3_D:I2->O          2   0.612   0.449  XLXI_4/PIX_X_cmp_le000021 (XLXI_4/N4)
     LUT4:I1->O            1   0.612   0.426  XLXI_4/PIX_X_and0000118 (XLXI_4/PIX_X_and0000118)
     LUT3:I1->O            1   0.612   0.509  XLXI_4/PIX_X_and0000120 (XLXI_4/PIX_X_and0000120)
     LUT4:I0->O           21   0.612   1.111  XLXI_4/PIX_X_and0000138 (XLXI_4/PIX_X_and0000)
     LUT4:I0->O            1   0.612   0.000  XLXI_4/VGA_R1041 (XLXI_4/VGA_R104)
     MUXF5:I1->O           1   0.278   0.357  XLXI_4/VGA_R104_f5 (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                     10.696ns (7.021ns logic, 3.675ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/div_y_sig_not0001'
  Total number of paths / destination ports: 125 / 3
-------------------------------------------------------------------------
Offset:              11.149ns (Levels of Logic = 8)
  Source:            XLXI_3/div_y_sig_1 (LATCH)
  Destination:       VGA_R (PAD)
  Source Clock:      XLXI_3/div_y_sig_not0001 falling

  Data Path: XLXI_3/div_y_sig_1 to VGA_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             4   0.588   0.651  XLXI_3/div_y_sig_1 (XLXI_3/div_y_sig_1)
     LUT4:I0->O           11   0.612   0.823  XLXI_5/Madd_RGB_MAP_addsub0001_cy<3>11 (XLXI_5/Madd_RGB_MAP_addsub0001_cy<3>)
     LUT3:I2->O            3   0.612   0.481  XLXI_5/Madd_RGB_MAP_addsub0001_xor<4>11 (XLXI_5/RGB_MAP_addsub0001<4>)
     LUT4:I2->O            1   0.612   0.360  XLXI_4/VGA_R42_SW0 (N62)
     LUT4:I3->O            1   0.612   0.360  XLXI_4/VGA_R42 (XLXI_4/VGA_R42)
     LUT4:I3->O            2   0.612   0.410  XLXI_4/VGA_R47 (XLXI_4/VGA_R47)
     LUT4:I2->O            1   0.612   0.000  XLXI_4/VGA_R1041 (XLXI_4/VGA_R104)
     MUXF5:I1->O           1   0.278   0.357  XLXI_4/VGA_R104_f5 (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                     11.149ns (7.707ns logic, 3.442ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/div_x_sig_not0001'
  Total number of paths / destination ports: 154 / 3
-------------------------------------------------------------------------
Offset:              11.066ns (Levels of Logic = 8)
  Source:            XLXI_3/div_x_sig_2 (LATCH)
  Destination:       VGA_R (PAD)
  Source Clock:      XLXI_3/div_x_sig_not0001 falling

  Data Path: XLXI_3/div_x_sig_2 to VGA_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             5   0.588   0.568  XLXI_3/div_x_sig_2 (XLXI_3/div_x_sig_2)
     LUT4:I2->O           11   0.612   0.823  XLXI_5/Madd_RGB_MAP_addsub0001_cy<3>11 (XLXI_5/Madd_RGB_MAP_addsub0001_cy<3>)
     LUT3:I2->O            3   0.612   0.481  XLXI_5/Madd_RGB_MAP_addsub0001_xor<4>11 (XLXI_5/RGB_MAP_addsub0001<4>)
     LUT4:I2->O            1   0.612   0.360  XLXI_4/VGA_R42_SW0 (N62)
     LUT4:I3->O            1   0.612   0.360  XLXI_4/VGA_R42 (XLXI_4/VGA_R42)
     LUT4:I3->O            2   0.612   0.410  XLXI_4/VGA_R47 (XLXI_4/VGA_R47)
     LUT4:I2->O            1   0.612   0.000  XLXI_4/VGA_R1041 (XLXI_4/VGA_R104)
     MUXF5:I1->O           1   0.278   0.357  XLXI_4/VGA_R104_f5 (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                     11.066ns (7.707ns logic, 3.359ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.01 secs
 
--> 

Total memory usage is 224472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

