Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 27 Nov 2018 08:40:23 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga001.fm.intel.com (fmsmga001.fm.intel.com [10.253.24.23])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 363665802E4
	for <like.xu@linux.intel.com>; Mon, 26 Nov 2018 11:50:55 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by fmsmga001-1.fm.intel.com with ESMTP; 26 Nov 2018 11:50:54 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AupRJtBOA/trmAUT7J3sl6mtUPXoX/o7sNwtQ0KIM?=
 =?us-ascii?q?zox0I/XyrarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0vRz+s87lkRwPpiC?=
 =?us-ascii?q?cfNj427mfXitBrjKlGpB6tvgFzz5LIbI2QMvd1Y6HTcs4ARWdZXshfSSJPDIC7?=
 =?us-ascii?q?YYQNAeoOMvpXoYbgqVsWrxawBwahCP7hxzNUmHD2xrY30/giHAzcwAAtBc4CvX?=
 =?us-ascii?q?bSod7oNKkSS+e1zKzQwDvZdfxW3jP96I/VeR08pvGMW7NxccvXyUkuCgjIiU2Q?=
 =?us-ascii?q?ppfiPzOT1+UNsm6b7+t7WOK1lWEotgFxrSKzxss2lobJgYcVx0nC+C5kzog1It?=
 =?us-ascii?q?i4R1R6Yd6iCJZQszuVN5ZwQsw+Q2FooDw1xaActZ69YicK1JIqzAPcZfyfa4WE?=
 =?us-ascii?q?/A7vWeWLLTtlmX5oe6iziwi8/EWg0OHwS8u53E5OoydLiNXBtnEA2wbO5sWGS/?=
 =?us-ascii?q?Zx5Ees1DCS3A7J8O5EO1o7la/DJp4h3LEwkp0TvFzHHi/3g0X2kLSWel8r+uiu?=
 =?us-ascii?q?9uTreLLmpoWTN4NsiwH+NLohmtCnDOgmLgQDXHKX9fmh2LDg50H1XrtHg/0snq?=
 =?us-ascii?q?XEsp3WPcEbqbS4Aw9R3IYj8RG/DzK+3dQBg3YHKU9FdAuagIf3JVHBPvT4Ae6k?=
 =?us-ascii?q?jFSrjTdrwezJMaP6ApnKKnjDkbThcqhn509T1Qo+1dRf55NSCrEcL/P/QE7xtN?=
 =?us-ascii?q?rEDhAnNwy42froCNJ41o4FX2KPBamZMKzUsV+V/O4vJPOMZIANtDbnN/cl/+Lu?=
 =?us-ascii?q?jWM+mVIFeamp3JgXZ26iEvVpPkWUen7sgtYHEWcXsQsyVu3qiFueUTFNY3a+Rb?=
 =?us-ascii?q?4z5jY+CNHuMIHYW4r4gKCdxDzpWdpSZ3taERaKFnHncZjCXO0DLyebI8tkmzpD?=
 =?us-ascii?q?UqC9Sognzla3uQrnjrZqMOfQqRAero/pgd185unPkkMr+DlpSsiQzWyJCnt5h3?=
 =?us-ascii?q?4FXCMe2qd5rkpgjFCZ3v9jnvZaGNdPsu5PSRowLpXGzuZ3WOz1DxvMe8rMRFu4?=
 =?us-ascii?q?T9GOBzY3QdQshdgUbBVTAdKn2yjK2C6tS5USka6KAp18prrW2H7jJsB842zL2K?=
 =?us-ascii?q?kokx8tRc4ZZj7uvbJ26wWGX92BqE6ejav/MP1EhCM=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CrAQBHTvxbhxHrdtBkgheBMYE5gSmDe?=
 =?us-ascii?q?Yh3iySCDXqWQoFxFAEBGAsJhECEIyI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiM?=
 =?us-ascii?q?MgjYFAgMaAQaCXAMDAQIgBAsBDQEFCikBAgECAQIGAQEFGgUCGAoEAgIDATABB?=
 =?us-ascii?q?QEcGQWDHAGBaQMVAQMBCppnPIsNfDOCdwWBMQGBEoJCDYIRAgEFEnmGU4MPgRw?=
 =?us-ascii?q?XgUA/gRABgl2FWSeCN4JXAokjiyyLMwmGfIozAhaJUYc3jUOKRgIEAgQFAgUPI?=
 =?us-ascii?q?YElgg0zGggbFYMnEgGCFBcSgziEWYV6cQGBAwOKQ4F3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CrAQBHTvxbhxHrdtBkgheBMYE5gSmDeYh3iySCDXqWQoF?=
 =?us-ascii?q?xFAEBGAsJhECEIyI0CQ0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjYFAgMaAQaCX?=
 =?us-ascii?q?AMDAQIgBAsBDQEFCikBAgECAQIGAQEFGgUCGAoEAgIDATABBQEcGQWDHAGBaQM?=
 =?us-ascii?q?VAQMBCppnPIsNfDOCdwWBMQGBEoJCDYIRAgEFEnmGU4MPgRwXgUA/gRABgl2FW?=
 =?us-ascii?q?SeCN4JXAokjiyyLMwmGfIozAhaJUYc3jUOKRgIEAgQFAgUPIYElgg0zGggbFYM?=
 =?us-ascii?q?nEgGCFBcSgziEWYV6cQGBAwOKQ4F3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,283,1539673200"; 
   d="scan'208";a="54888917"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 26 Nov 2018 11:50:53 -0800
Received: from localhost ([::1]:38479 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRMuB-0008WR-QO
	for like.xu@linux.intel.com; Mon, 26 Nov 2018 14:50:51 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45457)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gRMkX-00088N-Mb
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 14:40:54 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <paolo.bonzini@gmail.com>) id 1gRMkW-0004nH-KM
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 14:40:53 -0500
Received: from mail-wr1-x442.google.com ([2a00:1450:4864:20::442]:42859)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <paolo.bonzini@gmail.com>)
	id 1gRMkW-0004mK-Cg
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 14:40:52 -0500
Received: by mail-wr1-x442.google.com with SMTP id q18so20216916wrx.9
	for <qemu-devel@nongnu.org>; Mon, 26 Nov 2018 11:40:52 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=sender:from:to:cc:subject:date:message-id:in-reply-to:references
	:mime-version:content-transfer-encoding;
	bh=Mzn9bY26ZXE0C1YVCtJvz1TKI7UF/fDUFMH1qGsgdc0=;
	b=tLbcFJtne86PxU4DmiEj8qqj9TUShyznHOeOrRSWsviUehPUtISCcLBwrnd9n0Ltb7
	nVXcUWJAOxdkpCftBFgzH7R9F1V/wjcJw0wdempHvRE6bqHpPmwPIKY3LxPIO/Gnl9nA
	V+/d6KTt7d1yHIKlwLSMRcv+CmoFMjhqVyVSBFwDTPgcZvxIoz4QLSqkc1jmxf9TdVuF
	BP/rFQogYN0mOYow4v+ZGO3Y+uTOYCeHhI7TYWFMzt2rWLebdQnR+ISKdCeZG+orQbjv
	JucBlL8C7kEsYwZRslLVi87Sc+9AMQnbetujRhUaveCDwUhfildihEsMT90+EqsQTTfK
	xBWg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:sender:from:to:cc:subject:date:message-id
	:in-reply-to:references:mime-version:content-transfer-encoding;
	bh=Mzn9bY26ZXE0C1YVCtJvz1TKI7UF/fDUFMH1qGsgdc0=;
	b=UmDlwPTPUPRx1pwDNSSF3pxW3Piwxl/YAkv2cyC2jPQIJp4WqK0MtHOk6d07nGKrsY
	9ANXiZ4VpTNbtfxAWk9xnFHkHZkpThcGFd+lutmQb6qkgAcry023Wj6Mjd5mOql+1Qob
	Ik3PYp7WfYN/hV1r7wh05jwKDG5dGvNxj5BXwTFImgFhjO/nX2CQpdrlmkp1QNfxQIOF
	yP0NbmUALpjj9ldmwvYDxhLmcDqWtk1Y23Zou3uiF7V3880oSLxqVv/pQGz5K+tAt3NU
	aRXKMjb3KumOIGIGbJtZa6FTPhX7oTdhUPz/F8ObfpJbJi9AuWitzI9cecvDrN7Y6CkR
	8KMQ==
X-Gm-Message-State: AA+aEWZCQH1zd0eAfsZrS2PCQaJvNZFkFGRXJ9I2UjPhhFQI2Zxi7vl6
	7oGb2Defo0Lycm/A3CmPnFLDPwkK
X-Google-Smtp-Source: AFSGD/V6u+8Z8Xg4zHLDVLnR8inFR+wHAu3YOExfV57NTBcTJqpPpmewsN/idED/WmadovSVFYTCKQ==
X-Received: by 2002:adf:9591:: with SMTP id p17mr4320909wrp.224.1543261250511; 
	Mon, 26 Nov 2018 11:40:50 -0800 (PST)
Received: from 640k.lan ([93.56.166.5]) by smtp.gmail.com with ESMTPSA id
	s139sm2412468wmd.3.2018.11.26.11.40.49
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Mon, 26 Nov 2018 11:40:49 -0800 (PST)
From: Paolo Bonzini <pbonzini@redhat.com>
To: qemu-devel@nongnu.org
Date: Mon, 26 Nov 2018 20:40:30 +0100
Message-Id: <1543261235-2834-11-git-send-email-pbonzini@redhat.com>
X-Mailer: git-send-email 1.8.3.1
In-Reply-To: <1543261235-2834-1-git-send-email-pbonzini@redhat.com>
References: <1543261235-2834-1-git-send-email-pbonzini@redhat.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::442
Subject: [Qemu-devel] [PULL 10/15] target/i386: Generate #UD when applying
 LOCK to a register destination
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Richard Henderson <richard.henderson@linaro.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Richard Henderson <richard.henderson@linaro.org>

Fixes a TCG crash due to attempting the atomic operation without
having set up the address first.  This does not attempt to fix
all of the other missing checks for LOCK.

Fixes: a7cee522f35
Fixes: https://bugs.launchpad.net/qemu/+bug/1803160
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20181113193510.24862-1-richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daud√© <f4bug@amsat.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
---
 target/i386/translate.c | 35 ++++++++++++++++++++---------------
 1 file changed, 20 insertions(+), 15 deletions(-)

diff --git a/target/i386/translate.c b/target/i386/translate.c
index f8bc768..0dd5fbe 100644
--- a/target/i386/translate.c
+++ b/target/i386/translate.c
@@ -1268,10 +1268,30 @@ static void gen_helper_fp_arith_STN_ST0(int op, int opreg)
     }
 }
 
+static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip)
+{
+    gen_update_cc_op(s);
+    gen_jmp_im(s, cur_eip);
+    gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno));
+    s->base.is_jmp = DISAS_NORETURN;
+}
+
+/* Generate #UD for the current instruction.  The assumption here is that
+   the instruction is known, but it isn't allowed in the current cpu mode.  */
+static void gen_illegal_opcode(DisasContext *s)
+{
+    gen_exception(s, EXCP06_ILLOP, s->pc_start - s->cs_base);
+}
+
 /* if d == OR_TMP0, it means memory operand (address in A0) */
 static void gen_op(DisasContext *s1, int op, TCGMemOp ot, int d)
 {
     if (d != OR_TMP0) {
+        if (s1->prefix & PREFIX_LOCK) {
+            /* Lock prefix when destination is not memory.  */
+            gen_illegal_opcode(s1);
+            return;
+        }
         gen_op_mov_v_reg(s1, ot, s1->T0, d);
     } else if (!(s1->prefix & PREFIX_LOCK)) {
         gen_op_ld_v(s1, ot, s1->T0, s1->A0);
@@ -2469,21 +2489,6 @@ static void gen_leave(DisasContext *s)
     gen_op_mov_reg_v(s, a_ot, R_ESP, s->T1);
 }
 
-static void gen_exception(DisasContext *s, int trapno, target_ulong cur_eip)
-{
-    gen_update_cc_op(s);
-    gen_jmp_im(s, cur_eip);
-    gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno));
-    s->base.is_jmp = DISAS_NORETURN;
-}
-
-/* Generate #UD for the current instruction.  The assumption here is that
-   the instruction is known, but it isn't allowed in the current cpu mode.  */
-static void gen_illegal_opcode(DisasContext *s)
-{
-    gen_exception(s, EXCP06_ILLOP, s->pc_start - s->cs_base);
-}
-
 /* Similarly, except that the assumption here is that we don't decode
    the instruction at all -- either a missing opcode, an unimplemented
    feature, or just a bogus instruction stream.  */
-- 
1.8.3.1



