FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 25;
0"NC";
1"GND_SIGNAL\g";
2"S7_88E_TX_CLK";
3"S7_DDR_RESET_2V5_N";
4"CLK_100M_DDR";
5"S7_88E_RX_CLK";
6"S7_88E_MDC";
7"S7_88E_GTX_CLK";
8"S7_88E_MDIO";
9"S7_DDR_RESET_2V5_N";
10"S7_DDR_RESET_N";
%"XC7S50FGGA484"
"7","(-5750,4200)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LMAN_SYM_OUTLINE"-125,1250,700,-100"
CDS_LIB"kvm_matrix_lib";
"H7"3;
"R3"0;
"R4"0;
"R5"0;
"R6"0;
"R7"0;
"N7"0;
"P7"0;
"N6"0;
"P6"0;
"M5"0;
"N5"0;
"N8"0;
"P8"0;
"P2"0;
"P3"0;
"N1"0;
"P1"0;
"N3"0;
"N4"0;
"M1"0;
"M2"0;
"K1"0;
"L1"2;
"M3"0;
"M4"4;
"M7"0;
"M8"7;
"K8"0;
"L8"5;
"K4"0;
"L4"0;
"K5"0;
"L5"0;
"L6"0;
"L7"0;
"J7"0;
"J8"0;
"J6"0;
"K6"0;
"H5"0;
"H6"0;
"K2"0;
"K3"0;
"J1"0;
"J2"0;
"H3"0;
"H4"0;
"H2"8;
"J3"6;
%"R"
"1","(-6600,2950)","1","kvm_matrix_lib","I2";
;
VALUE"4.7K"
$LOCATION"?"
CODE"07090246"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25";
"A"10;
"B"9;
%"GND_SIGNAL"
"1","(-6650,2000)","0","standard","I3";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
%"R"
"1","(-6600,2400)","1","kvm_matrix_lib","I4";
;
$LOCATION"?"
VALUE"4.7K"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CODE"07090246";
"A"1;
"B"10;
END.
