// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/21/2025 00:39:45"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	A,
	B,
	dividend,
	divisor,
	Cin,
	D,
	Cout,
	quotient,
	remainder);
input 	[3:0] A;
input 	[3:0] B;
input 	[3:0] dividend;
input 	[3:0] divisor;
input 	Cin;
output 	[3:0] D;
output 	Cout;
output 	[3:0] quotient;
output 	[3:0] remainder;

// Design Ports Information
// D[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[3]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cout	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quotient[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quotient[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quotient[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quotient[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remainder[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remainder[1]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remainder[2]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// remainder[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// divisor[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// divisor[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// divisor[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// divisor[3]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dividend[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dividend[1]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dividend[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dividend[3]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cin	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \B[0]~input_o ;
wire \A[0]~input_o ;
wire \Cin~input_o ;
wire \restador_inst|Add1~22_cout ;
wire \restador_inst|Add1~1_sumout ;
wire \A[1]~input_o ;
wire \B[1]~input_o ;
wire \restador_inst|Add1~2 ;
wire \restador_inst|Add1~5_sumout ;
wire \A[2]~input_o ;
wire \B[2]~input_o ;
wire \restador_inst|Add1~6 ;
wire \restador_inst|Add1~9_sumout ;
wire \A[3]~input_o ;
wire \B[3]~input_o ;
wire \restador_inst|Add1~10 ;
wire \restador_inst|Add1~13_sumout ;
wire \restador_inst|Add1~14 ;
wire \restador_inst|Add1~17_sumout ;
wire \divisor[0]~input_o ;
wire \divisor[2]~input_o ;
wire \divisor[1]~input_o ;
wire \divisor[3]~input_o ;
wire \divisor_inst|Equal0~0_combout ;
wire \divisor_inst|Equal0~1_combout ;
wire \dividend[3]~input_o ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ;
wire \dividend[2]~input_o ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \dividend[1]~input_o ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \dividend[0]~input_o ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~18_cout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~14_cout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~10_cout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \divisor_inst|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \divisor_inst|quotient[0]~0_combout ;
wire \divisor_inst|quotient[1]~1_combout ;
wire \divisor_inst|quotient[2]~2_combout ;
wire \divisor_inst|quotient[3]~3_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \divisor_inst|remainder[0]~0_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \divisor_inst|remainder[1]~1_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \divisor_inst|remainder[2]~2_combout ;
wire \divisor_inst|remainder[3]~3_combout ;
wire \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \divisor_inst|remainder[3]~4_combout ;
wire [19:0] \divisor_inst|Div0|auto_generated|divider|divider|selnose ;
wire [19:0] \divisor_inst|Mod0|auto_generated|divider|divider|selnose ;


// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \D[0]~output (
	.i(\restador_inst|Add1~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[0]),
	.obar());
// synopsys translate_off
defparam \D[0]~output .bus_hold = "false";
defparam \D[0]~output .open_drain_output = "false";
defparam \D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \D[1]~output (
	.i(\restador_inst|Add1~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[1]),
	.obar());
// synopsys translate_off
defparam \D[1]~output .bus_hold = "false";
defparam \D[1]~output .open_drain_output = "false";
defparam \D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \D[2]~output (
	.i(\restador_inst|Add1~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[2]),
	.obar());
// synopsys translate_off
defparam \D[2]~output .bus_hold = "false";
defparam \D[2]~output .open_drain_output = "false";
defparam \D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \D[3]~output (
	.i(\restador_inst|Add1~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D[3]),
	.obar());
// synopsys translate_off
defparam \D[3]~output .bus_hold = "false";
defparam \D[3]~output .open_drain_output = "false";
defparam \D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \Cout~output (
	.i(\restador_inst|Add1~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Cout),
	.obar());
// synopsys translate_off
defparam \Cout~output .bus_hold = "false";
defparam \Cout~output .open_drain_output = "false";
defparam \Cout~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \quotient[0]~output (
	.i(!\divisor_inst|quotient[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(quotient[0]),
	.obar());
// synopsys translate_off
defparam \quotient[0]~output .bus_hold = "false";
defparam \quotient[0]~output .open_drain_output = "false";
defparam \quotient[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \quotient[1]~output (
	.i(!\divisor_inst|quotient[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(quotient[1]),
	.obar());
// synopsys translate_off
defparam \quotient[1]~output .bus_hold = "false";
defparam \quotient[1]~output .open_drain_output = "false";
defparam \quotient[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \quotient[2]~output (
	.i(!\divisor_inst|quotient[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(quotient[2]),
	.obar());
// synopsys translate_off
defparam \quotient[2]~output .bus_hold = "false";
defparam \quotient[2]~output .open_drain_output = "false";
defparam \quotient[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \quotient[3]~output (
	.i(!\divisor_inst|quotient[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(quotient[3]),
	.obar());
// synopsys translate_off
defparam \quotient[3]~output .bus_hold = "false";
defparam \quotient[3]~output .open_drain_output = "false";
defparam \quotient[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \remainder[0]~output (
	.i(\divisor_inst|remainder[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(remainder[0]),
	.obar());
// synopsys translate_off
defparam \remainder[0]~output .bus_hold = "false";
defparam \remainder[0]~output .open_drain_output = "false";
defparam \remainder[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \remainder[1]~output (
	.i(\divisor_inst|remainder[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(remainder[1]),
	.obar());
// synopsys translate_off
defparam \remainder[1]~output .bus_hold = "false";
defparam \remainder[1]~output .open_drain_output = "false";
defparam \remainder[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \remainder[2]~output (
	.i(\divisor_inst|remainder[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(remainder[2]),
	.obar());
// synopsys translate_off
defparam \remainder[2]~output .bus_hold = "false";
defparam \remainder[2]~output .open_drain_output = "false";
defparam \remainder[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \remainder[3]~output (
	.i(\divisor_inst|remainder[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(remainder[3]),
	.obar());
// synopsys translate_off
defparam \remainder[3]~output .bus_hold = "false";
defparam \remainder[3]~output .open_drain_output = "false";
defparam \remainder[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \Cin~input (
	.i(Cin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Cin~input_o ));
// synopsys translate_off
defparam \Cin~input .bus_hold = "false";
defparam \Cin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N0
cyclonev_lcell_comb \restador_inst|Add1~22 (
// Equation(s):
// \restador_inst|Add1~22_cout  = CARRY(( \Cin~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Cin~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\restador_inst|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~22 .extended_lut = "off";
defparam \restador_inst|Add1~22 .lut_mask = 64'h0000000000003333;
defparam \restador_inst|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N3
cyclonev_lcell_comb \restador_inst|Add1~1 (
// Equation(s):
// \restador_inst|Add1~1_sumout  = SUM(( \A[0]~input_o  ) + ( \B[0]~input_o  ) + ( \restador_inst|Add1~22_cout  ))
// \restador_inst|Add1~2  = CARRY(( \A[0]~input_o  ) + ( \B[0]~input_o  ) + ( \restador_inst|Add1~22_cout  ))

	.dataa(!\B[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\restador_inst|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\restador_inst|Add1~1_sumout ),
	.cout(\restador_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~1 .extended_lut = "off";
defparam \restador_inst|Add1~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \restador_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N6
cyclonev_lcell_comb \restador_inst|Add1~5 (
// Equation(s):
// \restador_inst|Add1~5_sumout  = SUM(( \A[1]~input_o  ) + ( !\B[0]~input_o  $ (!\B[1]~input_o ) ) + ( \restador_inst|Add1~2  ))
// \restador_inst|Add1~6  = CARRY(( \A[1]~input_o  ) + ( !\B[0]~input_o  $ (!\B[1]~input_o ) ) + ( \restador_inst|Add1~2  ))

	.dataa(!\B[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[1]~input_o ),
	.datae(gnd),
	.dataf(!\B[1]~input_o ),
	.datag(gnd),
	.cin(\restador_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\restador_inst|Add1~5_sumout ),
	.cout(\restador_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~5 .extended_lut = "off";
defparam \restador_inst|Add1~5 .lut_mask = 64'h0000AA55000000FF;
defparam \restador_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N9
cyclonev_lcell_comb \restador_inst|Add1~9 (
// Equation(s):
// \restador_inst|Add1~9_sumout  = SUM(( \A[2]~input_o  ) + ( !\B[2]~input_o  $ (((!\B[0]~input_o  & !\B[1]~input_o ))) ) + ( \restador_inst|Add1~6  ))
// \restador_inst|Add1~10  = CARRY(( \A[2]~input_o  ) + ( !\B[2]~input_o  $ (((!\B[0]~input_o  & !\B[1]~input_o ))) ) + ( \restador_inst|Add1~6  ))

	.dataa(!\B[0]~input_o ),
	.datab(gnd),
	.datac(!\B[1]~input_o ),
	.datad(!\A[2]~input_o ),
	.datae(gnd),
	.dataf(!\B[2]~input_o ),
	.datag(gnd),
	.cin(\restador_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\restador_inst|Add1~9_sumout ),
	.cout(\restador_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~9 .extended_lut = "off";
defparam \restador_inst|Add1~9 .lut_mask = 64'h0000A05F000000FF;
defparam \restador_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N12
cyclonev_lcell_comb \restador_inst|Add1~13 (
// Equation(s):
// \restador_inst|Add1~13_sumout  = SUM(( \A[3]~input_o  ) + ( !\B[3]~input_o  $ (((!\B[2]~input_o  & (!\B[1]~input_o  & !\B[0]~input_o )))) ) + ( \restador_inst|Add1~10  ))
// \restador_inst|Add1~14  = CARRY(( \A[3]~input_o  ) + ( !\B[3]~input_o  $ (((!\B[2]~input_o  & (!\B[1]~input_o  & !\B[0]~input_o )))) ) + ( \restador_inst|Add1~10  ))

	.dataa(!\B[2]~input_o ),
	.datab(!\B[1]~input_o ),
	.datac(!\B[0]~input_o ),
	.datad(!\A[3]~input_o ),
	.datae(gnd),
	.dataf(!\B[3]~input_o ),
	.datag(gnd),
	.cin(\restador_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\restador_inst|Add1~13_sumout ),
	.cout(\restador_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~13 .extended_lut = "off";
defparam \restador_inst|Add1~13 .lut_mask = 64'h0000807F000000FF;
defparam \restador_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N15
cyclonev_lcell_comb \restador_inst|Add1~17 (
// Equation(s):
// \restador_inst|Add1~17_sumout  = SUM(( GND ) + ( GND ) + ( \restador_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\restador_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\restador_inst|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restador_inst|Add1~17 .extended_lut = "off";
defparam \restador_inst|Add1~17 .lut_mask = 64'h0000FFFF00000000;
defparam \restador_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \divisor[0]~input (
	.i(divisor[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\divisor[0]~input_o ));
// synopsys translate_off
defparam \divisor[0]~input .bus_hold = "false";
defparam \divisor[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \divisor[2]~input (
	.i(divisor[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\divisor[2]~input_o ));
// synopsys translate_off
defparam \divisor[2]~input .bus_hold = "false";
defparam \divisor[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \divisor[1]~input (
	.i(divisor[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\divisor[1]~input_o ));
// synopsys translate_off
defparam \divisor[1]~input .bus_hold = "false";
defparam \divisor[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \divisor[3]~input (
	.i(divisor[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\divisor[3]~input_o ));
// synopsys translate_off
defparam \divisor[3]~input .bus_hold = "false";
defparam \divisor[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \divisor_inst|Equal0~0 (
// Equation(s):
// \divisor_inst|Equal0~0_combout  = ( !\divisor[3]~input_o  & ( (!\divisor[2]~input_o  & !\divisor[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\divisor[2]~input_o ),
	.datac(!\divisor[1]~input_o ),
	.datad(gnd),
	.datae(!\divisor[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Equal0~0 .extended_lut = "off";
defparam \divisor_inst|Equal0~0 .lut_mask = 64'hC0C00000C0C00000;
defparam \divisor_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \divisor_inst|Equal0~1 (
// Equation(s):
// \divisor_inst|Equal0~1_combout  = ( \divisor_inst|Equal0~0_combout  & ( !\divisor[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Equal0~1 .extended_lut = "off";
defparam \divisor_inst|Equal0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \divisor_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \dividend[3]~input (
	.i(dividend[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dividend[3]~input_o ));
// synopsys translate_off
defparam \dividend[3]~input .bus_hold = "false";
defparam \dividend[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  = SUM(( !\dividend[3]~input_o  $ (!\divisor[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  = CARRY(( !\dividend[3]~input_o  $ (!\divisor[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  = SHARE((!\divisor[0]~input_o ) # (\dividend[3]~input_o ))

	.dataa(!\dividend[3]~input_o ),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .lut_mask = 64'h0000F5F500005A5A;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  = SUM(( VCC ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|selnose [0] = ( \divisor_inst|Equal0~0_combout  & ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  ) ) # ( !\divisor_inst|Equal0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \dividend[2]~input (
	.i(dividend[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dividend[2]~input_o ));
// synopsys translate_off
defparam \dividend[2]~input .bus_hold = "false";
defparam \dividend[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\divisor[0]~input_o  $ (!\dividend[2]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\divisor[0]~input_o  $ (!\dividend[2]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\divisor[0]~input_o ) # (\dividend[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(!\dividend[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000F0FF00000FF0;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\divisor[1]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & ((\dividend[3]~input_o ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\divisor[1]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & ((\dividend[3]~input_o ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\divisor[1]~input_o  & ((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & ((\dividend[3]~input_o ))))))

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datab(!\dividend[3]~input_o ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [0]),
	.datad(!\divisor[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000053000000AC53;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0_combout  = ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  & ( (!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// (!\divisor[3]~input_o  & !\divisor[2]~input_o )) ) )

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\divisor[3]~input_o ),
	.datac(!\divisor[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0 .lut_mask = 64'h0000000080808080;
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|selnose [5] = ( \divisor[2]~input_o  ) # ( !\divisor[2]~input_o  & ( (\divisor[3]~input_o ) # (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(!\divisor[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  = ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( ((!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & 
// \divisor_inst|Equal0~0_combout )) # (\dividend[3]~input_o ) ) ) # ( !\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( (\dividend[3]~input_o  & ((!\divisor_inst|Equal0~0_combout ) # 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ))) ) )

	.dataa(!\dividend[3]~input_o ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datac(gnd),
	.datad(!\divisor_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1 .lut_mask = 64'h5511551155DD55DD;
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \dividend[1]~input (
	.i(dividend[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dividend[1]~input_o ));
// synopsys translate_off
defparam \dividend[1]~input .bus_hold = "false";
defparam \dividend[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\divisor[0]~input_o  $ (!\dividend[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\divisor[0]~input_o  $ (!\dividend[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\divisor[0]~input_o ) # (\dividend[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(!\dividend[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\divisor[1]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\divisor[1]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\divisor[1]~input_o  & ((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))))

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datab(!\dividend[2]~input_o ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5]),
	.datad(!\divisor[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h000053000000AC53;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\divisor[2]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\divisor[2]~input_o  $ (((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ))))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\divisor[2]~input_o  & ((!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ))))))

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5]),
	.datac(!\divisor[2]~input_o ),
	.datad(!\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h000040700000B487;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|selnose [10] = (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ) # (\divisor[3]~input_o )

	.dataa(!\divisor[3]~input_o ),
	.datab(gnd),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \divisor_inst|Div0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2_combout  = ( \divisor[2]~input_o  & ( \divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  ) ) # ( !\divisor[2]~input_o  & ( 
// (\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout  & ((\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) # (\divisor[3]~input_o ))) ) )

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|StageOut[0]~1_combout ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2 .lut_mask = 64'h1313131333333333;
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout  = ( \divisor[2]~input_o  & ( \dividend[2]~input_o  ) ) # ( !\divisor[2]~input_o  & ( (!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// ((!\divisor[3]~input_o  & (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) # (\divisor[3]~input_o  & ((\dividend[2]~input_o ))))) # (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  
// & (((\dividend[2]~input_o )))) ) )

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\divisor[3]~input_o ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\dividend[2]~input_o ),
	.datae(gnd),
	.dataf(!\divisor[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3 .lut_mask = 64'h087F087F00FF00FF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \dividend[0]~input (
	.i(dividend[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dividend[0]~input_o ));
// synopsys translate_off
defparam \dividend[0]~input .bus_hold = "false";
defparam \dividend[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~18_cout  = CARRY(( !\divisor[0]~input_o  ) + ( \dividend[0]~input_o  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\divisor[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dividend[0]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h0000FF000000AAAA;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( !\divisor[1]~input_o  ) + ( (!\divisor[3]~input_o  & ((!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dividend[1]~input_o ))))) # (\divisor[3]~input_o  & (((\dividend[1]~input_o 
// )))) ) + ( \divisor_inst|Div0|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\divisor[1]~input_o ),
	.datae(gnd),
	.dataf(!\dividend[1]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h0000F7800000FF00;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~10_cout  = CARRY(( (!\divisor[3]~input_o  & ((!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ))))) 
// # (\divisor[3]~input_o  & (((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout )))) ) + ( !\divisor[2]~input_o  ) + ( \divisor_inst|Div0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\divisor_inst|Div0|auto_generated|divider|divider|StageOut[4]~3_combout ),
	.datae(gnd),
	.dataf(!\divisor[2]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~10 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~10 .lut_mask = 64'h000000FF0000087F;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( !\divisor[3]~input_o  ) + ( (!\divisor_inst|Div0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout 
// )))) # (\divisor_inst|Div0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2_combout )) # (\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ))) ) + ( 
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~10_cout  ))

	.dataa(!\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~0_combout ),
	.datab(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [10]),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(!\divisor_inst|Div0|auto_generated|divider|divider|StageOut[5]~2_combout ),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|op_4~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000CAC00000FF00;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \divisor_inst|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \divisor_inst|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \divisor_inst|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \divisor_inst|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N21
cyclonev_lcell_comb \divisor_inst|quotient[0]~0 (
// Equation(s):
// \divisor_inst|quotient[0]~0_combout  = (\divisor_inst|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\divisor_inst|Equal0~1_combout )

	.dataa(!\divisor_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|quotient[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|quotient[0]~0 .extended_lut = "off";
defparam \divisor_inst|quotient[0]~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \divisor_inst|quotient[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \divisor_inst|quotient[1]~1 (
// Equation(s):
// \divisor_inst|quotient[1]~1_combout  = ( \divisor[3]~input_o  ) # ( !\divisor[3]~input_o  & ( (\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ) # (\divisor_inst|Equal0~1_combout ) ) )

	.dataa(!\divisor_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\divisor_inst|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|quotient[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|quotient[1]~1 .extended_lut = "off";
defparam \divisor_inst|quotient[1]~1 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \divisor_inst|quotient[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \divisor_inst|quotient[2]~2 (
// Equation(s):
// \divisor_inst|quotient[2]~2_combout  = ( \divisor_inst|Div0|auto_generated|divider|divider|selnose [5] ) # ( !\divisor_inst|Div0|auto_generated|divider|divider|selnose [5] & ( \divisor_inst|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(!\divisor_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|quotient[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|quotient[2]~2 .extended_lut = "off";
defparam \divisor_inst|quotient[2]~2 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \divisor_inst|quotient[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \divisor_inst|quotient[3]~3 (
// Equation(s):
// \divisor_inst|quotient[3]~3_combout  = ( \divisor_inst|Div0|auto_generated|divider|divider|selnose [0] ) # ( !\divisor_inst|Div0|auto_generated|divider|divider|selnose [0] & ( \divisor_inst|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor_inst|Div0|auto_generated|divider|divider|selnose [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|quotient[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|quotient[3]~3 .extended_lut = "off";
defparam \divisor_inst|quotient[3]~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \divisor_inst|quotient[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( !\divisor[0]~input_o  ) + ( \dividend[0]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( !\divisor[0]~input_o  ) + ( \dividend[0]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\dividend[0]~input_o ),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\divisor[0]~input_o  $ (!\dividend[3]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\divisor[0]~input_o  $ (!\dividend[3]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\divisor[0]~input_o ) # (\dividend[3]~input_o ))

	.dataa(gnd),
	.datab(!\divisor[0]~input_o ),
	.datac(!\dividend[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000CFCF00003C3C;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] = (!\divisor_inst|Equal0~0_combout ) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datab(!\divisor_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout  = SUM(( !\dividend[2]~input_o  $ (!\divisor[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  = CARRY(( !\dividend[2]~input_o  $ (!\divisor[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  = SHARE((!\divisor[0]~input_o ) # (\dividend[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dividend[2]~input_o ),
	.datad(!\divisor[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .lut_mask = 64'h0000FF0F00000FF0;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout  = SUM(( !\divisor[1]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & (\dividend[3]~input_o )))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10  = CARRY(( !\divisor[1]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & (\dividend[3]~input_o )))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11  = SHARE((!\divisor[1]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0] & (\dividend[3]~input_o )))))

	.dataa(!\divisor[1]~input_o ),
	.datab(!\dividend[3]~input_o ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [0]),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~6 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~7 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .lut_mask = 64'h000002A20000A959;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11  ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~11 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout  & ( (!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// (!\divisor[2]~input_o  & !\divisor[3]~input_o )) ) )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(gnd),
	.datac(!\divisor[2]~input_o ),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1 .lut_mask = 64'h00000000A000A000;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout  = (!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ((!\divisor_inst|Equal0~0_combout  & (\dividend[3]~input_o )) # 
// (\divisor_inst|Equal0~0_combout  & ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))))) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & (((\dividend[3]~input_o ))))

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datab(!\divisor_inst|Equal0~0_combout ),
	.datac(!\dividend[3]~input_o ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2 .lut_mask = 64'h0D2F0D2F0D2F0D2F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|selnose[5] (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] = ((\divisor[3]~input_o ) # (\divisor[2]~input_o )) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(gnd),
	.datac(!\divisor[2]~input_o ),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[5] .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[5] .lut_mask = 64'h5FFF5FFF5FFF5FFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout  = SUM(( !\divisor[0]~input_o  $ (!\dividend[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  = CARRY(( !\divisor[0]~input_o  $ (!\dividend[1]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  = SHARE((!\divisor[0]~input_o ) # (\dividend[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divisor[0]~input_o ),
	.datad(!\dividend[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\divisor[1]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\divisor[1]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\divisor[1]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & ((\dividend[2]~input_o ))))))

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5]),
	.datac(!\divisor[1]~input_o ),
	.datad(!\dividend[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~6 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~7 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h000040700000B487;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout  = SUM(( !\divisor[2]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout )))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14  = CARRY(( !\divisor[2]~input_o  $ (((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout )))) ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15  = SHARE((!\divisor[2]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ))) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5] & (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout )))))

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [5]),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout ),
	.datad(!\divisor[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ),
	.shareout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ));
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .lut_mask = 64'h00001D000000E21D;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N39
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15  ) + ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~14 ),
	.sharein(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~15 ),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|selnose[10] (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] = (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ) # (\divisor[3]~input_o )

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[10] .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[10] .lut_mask = 64'h7777777777777777;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|selnose[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout  = (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout  & (((\divisor[3]~input_o ) # (\divisor[2]~input_o )) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout )))

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\divisor[2]~input_o ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[0]~2_combout ),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3 .lut_mask = 64'h070F070F070F070F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout  & ( ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// (!\divisor[2]~input_o  & !\divisor[3]~input_o ))) # (\dividend[2]~input_o ) ) ) # ( !\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout  & ( (\dividend[2]~input_o  & (((\divisor[3]~input_o ) # (\divisor[2]~input_o )) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ))) ) )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\divisor[2]~input_o ),
	.datac(!\dividend[2]~input_o ),
	.datad(!\divisor[3]~input_o ),
	.datae(gnd),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\divisor[3]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dividend[1]~input_o ))))) # (\divisor[3]~input_o  & (((\dividend[1]~input_o 
// )))) ) + ( !\divisor[1]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~6  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\divisor[3]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\dividend[1]~input_o ))))) # (\divisor[3]~input_o  & (((\dividend[1]~input_o 
// )))) ) + ( !\divisor[1]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.datad(!\dividend[1]~input_o ),
	.datae(gnd),
	.dataf(!\divisor[1]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF0000087F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N9
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\divisor[3]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ))))) 
// # (\divisor[3]~input_o  & (((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout )))) ) + ( !\divisor[2]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~10  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\divisor[3]~input_o  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ))))) 
// # (\divisor[3]~input_o  & (((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout )))) ) + ( !\divisor[2]~input_o  ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\divisor[2]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF0000087F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout )))) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ))) ) + ( !\divisor[3]~input_o  ) + 
// ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~14  ))
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout )))) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & (((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ))) ) + ( !\divisor[3]~input_o  ) + 
// ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10]),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.datae(gnd),
	.dataf(!\divisor[3]~input_o ),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF00001D3F;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \divisor_inst|remainder[0]~0 (
// Equation(s):
// \divisor_inst|remainder[0]~0_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\divisor_inst|Equal0~1_combout  & \dividend[0]~input_o ) ) ) # ( !\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (!\divisor_inst|Equal0~1_combout  & \divisor_inst|Mod0|auto_generated|divider|divider|op_4~5_sumout ) ) )

	.dataa(!\divisor_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\dividend[0]~input_o ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|remainder[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|remainder[0]~0 .extended_lut = "off";
defparam \divisor_inst|remainder[0]~0 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \divisor_inst|remainder[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \divisor_inst|remainder[1]~1 (
// Equation(s):
// \divisor_inst|remainder[1]~1_combout  = ( \dividend[1]~input_o  & ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\divisor_inst|Equal0~1_combout  & 
// ((\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ) # (\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10]))) ) ) ) # ( !\dividend[1]~input_o  & ( 
// \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & (!\divisor_inst|Equal0~1_combout  & \divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout 
// )) ) ) ) # ( \dividend[1]~input_o  & ( !\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout  & !\divisor_inst|Equal0~1_combout ) ) ) ) # ( !\dividend[1]~input_o  & ( 
// !\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout  & !\divisor_inst|Equal0~1_combout ) ) ) )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10]),
	.datac(!\divisor_inst|Equal0~1_combout ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout ),
	.datae(!\dividend[1]~input_o ),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|remainder[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|remainder[1]~1 .extended_lut = "off";
defparam \divisor_inst|remainder[1]~1 .lut_mask = 64'h5050505000C030F0;
defparam \divisor_inst|remainder[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \divisor_inst|remainder[2]~2 (
// Equation(s):
// \divisor_inst|remainder[2]~2_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & ( !\divisor_inst|Equal0~1_combout  & ( (!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout )) # (\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ))) ) ) ) # ( 
// !\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10] & ( !\divisor_inst|Equal0~1_combout  & ( (!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) ) ) )

	.dataa(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[4]~0_combout ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\divisor_inst|Mod0|auto_generated|divider|divider|selnose [10]),
	.dataf(!\divisor_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|remainder[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|remainder[2]~2 .extended_lut = "off";
defparam \divisor_inst|remainder[2]~2 .lut_mask = 64'h3355330F00000000;
defparam \divisor_inst|remainder[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \divisor_inst|remainder[3]~3 (
// Equation(s):
// \divisor_inst|remainder[3]~3_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout  & ( (!\divisor[3]~input_o  & (!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// !\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout )) ) ) # ( !\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout  & ( (!\divisor[3]~input_o  & 
// ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ))) # 
// (\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )))) # (\divisor[3]~input_o  & 
// (((!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout )))) ) )

	.dataa(!\divisor[3]~input_o ),
	.datab(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~3_combout ),
	.datad(!\divisor_inst|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|StageOut[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|remainder[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|remainder[3]~3 .extended_lut = "off";
defparam \divisor_inst|remainder[3]~3 .lut_mask = 64'hF870F87088008800;
defparam \divisor_inst|remainder[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \divisor_inst|remainder[3]~4 (
// Equation(s):
// \divisor_inst|remainder[3]~4_combout  = ( \divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\divisor_inst|Equal0~1_combout  & !\divisor_inst|remainder[3]~3_combout ) ) ) # ( 
// !\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\divisor_inst|Equal0~1_combout  & \divisor_inst|Mod0|auto_generated|divider|divider|op_4~17_sumout ) ) )

	.dataa(!\divisor_inst|Equal0~1_combout ),
	.datab(!\divisor_inst|remainder[3]~3_combout ),
	.datac(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\divisor_inst|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor_inst|remainder[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor_inst|remainder[3]~4 .extended_lut = "off";
defparam \divisor_inst|remainder[3]~4 .lut_mask = 64'h0A0A0A0A88888888;
defparam \divisor_inst|remainder[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
