<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>processor-flags.h source code [linux-4.14.y/arch/x86/include/uapi/asm/processor-flags.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/uapi/asm/processor-flags.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>arch</a>/<a href='../../..'>x86</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>asm</a>/<a href='processor-flags.h.html'>processor-flags.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_UAPI_ASM_X86_PROCESSOR_FLAGS_H">_UAPI_ASM_X86_PROCESSOR_FLAGS_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_UAPI_ASM_X86_PROCESSOR_FLAGS_H" data-ref="_M/_UAPI_ASM_X86_PROCESSOR_FLAGS_H">_UAPI_ASM_X86_PROCESSOR_FLAGS_H</dfn></u></td></tr>
<tr><th id="4">4</th><td><i>/* Various flags defined: can be included from assembler. */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../../../../include/uapi/linux/const.h.html">&lt;linux/const.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i>/*</i></td></tr>
<tr><th id="9">9</th><td><i> * EFLAGS bits</i></td></tr>
<tr><th id="10">10</th><td><i> */</i></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_CF_BIT" data-ref="_M/X86_EFLAGS_CF_BIT">X86_EFLAGS_CF_BIT</dfn>	0 /* Carry Flag */</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_CF" data-ref="_M/X86_EFLAGS_CF">X86_EFLAGS_CF</dfn>		_BITUL(X86_EFLAGS_CF_BIT)</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_FIXED_BIT" data-ref="_M/X86_EFLAGS_FIXED_BIT">X86_EFLAGS_FIXED_BIT</dfn>	1 /* Bit 1 - always on */</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_FIXED" data-ref="_M/X86_EFLAGS_FIXED">X86_EFLAGS_FIXED</dfn>	_BITUL(X86_EFLAGS_FIXED_BIT)</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_PF_BIT" data-ref="_M/X86_EFLAGS_PF_BIT">X86_EFLAGS_PF_BIT</dfn>	2 /* Parity Flag */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_PF" data-ref="_M/X86_EFLAGS_PF">X86_EFLAGS_PF</dfn>		_BITUL(X86_EFLAGS_PF_BIT)</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_AF_BIT" data-ref="_M/X86_EFLAGS_AF_BIT">X86_EFLAGS_AF_BIT</dfn>	4 /* Auxiliary carry Flag */</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_AF" data-ref="_M/X86_EFLAGS_AF">X86_EFLAGS_AF</dfn>		_BITUL(X86_EFLAGS_AF_BIT)</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_ZF_BIT" data-ref="_M/X86_EFLAGS_ZF_BIT">X86_EFLAGS_ZF_BIT</dfn>	6 /* Zero Flag */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_ZF" data-ref="_M/X86_EFLAGS_ZF">X86_EFLAGS_ZF</dfn>		_BITUL(X86_EFLAGS_ZF_BIT)</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_SF_BIT" data-ref="_M/X86_EFLAGS_SF_BIT">X86_EFLAGS_SF_BIT</dfn>	7 /* Sign Flag */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_SF" data-ref="_M/X86_EFLAGS_SF">X86_EFLAGS_SF</dfn>		_BITUL(X86_EFLAGS_SF_BIT)</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_TF_BIT" data-ref="_M/X86_EFLAGS_TF_BIT">X86_EFLAGS_TF_BIT</dfn>	8 /* Trap Flag */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_TF" data-ref="_M/X86_EFLAGS_TF">X86_EFLAGS_TF</dfn>		_BITUL(X86_EFLAGS_TF_BIT)</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_IF_BIT" data-ref="_M/X86_EFLAGS_IF_BIT">X86_EFLAGS_IF_BIT</dfn>	9 /* Interrupt Flag */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_IF" data-ref="_M/X86_EFLAGS_IF">X86_EFLAGS_IF</dfn>		_BITUL(X86_EFLAGS_IF_BIT)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_DF_BIT" data-ref="_M/X86_EFLAGS_DF_BIT">X86_EFLAGS_DF_BIT</dfn>	10 /* Direction Flag */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_DF" data-ref="_M/X86_EFLAGS_DF">X86_EFLAGS_DF</dfn>		_BITUL(X86_EFLAGS_DF_BIT)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_OF_BIT" data-ref="_M/X86_EFLAGS_OF_BIT">X86_EFLAGS_OF_BIT</dfn>	11 /* Overflow Flag */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_OF" data-ref="_M/X86_EFLAGS_OF">X86_EFLAGS_OF</dfn>		_BITUL(X86_EFLAGS_OF_BIT)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_IOPL_BIT" data-ref="_M/X86_EFLAGS_IOPL_BIT">X86_EFLAGS_IOPL_BIT</dfn>	12 /* I/O Privilege Level (2 bits) */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_IOPL" data-ref="_M/X86_EFLAGS_IOPL">X86_EFLAGS_IOPL</dfn>		(_AC(3,UL) &lt;&lt; X86_EFLAGS_IOPL_BIT)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_NT_BIT" data-ref="_M/X86_EFLAGS_NT_BIT">X86_EFLAGS_NT_BIT</dfn>	14 /* Nested Task */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_NT" data-ref="_M/X86_EFLAGS_NT">X86_EFLAGS_NT</dfn>		_BITUL(X86_EFLAGS_NT_BIT)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_RF_BIT" data-ref="_M/X86_EFLAGS_RF_BIT">X86_EFLAGS_RF_BIT</dfn>	16 /* Resume Flag */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_RF" data-ref="_M/X86_EFLAGS_RF">X86_EFLAGS_RF</dfn>		_BITUL(X86_EFLAGS_RF_BIT)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VM_BIT" data-ref="_M/X86_EFLAGS_VM_BIT">X86_EFLAGS_VM_BIT</dfn>	17 /* Virtual Mode */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VM" data-ref="_M/X86_EFLAGS_VM">X86_EFLAGS_VM</dfn>		_BITUL(X86_EFLAGS_VM_BIT)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_AC_BIT" data-ref="_M/X86_EFLAGS_AC_BIT">X86_EFLAGS_AC_BIT</dfn>	18 /* Alignment Check/Access Control */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_AC" data-ref="_M/X86_EFLAGS_AC">X86_EFLAGS_AC</dfn>		_BITUL(X86_EFLAGS_AC_BIT)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VIF_BIT" data-ref="_M/X86_EFLAGS_VIF_BIT">X86_EFLAGS_VIF_BIT</dfn>	19 /* Virtual Interrupt Flag */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VIF" data-ref="_M/X86_EFLAGS_VIF">X86_EFLAGS_VIF</dfn>		_BITUL(X86_EFLAGS_VIF_BIT)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VIP_BIT" data-ref="_M/X86_EFLAGS_VIP_BIT">X86_EFLAGS_VIP_BIT</dfn>	20 /* Virtual Interrupt Pending */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_VIP" data-ref="_M/X86_EFLAGS_VIP">X86_EFLAGS_VIP</dfn>		_BITUL(X86_EFLAGS_VIP_BIT)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_ID_BIT" data-ref="_M/X86_EFLAGS_ID_BIT">X86_EFLAGS_ID_BIT</dfn>	21 /* CPUID detection */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/X86_EFLAGS_ID" data-ref="_M/X86_EFLAGS_ID">X86_EFLAGS_ID</dfn>		_BITUL(X86_EFLAGS_ID_BIT)</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/*</i></td></tr>
<tr><th id="49">49</th><td><i> * Basic CPU control in CR0</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_PE_BIT" data-ref="_M/X86_CR0_PE_BIT">X86_CR0_PE_BIT</dfn>		0 /* Protection Enable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_PE" data-ref="_M/X86_CR0_PE">X86_CR0_PE</dfn>		_BITUL(X86_CR0_PE_BIT)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_MP_BIT" data-ref="_M/X86_CR0_MP_BIT">X86_CR0_MP_BIT</dfn>		1 /* Monitor Coprocessor */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_MP" data-ref="_M/X86_CR0_MP">X86_CR0_MP</dfn>		_BITUL(X86_CR0_MP_BIT)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_EM_BIT" data-ref="_M/X86_CR0_EM_BIT">X86_CR0_EM_BIT</dfn>		2 /* Emulation */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_EM" data-ref="_M/X86_CR0_EM">X86_CR0_EM</dfn>		_BITUL(X86_CR0_EM_BIT)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_TS_BIT" data-ref="_M/X86_CR0_TS_BIT">X86_CR0_TS_BIT</dfn>		3 /* Task Switched */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_TS" data-ref="_M/X86_CR0_TS">X86_CR0_TS</dfn>		_BITUL(X86_CR0_TS_BIT)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_ET_BIT" data-ref="_M/X86_CR0_ET_BIT">X86_CR0_ET_BIT</dfn>		4 /* Extension Type */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_ET" data-ref="_M/X86_CR0_ET">X86_CR0_ET</dfn>		_BITUL(X86_CR0_ET_BIT)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_NE_BIT" data-ref="_M/X86_CR0_NE_BIT">X86_CR0_NE_BIT</dfn>		5 /* Numeric Error */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_NE" data-ref="_M/X86_CR0_NE">X86_CR0_NE</dfn>		_BITUL(X86_CR0_NE_BIT)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_WP_BIT" data-ref="_M/X86_CR0_WP_BIT">X86_CR0_WP_BIT</dfn>		16 /* Write Protect */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_WP" data-ref="_M/X86_CR0_WP">X86_CR0_WP</dfn>		_BITUL(X86_CR0_WP_BIT)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_AM_BIT" data-ref="_M/X86_CR0_AM_BIT">X86_CR0_AM_BIT</dfn>		18 /* Alignment Mask */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_AM" data-ref="_M/X86_CR0_AM">X86_CR0_AM</dfn>		_BITUL(X86_CR0_AM_BIT)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_NW_BIT" data-ref="_M/X86_CR0_NW_BIT">X86_CR0_NW_BIT</dfn>		29 /* Not Write-through */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_NW" data-ref="_M/X86_CR0_NW">X86_CR0_NW</dfn>		_BITUL(X86_CR0_NW_BIT)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_CD_BIT" data-ref="_M/X86_CR0_CD_BIT">X86_CR0_CD_BIT</dfn>		30 /* Cache Disable */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_CD" data-ref="_M/X86_CR0_CD">X86_CR0_CD</dfn>		_BITUL(X86_CR0_CD_BIT)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_PG_BIT" data-ref="_M/X86_CR0_PG_BIT">X86_CR0_PG_BIT</dfn>		31 /* Paging */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/X86_CR0_PG" data-ref="_M/X86_CR0_PG">X86_CR0_PG</dfn>		_BITUL(X86_CR0_PG_BIT)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * Paging options in CR3</i></td></tr>
<tr><th id="76">76</th><td><i> */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PWT_BIT" data-ref="_M/X86_CR3_PWT_BIT">X86_CR3_PWT_BIT</dfn>		3 /* Page Write Through */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PWT" data-ref="_M/X86_CR3_PWT">X86_CR3_PWT</dfn>		_BITUL(X86_CR3_PWT_BIT)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCD_BIT" data-ref="_M/X86_CR3_PCD_BIT">X86_CR3_PCD_BIT</dfn>		4 /* Page Cache Disable */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCD" data-ref="_M/X86_CR3_PCD">X86_CR3_PCD</dfn>		_BITUL(X86_CR3_PCD_BIT)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCID_BITS" data-ref="_M/X86_CR3_PCID_BITS">X86_CR3_PCID_BITS</dfn>	12</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCID_MASK" data-ref="_M/X86_CR3_PCID_MASK">X86_CR3_PCID_MASK</dfn>	(_AC((1UL &lt;&lt; X86_CR3_PCID_BITS) - 1, UL))</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCID_NOFLUSH_BIT" data-ref="_M/X86_CR3_PCID_NOFLUSH_BIT">X86_CR3_PCID_NOFLUSH_BIT</dfn> 63 /* Preserve old PCID */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/X86_CR3_PCID_NOFLUSH" data-ref="_M/X86_CR3_PCID_NOFLUSH">X86_CR3_PCID_NOFLUSH</dfn>    _BITULL(X86_CR3_PCID_NOFLUSH_BIT)</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/*</i></td></tr>
<tr><th id="89">89</th><td><i> * Intel CPU features in CR4</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_VME_BIT" data-ref="_M/X86_CR4_VME_BIT">X86_CR4_VME_BIT</dfn>		0 /* enable vm86 extensions */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_VME" data-ref="_M/X86_CR4_VME">X86_CR4_VME</dfn>		_BITUL(X86_CR4_VME_BIT)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PVI_BIT" data-ref="_M/X86_CR4_PVI_BIT">X86_CR4_PVI_BIT</dfn>		1 /* virtual interrupts flag enable */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PVI" data-ref="_M/X86_CR4_PVI">X86_CR4_PVI</dfn>		_BITUL(X86_CR4_PVI_BIT)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_TSD_BIT" data-ref="_M/X86_CR4_TSD_BIT">X86_CR4_TSD_BIT</dfn>		2 /* disable time stamp at ipl 3 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_TSD" data-ref="_M/X86_CR4_TSD">X86_CR4_TSD</dfn>		_BITUL(X86_CR4_TSD_BIT)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_DE_BIT" data-ref="_M/X86_CR4_DE_BIT">X86_CR4_DE_BIT</dfn>		3 /* enable debugging extensions */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_DE" data-ref="_M/X86_CR4_DE">X86_CR4_DE</dfn>		_BITUL(X86_CR4_DE_BIT)</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PSE_BIT" data-ref="_M/X86_CR4_PSE_BIT">X86_CR4_PSE_BIT</dfn>		4 /* enable page size extensions */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PSE" data-ref="_M/X86_CR4_PSE">X86_CR4_PSE</dfn>		_BITUL(X86_CR4_PSE_BIT)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PAE_BIT" data-ref="_M/X86_CR4_PAE_BIT">X86_CR4_PAE_BIT</dfn>		5 /* enable physical address extensions */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PAE" data-ref="_M/X86_CR4_PAE">X86_CR4_PAE</dfn>		_BITUL(X86_CR4_PAE_BIT)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_MCE_BIT" data-ref="_M/X86_CR4_MCE_BIT">X86_CR4_MCE_BIT</dfn>		6 /* Machine check enable */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_MCE" data-ref="_M/X86_CR4_MCE">X86_CR4_MCE</dfn>		_BITUL(X86_CR4_MCE_BIT)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PGE_BIT" data-ref="_M/X86_CR4_PGE_BIT">X86_CR4_PGE_BIT</dfn>		7 /* enable global pages */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PGE" data-ref="_M/X86_CR4_PGE">X86_CR4_PGE</dfn>		_BITUL(X86_CR4_PGE_BIT)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PCE_BIT" data-ref="_M/X86_CR4_PCE_BIT">X86_CR4_PCE_BIT</dfn>		8 /* enable performance counters at ipl 3 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PCE" data-ref="_M/X86_CR4_PCE">X86_CR4_PCE</dfn>		_BITUL(X86_CR4_PCE_BIT)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSFXSR_BIT" data-ref="_M/X86_CR4_OSFXSR_BIT">X86_CR4_OSFXSR_BIT</dfn>	9 /* enable fast FPU save and restore */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSFXSR" data-ref="_M/X86_CR4_OSFXSR">X86_CR4_OSFXSR</dfn>		_BITUL(X86_CR4_OSFXSR_BIT)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSXMMEXCPT_BIT" data-ref="_M/X86_CR4_OSXMMEXCPT_BIT">X86_CR4_OSXMMEXCPT_BIT</dfn>	10 /* enable unmasked SSE exceptions */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSXMMEXCPT" data-ref="_M/X86_CR4_OSXMMEXCPT">X86_CR4_OSXMMEXCPT</dfn>	_BITUL(X86_CR4_OSXMMEXCPT_BIT)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_LA57_BIT" data-ref="_M/X86_CR4_LA57_BIT">X86_CR4_LA57_BIT</dfn>	12 /* enable 5-level page tables */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_LA57" data-ref="_M/X86_CR4_LA57">X86_CR4_LA57</dfn>		_BITUL(X86_CR4_LA57_BIT)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_VMXE_BIT" data-ref="_M/X86_CR4_VMXE_BIT">X86_CR4_VMXE_BIT</dfn>	13 /* enable VMX virtualization */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_VMXE" data-ref="_M/X86_CR4_VMXE">X86_CR4_VMXE</dfn>		_BITUL(X86_CR4_VMXE_BIT)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMXE_BIT" data-ref="_M/X86_CR4_SMXE_BIT">X86_CR4_SMXE_BIT</dfn>	14 /* enable safer mode (TXT) */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMXE" data-ref="_M/X86_CR4_SMXE">X86_CR4_SMXE</dfn>		_BITUL(X86_CR4_SMXE_BIT)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_FSGSBASE_BIT" data-ref="_M/X86_CR4_FSGSBASE_BIT">X86_CR4_FSGSBASE_BIT</dfn>	16 /* enable RDWRFSGS support */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_FSGSBASE" data-ref="_M/X86_CR4_FSGSBASE">X86_CR4_FSGSBASE</dfn>	_BITUL(X86_CR4_FSGSBASE_BIT)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PCIDE_BIT" data-ref="_M/X86_CR4_PCIDE_BIT">X86_CR4_PCIDE_BIT</dfn>	17 /* enable PCID support */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PCIDE" data-ref="_M/X86_CR4_PCIDE">X86_CR4_PCIDE</dfn>		_BITUL(X86_CR4_PCIDE_BIT)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSXSAVE_BIT" data-ref="_M/X86_CR4_OSXSAVE_BIT">X86_CR4_OSXSAVE_BIT</dfn>	18 /* enable xsave and xrestore */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_OSXSAVE" data-ref="_M/X86_CR4_OSXSAVE">X86_CR4_OSXSAVE</dfn>		_BITUL(X86_CR4_OSXSAVE_BIT)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMEP_BIT" data-ref="_M/X86_CR4_SMEP_BIT">X86_CR4_SMEP_BIT</dfn>	20 /* enable SMEP support */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMEP" data-ref="_M/X86_CR4_SMEP">X86_CR4_SMEP</dfn>		_BITUL(X86_CR4_SMEP_BIT)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMAP_BIT" data-ref="_M/X86_CR4_SMAP_BIT">X86_CR4_SMAP_BIT</dfn>	21 /* enable SMAP support */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_SMAP" data-ref="_M/X86_CR4_SMAP">X86_CR4_SMAP</dfn>		_BITUL(X86_CR4_SMAP_BIT)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PKE_BIT" data-ref="_M/X86_CR4_PKE_BIT">X86_CR4_PKE_BIT</dfn>		22 /* enable Protection Keys support */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/X86_CR4_PKE" data-ref="_M/X86_CR4_PKE">X86_CR4_PKE</dfn>		_BITUL(X86_CR4_PKE_BIT)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/*</i></td></tr>
<tr><th id="133">133</th><td><i> * x86-64 Task Priority Register, CR8</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/X86_CR8_TPR" data-ref="_M/X86_CR8_TPR">X86_CR8_TPR</dfn>		_AC(0x0000000f,UL) /* task priority register */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/*</i></td></tr>
<tr><th id="138">138</th><td><i> * AMD and Transmeta use MSRs for configuration; see &lt;asm/msr-index.h&gt;</i></td></tr>
<tr><th id="139">139</th><td><i> */</i></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/*</i></td></tr>
<tr><th id="142">142</th><td><i> *      NSC/Cyrix CPU configuration register indexes</i></td></tr>
<tr><th id="143">143</th><td><i> */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CX86_PCR0" data-ref="_M/CX86_PCR0">CX86_PCR0</dfn>	0x20</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CX86_GCR" data-ref="_M/CX86_GCR">CX86_GCR</dfn>	0xb8</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR0" data-ref="_M/CX86_CCR0">CX86_CCR0</dfn>	0xc0</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR1" data-ref="_M/CX86_CCR1">CX86_CCR1</dfn>	0xc1</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR2" data-ref="_M/CX86_CCR2">CX86_CCR2</dfn>	0xc2</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR3" data-ref="_M/CX86_CCR3">CX86_CCR3</dfn>	0xc3</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR4" data-ref="_M/CX86_CCR4">CX86_CCR4</dfn>	0xe8</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR5" data-ref="_M/CX86_CCR5">CX86_CCR5</dfn>	0xe9</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR6" data-ref="_M/CX86_CCR6">CX86_CCR6</dfn>	0xea</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CX86_CCR7" data-ref="_M/CX86_CCR7">CX86_CCR7</dfn>	0xeb</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CX86_PCR1" data-ref="_M/CX86_PCR1">CX86_PCR1</dfn>	0xf0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/CX86_DIR0" data-ref="_M/CX86_DIR0">CX86_DIR0</dfn>	0xfe</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CX86_DIR1" data-ref="_M/CX86_DIR1">CX86_DIR1</dfn>	0xff</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CX86_ARR_BASE" data-ref="_M/CX86_ARR_BASE">CX86_ARR_BASE</dfn>	0xc4</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/CX86_RCR_BASE" data-ref="_M/CX86_RCR_BASE">CX86_RCR_BASE</dfn>	0xdc</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CR0_STATE" data-ref="_M/CR0_STATE">CR0_STATE</dfn>	(X86_CR0_PE | X86_CR0_MP | X86_CR0_ET | \</u></td></tr>
<tr><th id="161">161</th><td><u>			 X86_CR0_NE | X86_CR0_WP | X86_CR0_AM | \</u></td></tr>
<tr><th id="162">162</th><td><u>			 X86_CR0_PG)</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="2">endif</span> /* _UAPI_ASM_X86_PROCESSOR_FLAGS_H */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../boot/a20.c.html'>linux-4.14.y/arch/x86/boot/a20.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
