Analysis & Synthesis report for logika
Thu May 12 08:09:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |logika|ProcBlock:inst6|CPU:inst1|st
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 17. Source assignments for ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0|altsyncram_crc1:auto_generated
 18. Parameter Settings for User Entity Instance: IOmodul:inst
 19. Parameter Settings for User Entity Instance: IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0
 20. Parameter Settings for User Entity Instance: IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 21. Parameter Settings for Inferred Entity Instance: ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 24. Port Connectivity Checks: "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 12 08:09:09 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; logika                                      ;
; Top-level Entity Name              ; logika                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 505                                         ;
;     Total combinational functions  ; 447                                         ;
;     Dedicated logic registers      ; 224                                         ;
; Total registers                    ; 224                                         ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Logika             ; logika             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                      ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; IOmodul.vhd                                                                                                               ; yes             ; User VHDL File                                        ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd                                                        ;             ;
; logika.bdf                                                                                                                ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf                                                         ;             ;
; program.vhd                                                                                                               ; yes             ; User VHDL File                                        ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/program.vhd                                                        ;             ;
; procpak.vhd                                                                                                               ; yes             ; User VHDL File                                        ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/procpak.vhd                                                        ;             ;
; cpu.vhd                                                                                                                   ; yes             ; User VHDL File                                        ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd                                                            ;             ;
; ProcBlock.bdf                                                                                                             ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/ProcBlock.bdf                                                      ;             ;
; c:/users/mpolj/documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/mpolj/documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v                         ; vio         ;
; c:/users/mpolj/documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/mpolj/documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v                                                    ; vio         ;
; altsource_probe.v                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                          ;             ;
; altsource_probe_body.vhd                                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                                                            ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                             ;             ;
; sld_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                ; altera_sld  ;
; db/ip/sldca01980b/alt_sld_fab.v                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                        ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                          ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                           ;             ;
; altsyncram.tdf                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;             ;
; stratix_ram_block.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;             ;
; lpm_mux.inc                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;             ;
; lpm_decode.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;             ;
; aglobal201.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                             ;             ;
; a_rdenreg.inc                                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;             ;
; altrom.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                 ;             ;
; altram.inc                                                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                 ;             ;
; altdpram.inc                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                               ;             ;
; db/altsyncram_crc1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/altsyncram_crc1.tdf                                             ;             ;
; db/logika.ram0_program_f443c56.hdl.mif                                                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/logika.ram0_program_f443c56.hdl.mif                             ;             ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 505                      ;
;                                             ;                          ;
; Total combinational functions               ; 447                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 227                      ;
;     -- 3 input functions                    ; 97                       ;
;     -- <=2 input functions                  ; 123                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 372                      ;
;     -- arithmetic mode                      ; 75                       ;
;                                             ;                          ;
; Total registers                             ; 224                      ;
;     -- Dedicated logic registers            ; 224                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 20                       ;
; Total memory bits                           ; 3072                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 118                      ;
; Total fan-out                               ; 2288                     ;
; Average fan-out                             ; 3.08                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |logika                                                                                                                                 ; 447 (2)             ; 224 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 20   ; 0            ; |logika                                                                                                                                                                                                                                                                                                                                            ; logika                            ; work         ;
;    |IOmodul:inst|                                                                                                                       ; 182 (147)           ; 90 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst                                                                                                                                                                                                                                                                                                                               ; IOmodul                           ; work         ;
;       |vio:u0|                                                                                                                          ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0                                                                                                                                                                                                                                                                                                                        ; vio                               ; vio          ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                               ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                         ; altsource_probe_top               ; vio          ;
;             |altsource_probe:issp_impl|                                                                                                 ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                               ; altsource_probe                   ; work         ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 35 (3)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                ; altsource_probe_body              ; work         ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                            ; 32 (14)             ; 17 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                       ; altsource_probe_impl              ; work         ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                        ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                             ; sld_rom_sr                        ; work         ;
;    |ProcBlock:inst6|                                                                                                                    ; 146 (0)             ; 56 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|ProcBlock:inst6                                                                                                                                                                                                                                                                                                                            ; ProcBlock                         ; work         ;
;       |CPU:inst1|                                                                                                                       ; 146 (146)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|ProcBlock:inst6|CPU:inst1                                                                                                                                                                                                                                                                                                                  ; CPU                               ; work         ;
;       |program:inst2|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|ProcBlock:inst6|program:inst2                                                                                                                                                                                                                                                                                                              ; program                           ; work         ;
;          |altsyncram:m_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_crc1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0|altsyncram_crc1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_crc1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 117 (1)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 116 (0)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 116 (0)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 116 (1)             ; 78 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 115 (0)             ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 115 (78)            ; 73 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0|altsyncram_crc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 12           ; --           ; --           ; 3072 ; db/logika.ram0_program_f443c56.hdl.mif ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                         ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |logika|IOmodul:inst|vio:u0                                                                                                                                                                                                                                                 ; C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/vio.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |logika|ProcBlock:inst6|CPU:inst1|st ;
+-----------+-----------+-----------+------------------+
; Name      ; st.izvedi ; st.zajemi ; st.reset         ;
+-----------+-----------+-----------+------------------+
; st.reset  ; 0         ; 0         ; 0                ;
; st.zajemi ; 0         ; 1         ; 1                ;
; st.izvedi ; 1         ; 0         ; 1                ;
+-----------+-----------+-----------+------------------+


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+---------------------------------------+----------------------------------+
; Register name                         ; Reason for Removal               ;
+---------------------------------------+----------------------------------+
; IOmodul:inst|\main:refresh_cnt[0]     ; Merged with IOmodul:inst|addr[0] ;
; IOmodul:inst|\main:refresh_cnt[1]     ; Merged with IOmodul:inst|addr[1] ;
; Total Number of Removed Registers = 2 ;                                  ;
+---------------------------------------+----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 224   ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+-------------------------------------------+---------------------------------------+------+
; Register Name                             ; Megafunction                          ; Type ;
+-------------------------------------------+---------------------------------------+------+
; ProcBlock:inst6|program:inst2|dout[0..11] ; ProcBlock:inst6|program:inst2|m_rtl_0 ; RAM  ;
+-------------------------------------------+---------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |logika|IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                ;
; 15:1               ; 9 bits    ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; Yes        ; |logika|ProcBlock:inst6|CPU:inst1|akum[1]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |logika|ProcBlock:inst6|CPU:inst1|a[2]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |logika|ProcBlock:inst6|CPU:inst1|st                                                                                                                                                                                                                                                                                                                             ;
; 1:1                ; 12 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |logika|ProcBlock:inst6|CPU:inst1|Add1                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |logika|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0|altsyncram_crc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOmodul:inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; freq2          ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; key             ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 4               ; Signed Integer                                                      ;
; source_initial_value    ; 0               ; String                                                              ;
; enable_metastability    ; NO              ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                          ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                        ;
; lpm_hint                ; UNUSED          ; String                                                                                        ;
; sld_auto_instance_index ; YES             ; String                                                                                        ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                ;
; instance_id             ; key             ; String                                                                                        ;
; probe_width             ; 0               ; Signed Integer                                                                                ;
; source_width            ; 4               ; Signed Integer                                                                                ;
; source_initial_value    ; 0               ; String                                                                                        ;
; enable_metastability    ; NO              ; String                                                                                        ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------+
; Parameter Name                     ; Value                                  ; Type                ;
+------------------------------------+----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped             ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped             ;
; WIDTH_A                            ; 12                                     ; Untyped             ;
; WIDTHAD_A                          ; 8                                      ; Untyped             ;
; NUMWORDS_A                         ; 256                                    ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped             ;
; WIDTH_B                            ; 1                                      ; Untyped             ;
; WIDTHAD_B                          ; 1                                      ; Untyped             ;
; NUMWORDS_B                         ; 1                                      ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped             ;
; BYTE_SIZE                          ; 8                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                               ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped             ;
; INIT_FILE                          ; db/logika.ram0_program_f443c56.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_crc1                        ; Untyped             ;
+------------------------------------+----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 12                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0"                                                                               ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 146                         ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 76                          ;
;     ENA CLR           ; 11                          ;
;     ENA SCLR          ; 3                           ;
;     SCLR              ; 24                          ;
;     plain             ; 27                          ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 329                         ;
;     arith             ; 67                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 19                          ;
;     normal            ; 262                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 177                         ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 9.20                        ;
; Average LUT depth     ; 4.16                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 95                                       ;
; cycloneiii_ff         ; 78                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 117                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 109                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 27                                       ;
;         4 data inputs ; 50                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.93                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 12 08:08:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logika -c logika
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "vio.qsys"
Info (12250): 2022.05.12.08:08:22 Progress: Loading logika-cpu_restored/vio.qsys
Info (12250): 2022.05.12.08:08:23 Progress: Reading input file
Info (12250): 2022.05.12.08:08:23 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.0]
Warning (12251): In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 17.0)
Info (12250): 2022.05.12.08:08:24 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.05.12.08:08:24 Progress: Building connections
Info (12250): 2022.05.12.08:08:24 Progress: Parameterizing connections
Info (12250): 2022.05.12.08:08:24 Progress: Validating
Info (12250): 2022.05.12.08:08:25 Progress: Done reading input file
Info (12250): Vio: Generating vio "vio" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "vio" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Vio: Done "vio" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "vio.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-Behavioral File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/mux4.vhd Line: 11
    Info (12023): Found entity 1: mux4 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/mux4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iomodul.vhd
    Info (12022): Found design unit 1: IOmodul-Opis File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd Line: 20
    Info (12023): Found entity 1: IOmodul File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file logika.bdf
    Info (12023): Found entity 1: logika
Info (12021): Found 2 design units, including 1 entities, in source file program.vhd
    Info (12022): Found design unit 1: program-Behavioral File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/program.vhd Line: 15
    Info (12023): Found entity 1: program File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/program.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file procpak.vhd
    Info (12022): Found design unit 1: procpak File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/procpak.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Opis File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/proc.vhd Line: 12
    Info (12023): Found entity 1: proc File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/proc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-opis File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd Line: 16
    Info (12023): Found entity 1: CPU File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg12.vhd
    Info (12022): Found design unit 1: reg12-RTL File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/reg12.vhd Line: 15
    Info (12023): Found entity 1: reg12 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/reg12.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file procblock.bdf
    Info (12023): Found entity 1: ProcBlock
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vio/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vio/vio.v
    Info (12023): Found entity 1: vio File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v Line: 6
Info (12127): Elaborating entity "Logika" for the top level hierarchy
Info (12128): Elaborating entity "IOmodul" for hierarchy "IOmodul:inst"
Info (12128): Elaborating entity "vio" for hierarchy "IOmodul:inst|vio:u0" File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd Line: 176
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "key"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "4"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "IOmodul:inst|vio:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "ProcBlock" for hierarchy "ProcBlock:inst6"
Info (12128): Elaborating entity "CPU" for hierarchy "ProcBlock:inst6|CPU:inst1"
Info (12128): Elaborating entity "program" for hierarchy "ProcBlock:inst6|program:inst2"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.12.08:08:39 Progress: Loading sldca01980b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ProcBlock:inst6|program:inst2|m_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/logika.ram0_program_f443c56.hdl.mif
Info (12130): Elaborated megafunction instantiation "ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0"
Info (12133): Instantiated megafunction "ProcBlock:inst6|program:inst2|altsyncram:m_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/logika.ram0_program_f443c56.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crc1.tdf
    Info (12023): Found entity 1: altsyncram_crc1 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/bruh/tmp3/logika-cpu_restored/db/altsyncram_crc1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "iobus[4]" and its non-tri-state driver.
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "iobus[7]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "iobus[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "iobus[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "iobus[4]" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "iobus~synth"
    Warning (13010): Node "iobus~synth"
    Warning (13010): Node "iobus~synth"
    Warning (13010): Node "iobus~synth"
    Warning (13010): Node "iobus~synth"
    Warning (13010): Node "iobus~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led6" is stuck at GND
    Warning (13410): Pin "led5" is stuck at GND
    Warning (13410): Pin "led4" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 584 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 547 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Thu May 12 08:09:09 2022
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:02:13


