<h1 align="center">Hi 👋, I'm Dũng Dương Tiến</h1>
<h3 align="center">FPGA | RISC-V | Digital Design | Verification Enthusiast</h3>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=tdung-verification&label=Profile%20views&color=0e75b6&style=flat" alt="tdung-verification" />
</p>

- 🔭 I’m currently working on:
  - **RISC-V pipelined processors** with hazard handling and branch prediction
  - **FPGA-based Audio Equalizer** using WM8731 and Verilog filters
  - **TAGE-based Branch Predictor** in Verilog
  - **Verification testbenches** for complex SoC-style designs

- 🌱 I’m currently learning:
  - **Digital IC Design**, **Advanced Branch Prediction**, and **UVM methodology**

- 📫 How to reach me:  
  ✉️ `duongdungbk791@gmail.com`

---

## 📂 Projects

- [🖥️ RISC-V 5-Stage Pipeline Processor](https://github.com/tdung-verification/RISC_V_pipeline)  
  Pipelined RV32I processor with hazard units and forwarding logic.

- [🎧 Audio Equalizer on FPGA](https://github.com/tdung-verification/Audio_Equalizer)  
  Real-time multi-band digital equalizer with WM8731 audio CODEC.

- [🌊 Waveform Generator on FPGA](https://github.com/tdung-verification/fpga-wavegen)  
  Generates sine, square, triangle, and sawtooth waves with frequency & amplitude control.


---

<h3 align="left">Connect with me:</h3>
<p align="left">
  <a href="mailto:duongdungbk791@gmail.com" target="blank">
    <img align="center" src="https://img.icons8.com/fluency/48/gmail.png" alt="gmail" height="30" width="40"/>
  </a>
  <a href="https://www.linkedin.com/in/d%C6%B0%C6%A1ng-ti%E1%BA%BFn-d%C5%A9ng-a05538246/" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="LinkedIn" height="30" width="40" />
  </a>
  <!-- Thêm các kênh khác nếu có -->
</p>

---

<h3 align="left">Languages and Tools:</h3>
<p align="left">
  <a href="https://www.verilog.org" target="_blank" rel="noreferrer">
    <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/verilog/verilog-original.svg" alt="verilog" width="40" height="40"/>
  </a>
  <a href="https://www.cprogramming.com/" target="_blank" rel="noreferrer">
    <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" alt="c" width="40" height="40"/>
  </a>
  <a href="https://www.w3schools.com/cpp/" target="_blank" rel="noreferrer">
    <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" alt="cplusplus" width="40" height="40"/>
  </a>
  <a href="https://www.python.org" target="_blank" rel="noreferrer">
    <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="python" width="40" height="40"/>
  </a>
  <a href="https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html" target="_blank">
    <img src="https://upload.wikimedia.org/wikipedia/commons/3/31/Intel_Quartus_Prime_Logo.png" alt="Quartus" width="40" height="40"/>
  </a>
  <a href="https://www.cadence.com/" target="_blank">
    <img src="https://upload.wikimedia.org/wikipedia/commons/4/4b/Cadence_logo.svg" alt="Cadence" width="40" height="40"/>
  </a>
</p>

---

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=tdung-verification&layout=compact&theme=default" alt="Top Languages" />
</p>
