// Seed: 605954779
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14, id_15, id_16, id_17, id_18;
  logic [7:0] id_19;
  specify
    (id_20 => id_21) = 1;
  endspecify
  assign id_21 = id_19[1];
endmodule
module module_1 #(
    parameter id_21 = 32'd24,
    parameter id_22 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_21.id_22 = id_9; id_23(
      1, id_19, 1
  ); module_0(
      id_1, id_11, id_2, id_11, id_3, id_20, id_15, id_2, id_2, id_20, id_15, id_8, id_7
  );
  assign id_4 = id_17;
endmodule
