// Seed: 233986722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output tri id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  wire id_7;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  always @(*);
  always @(posedge -1) begin : LABEL_0
    id_0 = !-1;
  end
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
