make -C /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc -f /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/common_soc.mk prog
make[1]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc'
Building bitstream for xilinx_zcu104. CFU option: --cpu-vfu /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v --rvv-src /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/../src --bus-standard axi-lite --bus-data-width 32 --bus-address-width 32
MAKEFLAGS=-j8 /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/scripts/pyrun ./common_soc.py --output-dir build/xilinx_zcu104.proj_rvvlite --csr-json build/xilinx_zcu104.proj_rvvlite/csr.json  --cpu-vfu /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v  --rvv-src /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/../src --bus-standard axi-lite --bus-data-width 32 --bus-address-width 32 --uart-baudrate 1843200 --target xilinx_zcu104 --cpu-variant=rvvLite --sys-clk-freq=250000000 --build
make_soc: cpu_variant is rvvLite
Variant "rvvLite" already known.
INFO:SoC:[1m        __   _ __      _  __  [0m
INFO:SoC:[1m       / /  (_) /____ | |/_/  [0m
INFO:SoC:[1m      / /__/ / __/ -_)>  <    [0m
INFO:SoC:[1m     /____/_/\__/\__/_/|_|  [0m
INFO:SoC:[1m  Build your hardware, easily![0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mCreating SoC... (2022-09-23 13:27:51)[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:FPGA device : xczu7ev-ffvc1156-2-i.
INFO:SoC:System clock: 250.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoCBusHandler:Adding [36mreserved[0m Bus Regions...
INFO:SoCBusHandler:Bus Handler [32mcreated[0m.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoCCSRHandler:Adding [36mreserved[0m CSRs...
INFO:SoCCSRHandler:CSR Handler [32mcreated[0m.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to [1m32[0m Locations).
INFO:SoCIRQHandler:Adding [36mreserved[0m IRQs...
INFO:SoCIRQHandler:IRQ Handler [32mcreated[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mInitial SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoCBusHandler:[1mvfu[0m Bus [36mconverted[0m from [1mAXI Lite[0m [1m64[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mvfu[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mio0[0m Region [32madded[0m at Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoC:CPU [36moverriding[0m [1msram[0m mapping from [1m0x01000000[0m to [1m0x10000000[0m.
INFO:SoCBusHandler:[1mcpu_bus0[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mcpu_bus0[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[1mcpu_bus1[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mcpu_bus1[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mrom[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mrom[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1mrom[0m [32madded[0m Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m Region [32madded[0m at Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1msram[0m [32madded[0m Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCIRQHandler:[4muart[0m IRQ [36mallocated[0m at Location [1m0[0m.
INFO:SoCIRQHandler:[4mtimer0[0m IRQ [36mallocated[0m at Location [1m1[0m.
INFO:USMMCM:Creating USMMCM, [1mspeedgrade -2[0m.
INFO:USMMCM:Registering [1mDifferential[0m [1mClkIn[0m of [1m125.00MHz[0m.
INFO:USMMCM:Creating [1mClkOut0 pll4x[0m of [1m1000.00MHz[0m (+-10000.00ppm).
INFO:USMMCM:Creating [1mClkOut1 idelay[0m of [1m500.00MHz[0m (+-10000.00ppm).
INFO:SoCBusHandler:[4mmain_ram[0m Region [32madded[0m at Origin: [1m0x40000000[0m, Size: [1m0x40000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[1mmain_ram[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mmain_ram[0m [32madded[0m as Bus Slave.
Found and copied "/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/vexriscv/VexRiscv_rvvLite.v".
INFO:USMMCM:Config:
divclk_divide : 1
clkout0_freq  : 1000.00MHz
clkout0_divide: 1
clkout0_phase : 0.00Â°
clkout1_freq  : 500.00MHz
clkout1_divide: 2
clkout1_phase : 0.00Â°
vco           : 1000.00MHz
clkfbout_mult : 8
INFO:SoCBusHandler:[4mcsr[0m Region [32madded[0m at Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mcsr[0m [32madded[0m as Bus Slave.
INFO:SoCCSRHandler:[4mbridge[0m [32madded[0m as CSR Master.
INFO:SoCBusHandler:Interconnect: [1mAXILiteInterconnectShared[0m ([1m3[0m <-> [1m4[0m).
INFO:SoCCSRHandler:[4mctrl[0m CSR [36mallocated[0m at Location [1m0[0m.
INFO:SoCCSRHandler:[4mddrphy[0m CSR [36mallocated[0m at Location [1m1[0m.
INFO:SoCCSRHandler:[4midentifier_mem[0m CSR [36mallocated[0m at Location [1m2[0m.
INFO:SoCCSRHandler:[4mleds[0m CSR [36mallocated[0m at Location [1m3[0m.
INFO:SoCCSRHandler:[4msdram[0m CSR [36mallocated[0m at Location [1m4[0m.
INFO:SoCCSRHandler:[4mtimer0[0m CSR [36mallocated[0m at Location [1m5[0m.
INFO:SoCCSRHandler:[4muart[0m CSR [36mallocated[0m at Location [1m6[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mFinalized SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
IO Regions: (1)
[4mio0[0m                 : Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Regions: (4)
[4mrom[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4msram[0m                : Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mmain_ram[0m            : Origin: [1m0x40000000[0m, Size: [1m0x40000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mcsr[0m                 : Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Masters: (3)
- [4mvfu[0m
- [4mcpu_bus0[0m
- [4mcpu_bus1[0m
Bus Slaves: (4)
- [4mrom[0m
- [4msram[0m
- [4mmain_ram[0m
- [4mcsr[0m
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
CSR Locations: (7)
- [4mctrl[0m           : [1m0[0m
- [4mddrphy[0m         : [1m1[0m
- [4midentifier_mem[0m : [1m2[0m
- [4mleds[0m           : [1m3[0m
- [4msdram[0m          : [1m4[0m
- [4mtimer0[0m         : [1m5[0m
- [4muart[0m           : [1m6[0m
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
IRQ Locations: (2)
- [4muart[0m   : [1m0[0m
- [4mtimer0[0m : [1m1[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libc'
if [ -d "/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libc/riscv" ]; then \
	cp /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libc/riscv/* /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/machine/riscv/ ;\
fi
meson /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data \
	-Dmultilib=false \
	-Dpicocrt=false \
	-Datomic-ungetc=false \
	-Dthread-local-storage=false \
	-Dio-long-long=true \
	-Dformat-default=integer \
	-Dincludedir=picolibc/riscv32-unknown-elf/include \
	-Dlibdir=picolibc/riscv32-unknown-elf/lib \
	--cross-file cross.txt
Directory already configured.

Just run your build command (e.g. ninja) and Meson will regenerate as necessary.
If ninja fails, run "ninja reconfigure" or "meson --reconfigure"
to force Meson to regenerate.

If build failures persist, run "meson setup --wipe" to rebuild from scratch
using the same options as passed when configuring the build.
To change option values, run "meson configure" instead.
meson compile
[1/727] Compiling C object newlib/libc.a.p/libc_ctype_iswpunct.c.o
[2/727] Compiling C object newlib/libc.a.p/libc_ctype_iswupper.c.o
[3/727] Compiling C object newlib/libc.a.p/libc_ctype_iswlower_l.c.o
[4/727] Compiling C object newlib/libc.a.p/libc_ctype_iswlower.c.o
[5/727] Compiling C object newlib/libc.a.p/libc_ctype_iswprint.c.o
[6/727] Compiling C object newlib/libc.a.p/libc_ctype_iswspace.c.o
[7/727] Compiling C object newlib/libc.a.p/libc_ctype_iswspace_l.c.o
[8/727] Compiling C object newlib/libc.a.p/libc_ctype_iswctype_l.c.o
[9/727] Compiling C object newlib/libc.a.p/libc_ctype_iswprint_l.c.o
[10/727] Compiling C object newlib/libc.a.p/libc_ctype_iswupper_l.c.o
[11/727] Compiling C object newlib/libc.a.p/libc_ctype_iswxdigit.c.o
[12/727] Compiling C object newlib/libc.a.p/libc_ssp_stack_protector.c.o
[13/727] Compiling C object newlib/libc.a.p/libc_ctype_iswxdigit_l.c.o
[14/727] Compiling C object newlib/libc.a.p/libc_ctype_iswpunct_l.c.o
[15/727] Compiling C object newlib/libc.a.p/libc_ctype_isxdigit_l.c.o
[16/727] Compiling C object newlib/libc.a.p/libc_ctype_jp2uc.c.o
[17/727] Compiling C object newlib/libc.a.p/libc_ctype_isxdigit.c.o
[18/727] Compiling C object newlib/libc.a.p/libc_ctype_toascii_l.c.o
[19/727] Compiling C object newlib/libc.a.p/libc_ctype_tolower.c.o
[20/727] Compiling C object newlib/libc.a.p/libc_ctype_toascii.c.o
[21/727] Compiling C object newlib/libc.a.p/libc_ctype_tolower_l.c.o
[22/727] Compiling C object newlib/libc.a.p/libc_ctype_toupper.c.o
[23/727] Compiling C object newlib/libc.a.p/libc_ctype_toupper_l.c.o
[24/727] Compiling C object newlib/libc.a.p/libc_ctype_towlower.c.o
[25/727] Compiling C object newlib/libc.a.p/libc_ctype_towctrans.c.o
[26/727] Compiling C object newlib/libc.a.p/libc_ctype_towlower_l.c.o
[27/727] Compiling C object newlib/libc.a.p/libc_ctype_towupper_l.c.o
[28/727] Compiling C object newlib/libc.a.p/libc_ctype_wctrans_l.c.o
[29/727] Compiling C object newlib/libc.a.p/libc_errno_errno.c.o
[30/727] Compiling C object newlib/libc.a.p/libc_ctype_towupper.c.o
[31/727] Compiling C object newlib/libc.a.p/libc_ctype_wctrans.c.o
[32/727] Compiling C object newlib/libc.a.p/libc_ctype_wctype_l.c.o
[33/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_cesbi.c.o
[34/727] Compiling C object newlib/libc.a.p/libc_ctype_towctrans_l.c.o
[35/727] Compiling C object newlib/libc.a.p/libc_ctype_wctype.c.o
[36/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-2-internal.c.o
[37/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-4-internal.c.o
[38/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-2.c.o
[39/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_table-pcs.c.o
[40/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_us-ascii.c.o
[41/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-4.c.o
[42/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_ccsbi.c.o
[43/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane14.c.o
[44/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_table.c.o
[45/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_utf-16.c.o
[46/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_utf-8.c.o
[47/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp775.c.o
[48/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane1.c.o
[49/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp850.c.o
[50/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp852.c.o
[51/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp855.c.o
[52/727] Compiling C object newlib/libc.a.p/libc_iconv_ces_euc.c.o
[53/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp866.c.o
[54/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_10.c.o
[55/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_big5.c.o
[56/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_13.c.o
[57/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_11.c.o
[58/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_14.c.o
[59/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_15.c.o
[60/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane2.c.o
[61/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_1.c.o
[62/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_4.c.o
[63/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_2.c.o
[64/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_3.c.o
[65/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_5.c.o
[66/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_7.c.o
[67/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_9.c.o
[68/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_6.c.o
[69/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_8.c.o
[70/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_ir_111.c.o
[71/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0201_1976.c.o
[72/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_r.c.o
[73/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_u.c.o
[74/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_ru.c.o
[75/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1250.c.o
[76/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1252.c.o
[77/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1251.c.o
[78/727] Compiling C object newlib/libc.a.p/libc_string_strncat.c.o
[79/727] Compiling C object newlib/libc.a.p/libc_string_strncasecmp_l.c.o
[80/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1253.c.o
[81/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1254.c.o
[82/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1256.c.o
[83/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1255.c.o
[84/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_aliasesbi.c.o
[85/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0208_1990.c.o
[86/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0212_1990.c.o
[87/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1257.c.o
[88/727] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1258.c.o
[89/727] Compiling C object newlib/libc.a.p/libc_misc_ffs.c.o
[90/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_aliasesi.c.o
[91/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_iconvnls.c.o
[92/727] Compiling C object newlib/libc.a.p/libc_misc_fini.c.o
[93/727] Compiling C object newlib/libc.a.p/libc_misc_lock.c.o
[94/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_iconv.c.o
[95/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_nullconv.c.o
[96/727] Compiling C object newlib/libc.a.p/libc_misc_init.c.o
[97/727] Compiling C object newlib/libc.a.p/libc_misc_unctrl.c.o
[98/727] Compiling C object newlib/libc.a.p/libc_posix_basename.c.o
[99/727] Compiling C object newlib/libc.a.p/libc_iconv_lib_ucsconv.c.o
[100/727] Compiling C object newlib/libc.a.p/libc_posix_dirname.c.o
[101/727] Compiling C object newlib/libc.a.p/libc_misc___dprintf.c.o
[102/727] Compiling C object newlib/libc.a.p/libc_posix_regfree.c.o
[103/727] Compiling C object newlib/libc.a.p/libc_posix_fnmatch.c.o
[104/727] Compiling C object newlib/libc.a.p/libc_posix_regerror.c.o
[105/727] Compiling C object newlib/libc.a.p/libc_search_bsearch.c.o
[106/727] Compiling C object newlib/libc.a.p/libc_search_bsd_qsort_r.c.o
[107/727] Compiling C object newlib/libc.a.p/libc_search_hash_log2.c.o
[108/727] Compiling C object newlib/libc.a.p/libc_search_hash_buf.c.o
[109/727] Compiling C object newlib/libc.a.p/libc_search_hash_func.c.o
[110/727] Compiling C object newlib/libc.a.p/libc_search_hcreate.c.o
[111/727] Compiling C object newlib/libc.a.p/libc_search_hcreate_r.c.o
[112/727] Compiling C object newlib/libc.a.p/libc_search_qsort.c.o
[113/727] Compiling C object newlib/libc.a.p/libc_search_tdestroy.c.o
[114/727] Compiling C object newlib/libc.a.p/libc_search_tfind.c.o
[115/727] Compiling C object newlib/libc.a.p/libc_search_tdelete.c.o
[116/727] Compiling C object newlib/libc.a.p/libc_search_hash_bigkey.c.o
[117/727] Compiling C object newlib/libc.a.p/libc_search_tsearch.c.o
[118/727] Compiling C object newlib/libc.a.p/libc_signal_psignal.c.o
[119/727] Compiling C object newlib/libc.a.p/libc_search_twalk.c.o
[120/727] Compiling C object newlib/libc.a.p/libc_ssp_gets_chk.c.o
[121/727] Compiling C object newlib/libc.a.p/libc_search_qsort_r.c.o
[122/727] Compiling C object newlib/libc.a.p/libc_signal_signal.c.o
[123/727] Compiling C object newlib/libc.a.p/libc_signal_sig2str.c.o
[124/727] Compiling C object newlib/libc.a.p/libc_ssp_chk_fail.c.o
[125/727] Compiling C object newlib/libc.a.p/libc_ssp_memcpy_chk.c.o
[126/727] Compiling C object newlib/libc.a.p/libc_ssp_mempcpy_chk.c.o
[127/727] Compiling C object newlib/libc.a.p/libc_ssp_memmove_chk.c.o
[128/727] Compiling C object newlib/libc.a.p/libc_ssp_memset_chk.c.o
[129/727] Compiling C object newlib/libc.a.p/libc_ssp_snprintf_chk.c.o
[130/727] Compiling C object newlib/libc.a.p/libc_ssp_sprintf_chk.c.o
[131/727] Compiling C object newlib/libc.a.p/libc_search_hash_page.c.o
[132/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fputc.c.o
[133/727] Compiling C object newlib/libc.a.p/libc_ssp_stpcpy_chk.c.o
[134/727] Compiling C object newlib/libc.a.p/libc_ssp_stpncpy_chk.c.o
[135/727] Compiling C object newlib/libc.a.p/libc_ssp_strcat_chk.c.o
[136/727] Compiling C object newlib/libc.a.p/libc_search_hash.c.o
[137/727] Compiling C object newlib/libc.a.p/libc_ssp_strcpy_chk.c.o
[138/727] Compiling C object newlib/libc.a.p/libc_ssp_strncpy_chk.c.o
[139/727] Compiling C object newlib/libc.a.p/libc_ssp_vsnprintf_chk.c.o
[140/727] Compiling C object newlib/libc.a.p/libc_ssp_vsprintf_chk.c.o
[141/727] Compiling C object newlib/libc.a.p/libc_stdlib_abort.c.o
[142/727] Compiling C object newlib/libc.a.p/libc_stdlib_abs.c.o
[143/727] Compiling C object newlib/libc.a.p/libc_stdlib_aligned_alloc.c.o
[144/727] Compiling C object newlib/libc.a.p/libc_ssp_strncat_chk.c.o
[145/727] Compiling C object newlib/libc.a.p/libc_stdlib_a64l.c.o
[146/727] Compiling C object newlib/libc.a.p/libc_stdlib_atoi.c.o
[147/727] Compiling C object newlib/libc.a.p/libc_stdlib_arc4random_uniform.c.o
[148/727] Compiling C object newlib/libc.a.p/libc_stdlib_atof.c.o
[149/727] Compiling C object newlib/libc.a.p/libc_stdlib_atoff.c.o
[150/727] Compiling C object newlib/libc.a.p/libc_stdlib_atoll.c.o
[151/727] Compiling C object newlib/libc.a.p/libc_stdlib_atol.c.o
[152/727] Compiling C object newlib/libc.a.p/libc_stdlib_assert.c.o
[153/727] Compiling C object newlib/libc.a.p/libc_stdlib_btowc.c.o
[154/727] Compiling C object newlib/libc.a.p/libc_stdlib_div.c.o
[155/727] Compiling C object newlib/libc.a.p/libc_stdlib_environ.c.o
[156/727] Compiling C object newlib/libc.a.p/libc_stdlib_drand48.c.o
[157/727] Compiling C object newlib/libc.a.p/libc_stdlib__Exit.c.o
[158/727] Compiling C object newlib/libc.a.p/libc_stdlib_eprintf.c.o
[159/727] Compiling C object newlib/libc.a.p/libc_stdlib_getenv.c.o
[160/727] Compiling C object newlib/libc.a.p/libc_stdlib_getenv_r.c.o
[161/727] Compiling C object newlib/libc.a.p/libc_stdlib_erand48.c.o
[162/727] Compiling C object newlib/libc.a.p/libc_stdlib_imaxabs.c.o
[163/727] Compiling C object newlib/libc.a.p/libc_stdlib_imaxdiv.c.o
[164/727] Compiling C object newlib/libc.a.p/libc_stdlib_jrand48.c.o
[165/727] Compiling C object newlib/libc.a.p/libc_stdlib_itoa.c.o
[166/727] Compiling C object newlib/libc.a.p/libc_stdlib_getsubopt.c.o
[167/727] Compiling C object newlib/libc.a.p/libc_stdlib_labs.c.o
[168/727] Compiling C object newlib/libc.a.p/libc_stdlib_llabs.c.o
[169/727] Compiling C object newlib/libc.a.p/libc_stdlib_ldiv.c.o
[170/727] Compiling C object newlib/libc.a.p/libc_stdlib_arc4random.c.o
[171/727] Compiling C object newlib/libc.a.p/libc_stdlib_l64a.c.o
[172/727] Compiling C object newlib/libc.a.p/libc_stdlib_lldiv.c.o
[173/727] Compiling C object newlib/libc.a.p/libc_stdlib_lcong48.c.o
[174/727] Compiling C object newlib/libc.a.p/libc_stdlib_mblen.c.o
[175/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbrlen.c.o
[176/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbsinit.c.o
[177/727] Compiling C object newlib/libc.a.p/libc_stdlib_lrand48.c.o
[178/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbrtowc.c.o
[179/727] Compiling C object newlib/libc.a.p/libc_stdlib_getopt.c.o
[180/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbsnrtowcs.c.o
[181/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbsrtowcs.c.o
[182/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbtowc_r.c.o
[183/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbtowc.c.o
[184/727] Compiling C object newlib/libc.a.p/libc_stdlib_mrand48.c.o
[185/727] Compiling C object newlib/libc.a.p/libc_stdlib_mbstowcs.c.o
[186/727] Compiling C object newlib/libc.a.p/libc_stdlib_putenv.c.o
[187/727] Compiling C object newlib/libc.a.p/libc_posix_regcomp.c.o
[188/727] Compiling C object newlib/libc.a.p/libc_stdlib_mstats.c.o
[189/727] Compiling C object newlib/libc.a.p/libc_stdlib_nrand48.c.o
[190/727] Compiling C object newlib/libc.a.p/libc_stdlib_rand.c.o
[191/727] Compiling C object newlib/libc.a.p/libc_stdlib_random.c.o
[192/727] Compiling C object newlib/libc.a.p/libc_stdlib_rand48.c.o
[193/727] Compiling C object newlib/libc.a.p/libc_stdlib_rand_r.c.o
[194/727] Compiling C object newlib/libc.a.p/libc_stdlib_reallocf.c.o
[195/727] Compiling C object newlib/libc.a.p/libc_stdlib_sb_charsets.c.o
[196/727] Compiling C object newlib/libc.a.p/libc_stdlib_rpmatch.c.o
[197/727] Compiling C object newlib/libc.a.p/libc_posix_regexec.c.o
[198/727] Compiling C object newlib/libc.a.p/libc_stdlib_reallocarray.c.o
[199/727] Compiling C object newlib/libc.a.p/libc_stdlib_srandom.c.o
[200/727] Compiling C object newlib/libc.a.p/libc_stdlib_seed48.c.o
[201/727] Compiling C object newlib/libc.a.p/libc_stdlib_srand48.c.o
[202/727] Compiling C object newlib/libc.a.p/libc_stdlib_srand.c.o
[203/727] Compiling C object newlib/libc.a.p/libc_stdlib_setenv.c.o
[204/727] Compiling C object newlib/libc.a.p/libc_stdlib_utoa.c.o
[205/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtoll.c.o
[206/727] Compiling C object newlib/libc.a.p/libc_stdlib_system.c.o
[207/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtoul.c.o
[208/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtoull.c.o
[209/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtoimax.c.o
[210/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtoumax.c.o
[211/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcsrtombs.c.o
[212/727] Compiling C object newlib/libc.a.p/libc_stdlib_strtol.c.o
[213/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcsnrtombs.c.o
[214/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcrtomb.c.o
[215/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstombs.c.o
[216/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstod.c.o
[217/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstol.c.o
[218/727] Compiling C object newlib/libc.a.p/libc_stdlib_wctob.c.o
[219/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoimax.c.o
[220/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoll.c.o
[221/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoul.c.o
[222/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoull.c.o
[223/727] Compiling C object newlib/libc.a.p/libc_stdlib_wctomb_r.c.o
[224/727] Compiling C object newlib/libc.a.p/libc_stdlib_pico-atexit.c.o
[225/727] Compiling C object newlib/libc.a.p/libc_stdlib_wctomb.c.o
[226/727] Compiling C object newlib/libc.a.p/libc_stdlib_pico-exit.c.o
[227/727] Compiling C object newlib/libc.a.p/libc_stdlib_pico-onexit.c.o
[228/727] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoumax.c.o
[229/727] Compiling C object newlib/libc.a.p/libc_stdlib_pico-cxa-atexit.c.o
[230/727] Compiling C object newlib/libc.a.p/libc_string_bcopy.c.o
[231/727] Compiling C object newlib/libc.a.p/libc_string_bcmp.c.o
[232/727] Compiling C object newlib/libc.a.p/libc_string_bzero.c.o
[233/727] Compiling C object newlib/libc.a.p/libc_string_ffsll.c.o
[234/727] Compiling C object newlib/libc.a.p/libc_string_ffsl.c.o
[235/727] Compiling C object newlib/libc.a.p/libc_string_fls.c.o
[236/727] Compiling C object newlib/libc.a.p/libc_string_explicit_bzero.c.o
[237/727] Compiling C object newlib/libc.a.p/libc_string_flsl.c.o
[238/727] Compiling C object newlib/libc.a.p/libc_string_flsll.c.o
[239/727] Compiling C object newlib/libc.a.p/libc_string_gnu_basename.c.o
[240/727] Compiling C object newlib/libc.a.p/libc_string_index.c.o
[241/727] Compiling C object newlib/libc.a.p/libc_string_memchr.c.o
[242/727] Compiling C object newlib/libc.a.p/libc_string_memccpy.c.o
[243/727] Compiling C object newlib/libc.a.p/libc_string_memcmp.c.o
[244/727] Compiling C object newlib/libc.a.p/libc_string_memmem.c.o
[245/727] Compiling C object newlib/libc.a.p/libc_string_mempcpy.c.o
[246/727] Compiling C object newlib/libc.a.p/libc_string_memrchr.c.o
[247/727] Compiling C object newlib/libc.a.p/libc_string_rawmemchr.c.o
[248/727] Compiling C object newlib/libc.a.p/libc_string_rindex.c.o
[249/727] Compiling C object newlib/libc.a.p/libc_string_stpcpy.c.o
[250/727] Compiling C object newlib/libc.a.p/libc_string_stpncpy.c.o
[251/727] Compiling C object newlib/libc.a.p/libc_string_strcat.c.o
[252/727] Compiling C object newlib/libc.a.p/libc_string_strcasecmp_l.c.o
[253/727] Compiling C object newlib/libc.a.p/libc_string_strchrnul.c.o
[254/727] Compiling C object newlib/libc.a.p/libc_string_strcasecmp.c.o
[255/727] Compiling C object newlib/libc.a.p/libc_string_strchr.c.o
[256/727] Compiling C object newlib/libc.a.p/libc_string_strcoll.c.o
[257/727] Compiling C object newlib/libc.a.p/libc_string_strcoll_l.c.o
[258/727] Compiling C object newlib/libc.a.p/libc_string_strcasestr.c.o
[259/727] Compiling C object newlib/libc.a.p/libc_string_strcspn.c.o
[260/727] Compiling C object newlib/libc.a.p/libc_string_strdup.c.o
[261/727] Compiling C object newlib/libc.a.p/libc_string_strerror_r.c.o
[262/727] Compiling C object newlib/libc.a.p/libc_string_strlcat.c.o
[263/727] Compiling C object newlib/libc.a.p/libc_string_strlcpy.c.o
[264/727] Compiling C object newlib/libc.a.p/libc_string_strerror.c.o
[265/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_may_uflowf.c.o
[266/727] Compiling C object newlib/libc.a.p/libc_string_strncasecmp.c.o
[267/727] Compiling C object newlib/libc.a.p/libc_string_strlwr.c.o
[268/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_oflowf.c.o
[269/727] Compiling C object newlib/libc.a.p/libc_string_strncmp.c.o
[270/727] Compiling C object newlib/libc.a.p/libc_string_strncpy.c.o
[271/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_uflowf.c.o
[272/727] Compiling C object newlib/libc.a.p/libc_string_strnlen.c.o
[273/727] Compiling C object newlib/libc.a.p/libc_string_strndup.c.o
[274/727] Compiling C object newlib/libc.a.p/libc_string_strnstr.c.o
[275/727] Compiling C object newlib/libc.a.p/libc_string_strrchr.c.o
[276/727] Compiling C object newlib/libc.a.p/libc_string_strsep.c.o
[277/727] Compiling C object newlib/libc.a.p/libc_string_strpbrk.c.o
[278/727] Compiling C object newlib/libc.a.p/libc_string_strsignal.c.o
[279/727] Compiling C object newlib/libc.a.p/libc_string_strspn.c.o
[280/727] Compiling C object newlib/libc.a.p/libc_string_strupr.c.o
[281/727] Compiling C object newlib/libc.a.p/libc_string_strstr.c.o
[282/727] Compiling C object newlib/libc.a.p/libc_string_strverscmp.c.o
[283/727] Compiling C object newlib/libc.a.p/libc_string_strxfrm.c.o
[284/727] Compiling C object newlib/libc.a.p/libc_string_strtok.c.o
[285/727] Compiling C object newlib/libc.a.p/libc_string_strtok_r.c.o
[286/727] Compiling C object newlib/libc.a.p/libc_string_strxfrm_l.c.o
[287/727] Compiling C object newlib/libc.a.p/libc_string_swab.c.o
[288/727] Compiling C object newlib/libc.a.p/libc_string_u_strerr.c.o
[289/727] Compiling C object newlib/libc.a.p/libc_string_timingsafe_bcmp.c.o
[290/727] Compiling C object newlib/libc.a.p/libc_string_timingsafe_memcmp.c.o
[291/727] Compiling C object newlib/libc.a.p/libc_string_wcpcpy.c.o
[292/727] Compiling C object newlib/libc.a.p/libc_string_wcpncpy.c.o
[293/727] Compiling C object newlib/libc.a.p/libc_string_wcscasecmp.c.o
[294/727] Compiling C object newlib/libc.a.p/libc_string_wcscasecmp_l.c.o
[295/727] Compiling C object newlib/libc.a.p/libc_string_wcscat.c.o
[296/727] Compiling C object newlib/libc.a.p/libc_string_wcschr.c.o
[297/727] Compiling C object newlib/libc.a.p/libc_string_wcscoll.c.o
[298/727] Compiling C object newlib/libc.a.p/libc_string_wcscoll_l.c.o
[299/727] Compiling C object newlib/libc.a.p/libc_string_wcscpy.c.o
[300/727] Compiling C object newlib/libc.a.p/libc_string_wcscspn.c.o
[301/727] Compiling C object newlib/libc.a.p/libc_string_wcscmp.c.o
[302/727] Compiling C object newlib/libc.a.p/libc_string_wcsdup.c.o
[303/727] Compiling C object newlib/libc.a.p/libc_string_wcslcat.c.o
[304/727] Compiling C object newlib/libc.a.p/libc_string_wcslen.c.o
[305/727] Compiling C object newlib/libc.a.p/libc_string_wcsncasecmp.c.o
[306/727] Compiling C object newlib/libc.a.p/libc_string_wcslcpy.c.o
[307/727] Compiling C object newlib/libc.a.p/libc_string_wcsncasecmp_l.c.o
[308/727] Compiling C object newlib/libc.a.p/libc_string_wcspbrk.c.o
[309/727] Compiling C object newlib/libc.a.p/libc_string_wcsncat.c.o
[310/727] Compiling C object newlib/libc.a.p/libc_string_wcsncpy.c.o
[311/727] Compiling C object newlib/libc.a.p/libc_string_wcsnlen.c.o
[312/727] Compiling C object newlib/libc.a.p/libc_string_wcsncmp.c.o
[313/727] Compiling C object newlib/libc.a.p/libc_string_wcsrchr.c.o
[314/727] Compiling C object newlib/libc.a.p/libc_string_wcsspn.c.o
[315/727] Compiling C object newlib/libc.a.p/libc_string_wcsstr.c.o
[316/727] Compiling C object newlib/libc.a.p/libc_string_wcstok.c.o
[317/727] Compiling C object newlib/libc.a.p/libc_string_wcsxfrm.c.o
[318/727] Compiling C object newlib/libc.a.p/libc_string_wcsxfrm_l.c.o
[319/727] Compiling C object newlib/libc.a.p/libc_string_wcswidth.c.o
[320/727] Compiling C object newlib/libc.a.p/libc_string_wmemchr.c.o
[321/727] Compiling C object newlib/libc.a.p/libc_string_wcwidth.c.o
[322/727] Compiling C object newlib/libc.a.p/libc_string_wmemcmp.c.o
[323/727] Compiling C object newlib/libc.a.p/libc_string_wmemcpy.c.o
[324/727] Compiling C object newlib/libc.a.p/libc_string_wmemmove.c.o
[325/727] Compiling C object newlib/libc.a.p/libc_string_wmempcpy.c.o
[326/727] Compiling C object newlib/libc.a.p/libc_time_asctime.c.o
[327/727] Compiling C object newlib/libc.a.p/libc_string_wmemset.c.o
[328/727] Compiling C object newlib/libc.a.p/libc_string_xpg_strerror_r.c.o
[329/727] Compiling C object newlib/libc.a.p/libc_time_clock.c.o
[330/727] Compiling C object newlib/libc.a.p/libc_time_ctime_r.c.o
[331/727] Compiling C object newlib/libc.a.p/libc_time_difftime.c.o
[332/727] Compiling C object newlib/libc.a.p/libc_time_gettzinfo.c.o
[333/727] Compiling C object newlib/libc.a.p/libc_time_asctime_r.c.o
[334/727] Compiling C object newlib/libc.a.p/libc_time_ctime.c.o
[335/727] Compiling C object newlib/libc.a.p/libc_time_gmtime.c.o
[336/727] Compiling C object newlib/libc.a.p/libc_time_lcltime.c.o
[337/727] Compiling C object newlib/libc.a.p/libc_time_lcltime_buf.c.o
[338/727] Compiling C object newlib/libc.a.p/libc_time_gmtime_r.c.o
[339/727] Compiling C object newlib/libc.a.p/libc_time_month_lengths.c.o
[340/727] Compiling C object newlib/libc.a.p/libc_time_time.c.o
[341/727] Compiling C object newlib/libc.a.p/libc_time_tzvars.c.o
[342/727] Compiling C object newlib/libc.a.p/libc_time_lcltime_r.c.o
[343/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_array.c.o
[344/727] Compiling C object newlib/libc.a.p/libc_time_tzset.c.o
[345/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_float.c.o
[346/727] Compiling C object newlib/libc.a.p/libc_time_tzcalc_limits.c.o
[347/727] Compiling C object newlib/libc.a.p/libc_time_mktime.c.o
[348/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_mem.c.o
[349/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_reference.c.o
[350/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_private.c.o
[351/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_sizeof.c.o
[352/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_stdio.c.o
[353/727] Compiling C object newlib/libc.a.p/libc_locale_locale.c.o
[354/727] Compiling C object newlib/libc.a.p/libc_locale_timelocal.c.o
[355/727] Compiling C object newlib/libc.a.p/libc_time_strptime.c.o
[356/727] Compiling C object newlib/libc.a.p/libc_locale_localeconv.c.o
[357/727] Compiling C object newlib/libc.a.p/libc_locale_lnumeric.c.o
[358/727] Compiling C object newlib/libc.a.p/libc_picolib_dso_handle.c.o
[359/727] Compiling C object newlib/libc.a.p/libc_picolib_getauxval.c.o
[360/727] Compiling C object newlib/libc.a.p/libc_tinystdio_clearerr.c.o
[361/727] Compiling C object newlib/libc.a.p/libc_picolib_picosbrk.c.o
[362/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvt_data.c.o
[363/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr.c.o
[364/727] Compiling C object newlib/libc.a.p/libc_tinystdio_asprintf.c.o
[365/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtf_data.c.o
[366/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvt.c.o
[367/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtbuf.c.o
[368/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvtbuf.c.o
[369/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtf.c.o
[370/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtfbuf.c.o
[371/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvt.c.o
[372/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvtf.c.o
[373/727] Compiling C object newlib/libc.a.p/libc_time_strftime.c.o
[374/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvtfbuf.c.o
[375/727] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvt.c.o
[376/727] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvtbuf.c.o
[377/727] Compiling C object newlib/libc.a.p/libc_xdr_xdr_rec.c.o
[378/727] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvtf.c.o
[379/727] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvtfbuf.c.o
[380/727] Compiling C object newlib/libc.a.p/libc_tinystdio_feof.c.o
[381/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fflush.c.o
[382/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fdevopen.c.o
[383/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fclose.c.o
[384/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fgets.c.o
[385/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ferror.c.o
[386/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fgetc.c.o
[387/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fileno.c.o
[388/727] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrput.c.o
[389/727] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrget.c.o
[390/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fprintf.c.o
[391/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fseek.c.o
[392/727] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrputalloc.c.o
[393/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fputs.c.o
[394/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fread.c.o
[395/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fscanf.c.o
[396/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ftell.c.o
[397/727] Compiling C object newlib/libc.a.p/libc_tinystdio_getchar.c.o
[398/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fwrite.c.o
[399/727] Compiling C object newlib/libc.a.p/libc_tinystdio_perror.c.o
[400/727] Compiling C object newlib/libc.a.p/libc_tinystdio_gets.c.o
[401/727] Compiling C object newlib/libc.a.p/libc_tinystdio_matchcaseprefix.c.o
[402/727] Compiling C object newlib/libc.a.p/libc_tinystdio_printf.c.o
[403/727] Compiling C object newlib/libc.a.p/libc_tinystdio_rewind.c.o
[404/727] Compiling C object newlib/libc.a.p/libc_tinystdio_scanf.c.o
[405/727] Compiling C object newlib/libc.a.p/libc_tinystdio_setvbuf.c.o
[406/727] Compiling C object newlib/libc.a.p/libc_tinystdio_putchar.c.o
[407/727] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintf.c.o
[408/727] Compiling C object newlib/libc.a.p/libc_tinystdio_puts.c.o
[409/727] Compiling C object newlib/libc.a.p/libc_tinystdio_setbuf.c.o
[410/727] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintf.c.o
[411/727] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintfd.c.o
[412/727] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintff.c.o
[413/727] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintff.c.o
[414/727] Compiling C object newlib/libc.a.p/libc_tinystdio_sscanf.c.o
[415/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strfromd.c.o
[416/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strfromf.c.o
[417/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strtod_l.c.o
[418/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ungetc.c.o
[419/727] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintfd.c.o
[420/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vasprintf.c.o
[421/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strtof.c.o
[422/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vprintf.c.o
[423/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strtod.c.o
[424/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vscanf.c.o
[425/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vsprintf.c.o
[426/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vsnprintf.c.o
[427/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vsscanf.c.o
[428/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfiprintf.c.o
[429/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ftoa_ryu.c.o
[430/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_table.c.o
[431/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfiscanf.c.o
[432/727] Compiling C object newlib/libc.a.p/libc_tinystdio_atod_ryu.c.o
[433/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_log2pow5.c.o
[434/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_pow5bits.c.o
[435/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_log10.c.o
[436/727] Compiling C object newlib/libc.a.p/libc_tinystdio_atof_ryu.c.o
[437/727] Compiling C object newlib/libc.a.p/libc_tinystdio_dtoa_ryu.c.o
[438/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_umul128.c.o
[439/727] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_divpow2.c.o
[440/727] Compiling C object newlib/libc.a.p/libc_tinystdio_atold_engine.c.o
[441/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strtold_l.c.o
[442/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fopen.c.o
[443/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfprintf.c.o
[444/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfscanff.c.o
[445/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfprintff.c.o
[446/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_feclearexcept.c.o
[447/727] Compiling C object newlib/libc.a.p/libc_tinystdio_sflags.c.o
[448/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetenv.c.o
[449/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetround.c.o
[450/727] Compiling C object newlib/libc.a.p/libc_tinystdio_posixio.c.o
[451/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetexceptflag.c.o
[452/727] Compiling C object newlib/libc.a.p/libc_tinystdio_fdopen.c.o
[453/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_feholdexcept.c.o
[454/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_feraiseexcept.c.o
[455/727] Compiling C object newlib/libc.a.p/libc_tinystdio_strtold.c.o
[456/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetenv.c.o
[457/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetexceptflag.c.o
[458/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetround.c.o
[459/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_fetestexcept.c.o
[460/727] Compiling C object newlib/libc.a.p/libc_tinystdio_vfscanf.c.o
[461/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_feupdateenv.c.o
[462/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_copysign.c.o
[463/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fabs.c.o
[464/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_finite.c.o
[465/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fma.c.o
[466/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fmax.c.o
[467/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fmin.c.o
[468/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fpclassify.c.o
[469/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_isinf.c.o
[470/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_isnan.c.o
[471/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_lrint.c.o
[472/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_lround.c.o
[473/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_llrint.c.o
[474/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_copysign.c.o
[475/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fabs.c.o
[476/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_llround.c.o
[477/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_sqrt.c.o
[478/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fma.c.o
[479/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_finite.c.o
[480/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fmin.c.o
[481/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fpclassify.c.o
[482/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fmax.c.o
[483/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_isnan.c.o
[484/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_lrint.c.o
[485/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_lround.c.o
[486/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_isinf.c.o
[487/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_llrint.c.o
[488/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_sqrt.c.o
[489/727] Compiling C object newlib/libc.a.p/libm_math_k_cos.c.o
[490/727] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_llround.c.o
[491/727] Compiling C object newlib/libc.a.p/libm_math_kf_sin.c.o
[492/727] Compiling C object newlib/libc.a.p/libm_math_k_sin.c.o
[493/727] Compiling C object newlib/libc.a.p/libm_math_kf_cos.c.o
[494/727] Compiling C object newlib/libc.a.p/libm_math_k_tan.c.o
[495/727] Compiling C object newlib/libc.a.p/libm_math_s_atanh.c.o
[496/727] Compiling C object newlib/libc.a.p/libm_math_s_asinh.c.o
[497/727] Compiling C object newlib/libc.a.p/libm_math_kf_tan.c.o
[498/727] Compiling C object newlib/libc.a.p/libm_math_s_ceil.c.o
[499/727] Compiling C object newlib/libc.a.p/libm_math_s_cos.c.o
[500/727] Compiling C object newlib/libc.a.p/libm_math_s_asin.c.o
[501/727] Compiling C object newlib/libc.a.p/libm_math_s_atan2.c.o
[502/727] Compiling C object newlib/libc.a.p/libm_math_kf_rem_pio2.c.o
[503/727] Compiling C object newlib/libc.a.p/libm_math_s_acos.c.o
[504/727] Compiling C object newlib/libc.a.p/libm_math_s_acosh.c.o
[505/727] Compiling C object newlib/libc.a.p/libm_math_s_atan.c.o
[506/727] Compiling C object newlib/libc.a.p/libm_math_k_rem_pio2.c.o
[507/727] Compiling C object newlib/libc.a.p/libm_math_s_cosh.c.o
[508/727] Compiling C object newlib/libc.a.p/libm_math_s_exp2.c.o
[509/727] Compiling C object newlib/libc.a.p/libm_math_s_drem.c.o
[510/727] Compiling C object newlib/libc.a.p/libm_math_s_exp.c.o
[511/727] Compiling C object newlib/libc.a.p/libm_math_s_floor.c.o
[512/727] Compiling C object newlib/libc.a.p/libm_math_s_gamma.c.o
[513/727] Compiling C object newlib/libc.a.p/libm_math_s_frexp.c.o
[514/727] Compiling C object newlib/libc.a.p/libm_math_s_lgamma.c.o
[515/727] Compiling C object newlib/libc.a.p/libm_math_s_fmod.c.o
[516/727] Compiling C object newlib/libc.a.p/libm_math_s_hypot.c.o
[517/727] Compiling C object newlib/libc.a.p/libm_math_s_log.c.o
[518/727] Compiling C object newlib/libc.a.p/libm_math_s_erf.c.o
[519/727] Compiling C object newlib/libc.a.p/libm_math_s_log10.c.o
[520/727] Compiling C object newlib/libc.a.p/libm_math_s_pow.c.o
[521/727] Compiling C object newlib/libc.a.p/libm_math_s_j1.c.o
[522/727] Compiling C object newlib/libc.a.p/libm_math_s_remainder.c.o
[523/727] Compiling C object newlib/libc.a.p/libm_math_s_jn.c.o
[524/727] Compiling C object newlib/libc.a.p/libm_math_s_signif.c.o
[525/727] Compiling C object newlib/libc.a.p/libm_math_s_j0.c.o
[526/727] Compiling C object newlib/libc.a.p/libm_math_s_scalb.c.o
[527/727] Compiling C object newlib/libc.a.p/libm_math_s_rem_pio2.c.o
[528/727] Compiling C object newlib/libc.a.p/libm_math_s_sin.c.o
[529/727] Compiling C object newlib/libc.a.p/libm_math_s_sincos.c.o
[530/727] Compiling C object newlib/libc.a.p/libm_math_s_tan.c.o
[531/727] Compiling C object newlib/libc.a.p/libm_math_s_sinh.c.o
[532/727] Compiling C object newlib/libc.a.p/libm_math_s_tanh.c.o
[533/727] Compiling C object newlib/libc.a.p/libm_math_s_tgamma.c.o
[534/727] Compiling C object newlib/libc.a.p/libm_math_sf_acosh.c.o
[535/727] Compiling C object newlib/libc.a.p/libm_math_sf_asin.c.o
[536/727] Compiling C object newlib/libc.a.p/libm_math_sf_asinh.c.o
[537/727] Compiling C object newlib/libc.a.p/libm_math_sf_acos.c.o
[538/727] Compiling C object newlib/libc.a.p/libm_math_sf_atan.c.o
[539/727] Compiling C object newlib/libc.a.p/libm_math_sf_atanh.c.o
[540/727] Compiling C object newlib/libc.a.p/libm_math_sf_cos.c.o
[541/727] Compiling C object newlib/libc.a.p/libm_math_sf_ceil.c.o
[542/727] Compiling C object newlib/libc.a.p/libm_math_sf_cosh.c.o
[543/727] Compiling C object newlib/libc.a.p/libm_math_sf_atan2.c.o
[544/727] Compiling C object newlib/libc.a.p/libm_math_sf_drem.c.o
[545/727] Compiling C object newlib/libc.a.p/libm_math_sf_exp.c.o
[546/727] Compiling C object newlib/libc.a.p/libm_math_sf_exp2.c.o
[547/727] Compiling C object newlib/libc.a.p/libm_math_sf_floor.c.o
[548/727] Compiling C object newlib/libc.a.p/libm_math_sf_gamma.c.o
[549/727] Compiling C object newlib/libc.a.p/libm_math_sf_hypot.c.o
[550/727] Compiling C object newlib/libc.a.p/libm_math_sf_lgamma.c.o
[551/727] Compiling C object newlib/libc.a.p/libm_math_sf_log.c.o
[552/727] Compiling C object newlib/libc.a.p/libm_math_sf_frexp.c.o
[553/727] Compiling C object newlib/libc.a.p/libm_math_sf_erf.c.o
[554/727] Compiling C object newlib/libc.a.p/libm_math_sf_fmod.c.o
[555/727] Compiling C object newlib/libc.a.p/libm_math_sf_pow.c.o
[556/727] Compiling C object newlib/libc.a.p/libm_math_sf_sin.c.o
[557/727] Compiling C object newlib/libc.a.p/libm_math_sf_jn.c.o
[558/727] Compiling C object newlib/libc.a.p/libm_math_sf_log10.c.o
[559/727] Compiling C object newlib/libc.a.p/libm_math_sf_log2.c.o
[560/727] Compiling C object newlib/libc.a.p/libm_math_sf_j0.c.o
[561/727] Compiling C object newlib/libc.a.p/libm_math_sf_j1.c.o
[562/727] Compiling C object newlib/libc.a.p/libm_math_sf_signif.c.o
[563/727] Compiling C object newlib/libc.a.p/libm_math_sf_remainder.c.o
[564/727] Compiling C object newlib/libc.a.p/libm_math_sf_scalb.c.o
[565/727] Compiling C object newlib/libc.a.p/libm_math_sf_sincos.c.o
[566/727] Compiling C object newlib/libc.a.p/libm_math_sf_rem_pio2.c.o
[567/727] Compiling C object newlib/libc.a.p/libm_math_sf_tan.c.o
[568/727] Compiling C object newlib/libc.a.p/libm_math_sf_sinh.c.o
[569/727] Compiling C object newlib/libc.a.p/libm_math_sl_hypot.c.o
[570/727] Compiling C object newlib/libc.a.p/libm_math_sf_tanh.c.o
[571/727] Compiling C object newlib/libc.a.p/libm_math_sf_tgamma.c.o
[572/727] Compiling C object newlib/libc.a.p/libm_common_signgam.c.o
[573/727] Compiling C object newlib/libc.a.p/libm_common_s_cbrt.c.o
[574/727] Compiling C object newlib/libc.a.p/libm_common_s_exp10.c.o
[575/727] Compiling C object newlib/libc.a.p/libm_common_s_scalbn.c.o
[576/727] Compiling C object newlib/libc.a.p/libm_common_s_expm1.c.o
[577/727] Compiling C object newlib/libc.a.p/libm_common_s_ilogb.c.o
[578/727] Compiling C object newlib/libc.a.p/libm_common_s_infinity.c.o
[579/727] Compiling C object newlib/libc.a.p/libm_common_s_isinfd.c.o
[580/727] Compiling C object newlib/libc.a.p/libm_math_sr_lgamma.c.o
[581/727] Compiling C object newlib/libc.a.p/libm_math_srf_lgamma.c.o
[582/727] Compiling C object newlib/libc.a.p/libm_common_s_modf.c.o
[583/727] Compiling C object newlib/libc.a.p/libm_common_s_isnand.c.o
[584/727] Compiling C object newlib/libc.a.p/libm_common_s_issignaling.c.o
[585/727] Compiling C object newlib/libc.a.p/libm_common_s_nan.c.o
[586/727] Compiling C object newlib/libc.a.p/libm_common_s_log2.c.o
[587/727] Compiling C object newlib/libc.a.p/libm_common_s_log1p.c.o
[588/727] Compiling C object newlib/libc.a.p/libm_common_s_pow10.c.o
[589/727] Compiling C object newlib/libc.a.p/libm_common_s_rint.c.o
[590/727] Compiling C object newlib/libc.a.p/libm_common_s_nextafter.c.o
[591/727] Compiling C object newlib/libc.a.p/libm_common_s_nearbyint.c.o
[592/727] Compiling C object newlib/libc.a.p/libm_common_s_logb.c.o
[593/727] Compiling C object newlib/libc.a.p/libm_common_s_fdim.c.o
[594/727] Compiling C object newlib/libc.a.p/libm_common_s_signbit.c.o
[595/727] Compiling C object newlib/libc.a.p/libm_common_s_trunc.c.o
[596/727] Compiling C object newlib/libc.a.p/libm_common_s_scalbln.c.o
[597/727] Compiling C object newlib/libc.a.p/libm_common_s_round.c.o
[598/727] Compiling C object newlib/libc.a.p/libm_common_math_err_with_errno.c.o
[599/727] Compiling C object newlib/libc.a.p/libm_common_exp_data.c.o
[600/727] Compiling C object newlib/libc.a.p/libm_common_s_remquo.c.o
[601/727] Compiling C object newlib/libc.a.p/libm_common_math_err_uflow.c.o
[602/727] Compiling C object newlib/libc.a.p/libm_common_math_err_check_uflow.c.o
[603/727] Compiling C object newlib/libc.a.p/libm_common_exp.c.o
[604/727] Compiling C object newlib/libc.a.p/libm_common_math_err_divzero.c.o
[605/727] Compiling C object newlib/libc.a.p/libm_common_math_err_may_uflow.c.o
[606/727] Compiling C object newlib/libc.a.p/libm_common_exp2.c.o
[607/727] Compiling C object newlib/libc.a.p/libm_common_math_err_oflow.c.o
[608/727] Compiling C object newlib/libc.a.p/libm_common_math_err_invalid.c.o
[609/727] Compiling C object newlib/libc.a.p/libm_common_math_err_check_oflow.c.o
[610/727] Compiling C object newlib/libc.a.p/libm_common_math_inexact.c.o
[611/727] Compiling C object newlib/libc.a.p/libm_common_math_inexactf.c.o
[612/727] Compiling C object newlib/libc.a.p/libm_common_log2_data.c.o
[613/727] Compiling C object newlib/libc.a.p/libm_common_log_data.c.o
[614/727] Compiling C object newlib/libc.a.p/libm_common_pow_log_data.c.o
[615/727] Compiling C object newlib/libc.a.p/libm_common_log.c.o
[616/727] Compiling C object newlib/libc.a.p/libm_common_sf_scalbn.c.o
[617/727] Compiling C object newlib/libc.a.p/libm_common_log2.c.o
[618/727] Compiling C object newlib/libc.a.p/libm_common_sf_exp10.c.o
[619/727] Compiling C object newlib/libc.a.p/libm_common_sf_modf.c.o
[620/727] Compiling C object newlib/libc.a.p/libm_common_sf_cbrt.c.o
[621/727] Compiling C object newlib/libc.a.p/libm_common_sf_ilogb.c.o
[622/727] Compiling C object newlib/libc.a.p/libm_common_sf_infinity.c.o
[623/727] Compiling C object newlib/libc.a.p/libm_common_sf_isinff.c.o
[624/727] Compiling C object newlib/libc.a.p/libm_common_sf_expm1.c.o
[625/727] Compiling C object newlib/libc.a.p/libm_common_sf_issignaling.c.o
[626/727] Compiling C object newlib/libc.a.p/libm_common_sf_nan.c.o
[627/727] Compiling C object newlib/libc.a.p/libm_common_sf_isnanf.c.o
[628/727] Compiling C object newlib/libc.a.p/libm_common_sf_nextafter.c.o
[629/727] Compiling C object newlib/libc.a.p/libm_common_sf_nearbyint.c.o
[630/727] Compiling C object newlib/libc.a.p/libm_common_pow.c.o
[631/727] Compiling C object newlib/libc.a.p/libm_common_sf_log1p.c.o
[632/727] Compiling C object newlib/libc.a.p/libm_common_sf_pow10.c.o
[633/727] Compiling C object newlib/libc.a.p/libm_common_sf_rint.c.o
[634/727] Compiling C object newlib/libc.a.p/libm_common_sf_logb.c.o
[635/727] Compiling C object newlib/libc.a.p/libm_common_sf_fdim.c.o
[636/727] Compiling C object newlib/libc.a.p/libm_common_sf_round.c.o
[637/727] Compiling C object newlib/libc.a.p/libm_common_sf_scalbln.c.o
[638/727] Compiling C object newlib/libc.a.p/libm_common_sf_remquo.c.o
[639/727] Compiling C object newlib/libc.a.p/libm_common_sf_trunc.c.o
[640/727] Compiling C object newlib/libc.a.p/libm_common_sf_log_data.c.o
[641/727] Compiling C object newlib/libc.a.p/libm_common_sf_exp.c.o
[642/727] Compiling C object newlib/libc.a.p/libm_common_sf_exp2_data.c.o
[643/727] Compiling C object newlib/libc.a.p/libm_common_sf_log2_data.c.o
[644/727] Compiling C object newlib/libc.a.p/libm_common_sf_exp2.c.o
[645/727] Compiling C object newlib/libc.a.p/libm_common_sf_pow_log2_data.c.o
[646/727] Compiling C object newlib/libc.a.p/libm_common_sf_log.c.o
[647/727] Compiling C object newlib/libc.a.p/libm_common_sf_log2.c.o
[648/727] Compiling C object newlib/libc.a.p/libm_common_sincosf_data.c.o
[649/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_divzerof.c.o
[650/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_with_errnof.c.o
[651/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_check_oflowf.c.o
[652/727] Compiling C object newlib/libc.a.p/libm_common_nanl.c.o
[653/727] Compiling C object newlib/libc.a.p/libm_common_sinf.c.o
[654/727] Compiling C object newlib/libc.a.p/libm_common_cosf.c.o
[655/727] Compiling C object newlib/libc.a.p/libm_common_math_errf_invalidf.c.o
[656/727] Compiling C object newlib/libc.a.p/libm_common_isinfl.c.o
[657/727] Compiling C object newlib/libc.a.p/libm_common_sf_pow.c.o
[658/727] Compiling C object newlib/libc.a.p/libm_common_copysignl.c.o
[659/727] Compiling C object newlib/libc.a.p/libm_common_frexpl.c.o
[660/727] Compiling C object newlib/libc.a.p/libm_common_sincosf.c.o
[661/727] Compiling C object newlib/libc.a.p/libm_common_isnanl.c.o
[662/727] Compiling C object newlib/libc.a.p/libm_common_sl_finite.c.o
[663/727] Compiling C object newlib/libc.a.p/libm_fenv_fe_dfl_env.c.o
[664/727] Compiling C object newlib/libc.a.p/libm_fenv_fenv_stub.c.o
[665/727] Compiling C object newlib/libc.a.p/libm_fenv_fegetexcept.c.o
[666/727] Compiling C object newlib/libc.a.p/libm_common_sl_issignaling.c.o
[667/727] Compiling C object newlib/libc.a.p/libm_fenv_feenableexcept.c.o
[668/727] Compiling C object newlib/libc.a.p/libm_fenv_fedisableexcept.c.o
[669/727] Compiling C object newlib/libc.a.p/libm_complex_cabs.c.o
[670/727] Compiling C object newlib/libc.a.p/libm_complex_cacosh.c.o
[671/727] Compiling C object newlib/libc.a.p/libm_complex_carg.c.o
[672/727] Compiling C object newlib/libc.a.p/libm_complex_cacos.c.o
[673/727] Compiling C object newlib/libc.a.p/libm_complex_catanh.c.o
[674/727] Compiling C object newlib/libc.a.p/libm_common_sqrtl.c.o
[675/727] Compiling C object newlib/libc.a.p/libm_complex_casinh.c.o
[676/727] Compiling C object newlib/libc.a.p/libm_complex_casin.c.o
[677/727] Compiling C object newlib/libc.a.p/libm_complex_catan.c.o
[678/727] Compiling C object newlib/libc.a.p/libm_complex_ccos.c.o
[679/727] Compiling C object newlib/libc.a.p/libm_complex_ccosh.c.o
[680/727] Compiling C object newlib/libc.a.p/libm_complex_clog.c.o
[681/727] Compiling C object newlib/libc.a.p/libm_complex_cephes_subr.c.o
[682/727] Compiling C object newlib/libc.a.p/libm_complex_cexp.c.o
[683/727] Compiling C object newlib/libc.a.p/libm_complex_cimag.c.o
[684/727] Compiling C object newlib/libc.a.p/libm_complex_clog10.c.o
[685/727] Compiling C object newlib/libc.a.p/libm_complex_cpow.c.o
[686/727] Compiling C object newlib/libc.a.p/libm_complex_creal.c.o
[687/727] Compiling C object newlib/libc.a.p/libm_complex_conj.c.o
[688/727] Compiling C object newlib/libc.a.p/libm_complex_csin.c.o
[689/727] Compiling C object newlib/libc.a.p/libm_complex_cproj.c.o
[690/727] Compiling C object newlib/libc.a.p/libm_complex_ctan.c.o
[691/727] Compiling C object newlib/libc.a.p/libm_complex_csinh.c.o
[692/727] Compiling C object newlib/libc.a.p/libm_complex_ctanh.c.o
[693/727] Compiling C object newlib/libc.a.p/libm_complex_csqrt.c.o
[694/727] Compiling C object newlib/libc.a.p/libm_complex_cabsf.c.o
[695/727] Compiling C object newlib/libc.a.p/libm_complex_casinf.c.o
[696/727] Compiling C object newlib/libc.a.p/libm_complex_ccosf.c.o
[697/727] Compiling C object newlib/libc.a.p/libm_complex_cimagf.c.o
[698/727] Compiling C object newlib/libc.a.p/libm_complex_cacosf.c.o
[699/727] Compiling C object newlib/libc.a.p/libm_complex_cprojf.c.o
[700/727] Compiling C object newlib/libc.a.p/libm_complex_csqrtf.c.o
[701/727] Compiling C object newlib/libc.a.p/libm_complex_casinhf.c.o
[702/727] Compiling C object newlib/libc.a.p/libm_complex_ccoshf.c.o
[703/727] Compiling C object newlib/libc.a.p/libm_complex_clog10f.c.o
[704/727] Compiling C object newlib/libc.a.p/libm_complex_clogf.c.o
[705/727] Compiling C object newlib/libc.a.p/libm_complex_ctanf.c.o
[706/727] Compiling C object newlib/libc.a.p/libm_complex_crealf.c.o
[707/727] Compiling C object newlib/libc.a.p/libm_complex_cacoshf.c.o
[708/727] Compiling C object newlib/libc.a.p/libm_complex_conjf.c.o
[709/727] Compiling C object newlib/libc.a.p/libm_complex_csinf.c.o
[710/727] Compiling C object newlib/libc.a.p/libm_complex_ctanhf.c.o
[711/727] Compiling C object newlib/libc.a.p/libm_complex_catanf.c.o
[712/727] Compiling C object newlib/libc.a.p/libm_complex_cargf.c.o
[713/727] Compiling C object newlib/libc.a.p/libm_complex_cexpf.c.o
[714/727] Compiling C object newlib/libc.a.p/libm_complex_cephes_subrf.c.o
[715/727] Compiling C object newlib/libc.a.p/libm_complex_cpowf.c.o
[716/727] Compiling C object newlib/libc.a.p/libm_complex_csinhf.c.o
[717/727] Compiling C object newlib/libc.a.p/libm_complex_cabsl.c.o
[718/727] Compiling C object newlib/libc.a.p/libm_complex_catanhf.c.o
[719/727] Compiling C object newlib/libm.a.p/empty.c.o
[720/727] Linking static target newlib/libm.a
[721/727] Compiling C object newlib/libc.a.p/libm_complex_conjl.c.o
[722/727] Compiling C object newlib/libc.a.p/libm_complex_cimagl.c.o
[723/727] Compiling C object newlib/libc.a.p/libm_complex_creall.c.o
[724/727] Compiling C object newlib/libc.a.p/libm_complex_cprojl.c.o
[725/727] Compiling C object newlib/libc.a.p/libm_complex_csqrtl.c.o
[726/727] Linking static target newlib/libc.a
[727/727] Generating newlib/libc_duplicates with a custom command
cp newlib/libc.a __libc.a
 CC       _libc.a
 AR       _libc.a
cp __libc.a _libc.a
 CC       libc.a
 AR       libc.a
cp _libc.a libc.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libc'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparedf2.o
 CC       comparesf2.o
 CC       negsf2.o
 CC       negdf2.o
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_software_compiler_rt/pythondata_software_compiler_rt/data/lib/builtins/comparedf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
   85 | FNALIAS(__cmpdf2, __ledf2);
      | ^~~~~~~
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_software_compiler_rt/pythondata_software_compiler_rt/data/lib/builtins/comparesf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
   85 | FNALIAS(__cmpsf2, __lesf2);
      | ^~~~~~~
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       mulsi3.o
 AR       libcompiler_rt.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libcompiler_rt'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libbase'
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       progress.o
 CC       memtest.o
 CC       uart.o
 CC       spiflash.o
 CC       i2c.o
 AR       libbase.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libbase'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libfatfs'
 CC       ffunicode.o
 CC       ff.o
 AR       libfatfs.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libfatfs'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitespi'
 CC       spiflash.o
 AR       liblitespi.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitespi'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitedram'
 CC       sdram.o
 CC       bist.o
 CC       sdram_dbg.o
 AR       liblitedram.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitedram'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libliteeth'
 CC       udp.o
 CC       tftp.o
 CC       mdio.o
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c: In function 'tftp_get':
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:148:26: warning: passing argument 1 of 'udp_set_callback' from incompatible pointer type [-Wincompatible-pointer-types]
  148 |         udp_set_callback(rx_callback);
      |                          ^~~~~~~~~~~
      |                          |
      |                          void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int) {aka void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)}
In file included from /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:15:
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/udp.h:19:36: note: expected 'udp_callback' {aka 'void (*)(unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'} but argument is of type 'void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int)' {aka 'void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'}
   19 | void udp_set_callback(udp_callback callback);
      |                       ~~~~~~~~~~~~~^~~~~~~~
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c: In function 'tftp_put':
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:204:26: warning: passing argument 1 of 'udp_set_callback' from incompatible pointer type [-Wincompatible-pointer-types]
  204 |         udp_set_callback(rx_callback);
      |                          ^~~~~~~~~~~
      |                          |
      |                          void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int) {aka void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)}
/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/udp.h:19:36: note: expected 'udp_callback' {aka 'void (*)(unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'} but argument is of type 'void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int)' {aka 'void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'}
   19 | void udp_set_callback(udp_callback callback);
      |                       ~~~~~~~~~~~~~^~~~~~~~
 AR       libliteeth.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/libliteeth'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitesdcard'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/liblitesata'
make[2]: Entering directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/bios'
 CC       isr.o
 CC       boot-helper.o
 CC       boot.o
 CC       helpers.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_litesdcard.o
 CC       cmd_liteeth.o
 CC       cmd_litesata.o
 CC       sim_debug.o
 CC       main.o
 CC       complete.o
 CC       readline.o
 CC       crt0.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.mkmscimg bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/bios/../include/generated/regions.ld riscv32-unknown-elf

ROM usage: 29.38KiB 	(22.95%)
RAM usage: 1.73KiB 	(21.68%)

rm crt0.o
make[2]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/software/bios'
INFO:SoC:Initializing ROM [1mrom[0m with contents (Size: [1m0x7590[0m).
INFO:SoC:Auto-Resizing ROM [1mrom[0m from [1m0x20000[0m to [1m0x7590[0m.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xilinx_zcu104.tcl
# create_project -force -name xilinx_zcu104 -part xczu7ev-ffvc1156-2-i
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v}
# read_verilog {/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v}
# read_verilog {/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v}
# read_xdc xilinx_zcu104.xdc
# set_property PROCESSING_ORDER EARLY [get_files xilinx_zcu104.xdc]
# synth_design -directive default -top xilinx_zcu104 -part xczu7ev-ffvc1156-2-i -include_dirs {/home/carolinew/RVV_workspace/rvv-lite/src /home/carolinew/RVV_workspace/rvv-lite/src/vALU}
Command: synth_design -directive default -top xilinx_zcu104 -part xczu7ev-ffvc1156-2-i -include_dirs {/home/carolinew/RVV_workspace/rvv-lite/src /home/carolinew/RVV_workspace/rvv-lite/src/vALU}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26548
WARNING: [Synth 8-2507] parameter declaration becomes local in generate_be with formal parameter declaration list [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:932]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.887 ; gain = 37.680 ; free physical = 3843 ; free virtual = 22450
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_zcu104' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18381]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18396]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18419]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17225]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17256]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17354]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17377]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17476]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17488]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17748]
INFO: [Synth 8-155] case statement is not full and has no default [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17803]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1122]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter HARDSYNC_CLR bound to: FALSE - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1122]
WARNING: [Synth 8-7071] port 'CLR' of module 'BUFGCE_DIV' is unconnected for instance 'main_bufgce_div' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18477]
WARNING: [Synth 8-7023] instance 'main_bufgce_div' of module 'BUFGCE_DIV' has 4 connections declared, but only 3 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18477]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (4#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35060]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50483]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter ODDR_MODE bound to: FALSE - type: string 
	Parameter OSERDES_D_BYPASS bound to: FALSE - type: string 
	Parameter OSERDES_T_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE3' (5#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50483]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18504]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18504]
WARNING: [Synth 8-7023] instance 'OSERDESE3' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18504]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49947]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 500.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE3' (6#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49947]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
WARNING: [Synth 8-7023] instance 'ODELAYE3' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18520]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18544]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18544]
WARNING: [Synth 8-7023] instance 'OSERDESE3_1' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18544]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7023] instance 'ODELAYE3_1' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18560]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18577]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18577]
WARNING: [Synth 8-7023] instance 'OSERDESE3_2' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18577]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_2' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7023] instance 'ODELAYE3_2' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18593]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18610]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18610]
WARNING: [Synth 8-7023] instance 'OSERDESE3_3' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18610]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_3' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7023] instance 'ODELAYE3_3' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18626]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18643]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18643]
WARNING: [Synth 8-7023] instance 'OSERDESE3_4' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18643]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_4' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7023] instance 'ODELAYE3_4' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18659]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18676]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18676]
WARNING: [Synth 8-7023] instance 'OSERDESE3_5' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18676]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_5' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7023] instance 'ODELAYE3_5' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18692]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18709]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18709]
WARNING: [Synth 8-7023] instance 'OSERDESE3_6' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18709]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_6' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7023] instance 'ODELAYE3_6' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18725]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18742]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18742]
WARNING: [Synth 8-7023] instance 'OSERDESE3_7' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18742]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_7' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7023] instance 'ODELAYE3_7' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18758]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18775]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18775]
WARNING: [Synth 8-7023] instance 'OSERDESE3_8' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18775]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_8' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7023] instance 'ODELAYE3_8' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18791]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18808]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18808]
WARNING: [Synth 8-7023] instance 'OSERDESE3_9' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18808]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_9' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7023] instance 'ODELAYE3_9' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18824]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18841]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18841]
WARNING: [Synth 8-7023] instance 'OSERDESE3_10' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18841]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_10' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7023] instance 'ODELAYE3_10' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18857]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18874]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18874]
WARNING: [Synth 8-7023] instance 'OSERDESE3_11' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18874]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'CASC_IN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'CASC_RETURN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'LOAD' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_11' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7023] instance 'ODELAYE3_11' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18890]
WARNING: [Synth 8-7071] port 'T_OUT' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_12' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18907]
WARNING: [Synth 8-7071] port 'T' of module 'OSERDESE3' is unconnected for instance 'OSERDESE3_12' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18907]
WARNING: [Synth 8-7023] instance 'OSERDESE3_12' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18907]
WARNING: [Synth 8-7071] port 'CASC_OUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_12' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18923]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'ODELAYE3' is unconnected for instance 'ODELAYE3_12' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18923]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'ODELAYE3_12' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18923]
WARNING: [Synth 8-7023] instance 'OSERDESE3_13' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18940]
WARNING: [Synth 8-7023] instance 'ODELAYE3_13' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18956]
WARNING: [Synth 8-7023] instance 'OSERDESE3_14' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18973]
WARNING: [Synth 8-7023] instance 'ODELAYE3_14' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:18989]
WARNING: [Synth 8-7023] instance 'OSERDESE3_15' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19006]
WARNING: [Synth 8-7023] instance 'ODELAYE3_15' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19022]
WARNING: [Synth 8-7023] instance 'OSERDESE3_16' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19039]
WARNING: [Synth 8-7023] instance 'ODELAYE3_16' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19055]
WARNING: [Synth 8-7023] instance 'OSERDESE3_17' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19072]
WARNING: [Synth 8-7023] instance 'ODELAYE3_17' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19088]
WARNING: [Synth 8-7023] instance 'OSERDESE3_18' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19105]
WARNING: [Synth 8-7023] instance 'ODELAYE3_18' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19121]
WARNING: [Synth 8-7023] instance 'OSERDESE3_19' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19138]
WARNING: [Synth 8-7023] instance 'ODELAYE3_19' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19154]
WARNING: [Synth 8-7023] instance 'OSERDESE3_20' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19171]
WARNING: [Synth 8-7023] instance 'ODELAYE3_20' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19187]
WARNING: [Synth 8-7023] instance 'OSERDESE3_21' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19204]
WARNING: [Synth 8-7023] instance 'ODELAYE3_21' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19220]
WARNING: [Synth 8-7023] instance 'OSERDESE3_22' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19237]
WARNING: [Synth 8-7023] instance 'ODELAYE3_22' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19253]
WARNING: [Synth 8-7023] instance 'OSERDESE3_23' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19270]
WARNING: [Synth 8-7023] instance 'ODELAYE3_23' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19286]
WARNING: [Synth 8-7023] instance 'OSERDESE3_24' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19303]
WARNING: [Synth 8-7023] instance 'ODELAYE3_24' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19319]
WARNING: [Synth 8-7023] instance 'OSERDESE3_25' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19336]
WARNING: [Synth 8-7023] instance 'ODELAYE3_25' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19352]
WARNING: [Synth 8-7023] instance 'OSERDESE3_26' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19369]
WARNING: [Synth 8-7023] instance 'ODELAYE3_26' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19385]
INFO: [Synth 8-6157] synthesizing module 'ODELAYE3__parameterized0' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49947]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 250 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 500.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODELAYE3__parameterized0' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49947]
WARNING: [Synth 8-7023] instance 'ODELAYE3_27' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19422]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDSE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36278]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDSE3' (8#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36278]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19433]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19474]
WARNING: [Synth 8-7023] instance 'ODELAYE3_28' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19467]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_1' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19478]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19519]
WARNING: [Synth 8-7023] instance 'ODELAYE3_29' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19512]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_2' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19523]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19564]
WARNING: [Synth 8-7023] instance 'ODELAYE3_30' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19557]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_3' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19568]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19609]
WARNING: [Synth 8-7023] instance 'ODELAYE3_31' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19602]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_4' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19613]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19654]
WARNING: [Synth 8-7023] instance 'ODELAYE3_32' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19647]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_5' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19658]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19699]
WARNING: [Synth 8-7023] instance 'ODELAYE3_33' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19692]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_6' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19703]
WARNING: [Synth 8-689] width (1) of port connection 'CNTVALUEOUT' does not match port width (9) of module 'ODELAYE3__parameterized0' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19744]
WARNING: [Synth 8-7023] instance 'ODELAYE3_34' of module 'ODELAYE3' has 13 connections declared, but only 8 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19737]
WARNING: [Synth 8-7023] instance 'IOBUFDSE3_7' of module 'IOBUFDSE3' has 9 connections declared, but only 4 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19748]
WARNING: [Synth 8-7023] instance 'OSERDESE3_35' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19762]
WARNING: [Synth 8-7023] instance 'ODELAYE3_35' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19780]
WARNING: [Synth 8-7023] instance 'OSERDESE3_36' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19797]
WARNING: [Synth 8-7023] instance 'ODELAYE3_36' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19815]
WARNING: [Synth 8-7023] instance 'OSERDESE3_37' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19832]
WARNING: [Synth 8-7023] instance 'ODELAYE3_37' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19850]
WARNING: [Synth 8-7023] instance 'OSERDESE3_38' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19867]
WARNING: [Synth 8-7023] instance 'ODELAYE3_38' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19885]
WARNING: [Synth 8-7023] instance 'OSERDESE3_39' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19902]
WARNING: [Synth 8-7023] instance 'ODELAYE3_39' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19920]
WARNING: [Synth 8-7023] instance 'OSERDESE3_40' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19937]
WARNING: [Synth 8-7023] instance 'ODELAYE3_40' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19955]
WARNING: [Synth 8-7023] instance 'OSERDESE3_41' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19972]
WARNING: [Synth 8-7023] instance 'ODELAYE3_41' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:19990]
WARNING: [Synth 8-7023] instance 'OSERDESE3_42' of module 'OSERDESE3' has 7 connections declared, but only 5 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20007]
WARNING: [Synth 8-7023] instance 'ODELAYE3_42' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20025]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38706]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter FIFO_ENABLE bound to: FALSE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter IDDR_MODE bound to: FALSE - type: string 
	Parameter IS_CLK_B_INVERTED bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE3' (9#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38706]
WARNING: [Synth 8-7023] instance 'ISERDESE3' of module 'ISERDESE3' has 10 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20057]
WARNING: [Synth 8-7023] instance 'ODELAYE3_43' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20077]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35159]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VARIABLE - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 500.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: double 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE3' (10#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:35159]
WARNING: [Synth 8-7023] instance 'IDELAYE3' of module 'IDELAYE3' has 14 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20098]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (11#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
WARNING: [Synth 8-7023] instance 'ISERDESE3_1' of module 'ISERDESE3' has 10 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20137]
WARNING: [Synth 8-7023] instance 'ODELAYE3_44' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20157]
WARNING: [Synth 8-7023] instance 'IDELAYE3_1' of module 'IDELAYE3' has 14 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20178]
WARNING: [Synth 8-7023] instance 'ISERDESE3_2' of module 'ISERDESE3' has 10 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20217]
WARNING: [Synth 8-7023] instance 'ODELAYE3_45' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20237]
WARNING: [Synth 8-7023] instance 'IDELAYE3_2' of module 'IDELAYE3' has 14 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20258]
WARNING: [Synth 8-7023] instance 'ISERDESE3_3' of module 'ISERDESE3' has 10 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20297]
WARNING: [Synth 8-7023] instance 'ODELAYE3_46' of module 'ODELAYE3' has 13 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20317]
WARNING: [Synth 8-7023] instance 'IDELAYE3_3' of module 'IDELAYE3' has 14 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20338]
WARNING: [Synth 8-7023] instance 'ISERDESE3_4' of module 'ISERDESE3' has 10 connections declared, but only 7 given [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20377]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:76]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:15408]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (12#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:15408]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:14577]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (13#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:14577]
INFO: [Synth 8-6157] synthesizing module 'FpuCore' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:7271]
INFO: [Synth 8-6157] synthesizing module 'StreamFork' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16471]
INFO: [Synth 8-6155] done synthesizing module 'StreamFork' (14#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16471]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16265]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter' (15#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16265]
INFO: [Synth 8-6157] synthesizing module 'FpuDiv' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16147]
INFO: [Synth 8-6155] done synthesizing module 'FpuDiv' (16#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16147]
INFO: [Synth 8-6157] synthesizing module 'FpuSqrt' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16053]
INFO: [Synth 8-6155] done synthesizing module 'FpuSqrt' (17#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16053]
INFO: [Synth 8-6157] synthesizing module 'StreamArbiter_1' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:15705]
INFO: [Synth 8-6155] done synthesizing module 'StreamArbiter_1' (18#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:15705]
INFO: [Synth 8-6155] done synthesizing module 'FpuCore' (19#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:7271]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (20#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:76]
INFO: [Synth 8-6157] synthesizing module 'Vfu' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v:32]
INFO: [Synth 8-6157] synthesizing module 'rvv_proc_main' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:42]
	Parameter VLEN bound to: 16384 - type: integer 
	Parameter VLEN_B bound to: 2048 - type: integer 
	Parameter VLEN_B_BITS bound to: 12 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter NUM_VEC bound to: 32 - type: integer 
	Parameter INSN_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH_BITS bound to: 6 - type: integer 
	Parameter DW_B bound to: 8 - type: integer 
	Parameter DW_B_BITS bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DW_B bound to: 8 - type: integer 
	Parameter VEX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter OFF_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_gen_unit' [/home/carolinew/RVV_workspace/rvv-lite/src/addr_gen_unit.sv:1]
	Parameter VLEN bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OFF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_gen_unit' (21#1) [/home/carolinew/RVV_workspace/rvv-lite/src/addr_gen_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'generate_be' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:918]
	Parameter AVL_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DW_B bound to: 8 - type: integer 
	Parameter DW_B_BITS bound to: 3 - type: integer 
	Parameter REP_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generate_be' (22#1) [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:918]
WARNING: [Synth 8-689] width (12) of port connection 'reg_count' does not match port width (11) of module 'generate_be' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:814]
INFO: [Synth 8-6157] synthesizing module 'insn_decoder' [/home/carolinew/RVV_workspace/rvv-lite/src/insn_decoder.sv:1]
	Parameter INSN_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'insn_decoder' (23#1) [/home/carolinew/RVV_workspace/rvv-lite/src/insn_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vec_regfile' [/home/carolinew/RVV_workspace/rvv-lite/src/vec_regfile.sv:1]
	Parameter VLEN bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DW_B bound to: 8 - type: integer 
	Parameter OFF_BITS bound to: 8 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter PACK_PER_REG bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vec_regfile' (24#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vec_regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cfg_unit' [/home/carolinew/RVV_workspace/rvv-lite/src/cfg_unit.sv:1]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter VLEN bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter VLMAX bound to: 2048 - type: integer 
	Parameter VLEN_B_BITS bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cfg_unit' (25#1) [/home/carolinew/RVV_workspace/rvv-lite/src/cfg_unit.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'avl_new' does not match port width (12) of module 'cfg_unit' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:383]
INFO: [Synth 8-6157] synthesizing module 'vALU' [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:21]
	Parameter REQ_FUNC_ID_WIDTH bound to: 6 - type: integer 
	Parameter REQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RESP_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SEW_WIDTH bound to: 2 - type: integer 
	Parameter REQ_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REQ_VL_WIDTH bound to: 8 - type: integer 
	Parameter REQ_BYTE_EN_WIDTH bound to: 8 - type: integer 
	Parameter AND_OR_XOR_ENABLE bound to: 1 - type: integer 
	Parameter ADD_SUB_ENABLE bound to: 1 - type: integer 
	Parameter MIN_MAX_ENABLE bound to: 0 - type: integer 
	Parameter VEC_MOVE_ENABLE bound to: 0 - type: integer 
	Parameter WHOLE_REG_ENABLE bound to: 0 - type: integer 
	Parameter WIDEN_ADD_ENABLE bound to: 0 - type: integer 
	Parameter REDUCTION_ENABLE bound to: 0 - type: integer 
	Parameter MULT_ENABLE bound to: 0 - type: integer 
	Parameter SHIFT_ENABLE bound to: 0 - type: integer 
	Parameter MULH_SR_ENABLE bound to: 0 - type: integer 
	Parameter MULH_SR_32_ENABLE bound to: 0 - type: integer 
	Parameter NARROW_ENABLE bound to: 0 - type: integer 
	Parameter WIDEN_MUL_ENABLE bound to: 0 - type: integer 
	Parameter SLIDE_ENABLE bound to: 0 - type: integer 
	Parameter SLIDE_N_ENABLE bound to: 0 - type: integer 
	Parameter MULT64_ENABLE bound to: 0 - type: integer 
	Parameter SHIFT64_ENABLE bound to: 1 - type: integer 
	Parameter MASK_ENABLE bound to: 0 - type: integer 
	Parameter MASK_ENABLE_EXT bound to: 0 - type: integer 
	Parameter FXP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vID' [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vID.sv:1]
	Parameter REQ_BYTE_EN_WIDTH bound to: 8 - type: integer 
	Parameter REQ_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RESP_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vID' (26#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vID.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vAdd_min_max' [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:4]
	Parameter REQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REQ_BYTE_EN_WIDTH bound to: 8 - type: integer 
	Parameter RESP_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REQ_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter SEW_WIDTH bound to: 2 - type: integer 
	Parameter OPSEL_WIDTH bound to: 9 - type: integer 
	Parameter MIN_MAX_ENABLE bound to: 0 - type: integer 
	Parameter MASK_ENABLE bound to: 0 - type: integer 
	Parameter FXP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vAdd_unit_block' [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_unit_block.v:1]
	Parameter REQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RESP_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SEW_WIDTH bound to: 2 - type: integer 
	Parameter OPSEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vAdd_unit_block' (27#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_unit_block.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vAdd_min_max' (28#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:4]
INFO: [Synth 8-6157] synthesizing module 'vAndOrXor' [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAndOrXor.v:1]
	Parameter REQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RESP_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REQ_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPSEL_WIDTH bound to: 2 - type: integer 
	Parameter VEC_MOVE_ENABLE bound to: 0 - type: integer 
	Parameter WHOLE_REG_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vAndOrXor' (29#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAndOrXor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vALU' (30#1) [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:21]
WARNING: [Synth 8-689] width (12) of port connection 'req_vl' does not match port width (8) of module 'vALU' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:393]
WARNING: [Synth 8-689] width (12) of port connection 'req_vl_out' does not match port width (8) of module 'vALU' [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:393]
INFO: [Synth 8-226] default block is never used [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:592]
INFO: [Synth 8-226] default block is never used [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:603]
INFO: [Synth 8-226] default block is never used [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:790]
INFO: [Synth 8-6155] done synthesizing module 'rvv_proc_main' (31#1) [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:42]
INFO: [Synth 8-6157] synthesizing module 'mem_queue' [/home/carolinew/RVV_workspace/rvv-lite/src/axi_mem_queue.sv:49]
	Parameter MBUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter MBUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MBUS_DW_B bound to: 8 - type: integer 
	Parameter RVV_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RVV_DW_B bound to: 8 - type: integer 
	Parameter FIFO_DEPTH_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFObuffer' [/home/carolinew/RVV_workspace/rvv-lite/src/axi_mem_queue.sv:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFObuffer' (32#1) [/home/carolinew/RVV_workspace/rvv-lite/src/axi_mem_queue.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'mem_queue' (33#1) [/home/carolinew/RVV_workspace/rvv-lite/src/axi_mem_queue.sv:49]
WARNING: [Synth 8-689] width (32) of port connection 'mbus_ar_addr' does not match port width (64) of module 'mem_queue' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'mbus_aw_addr' does not match port width (64) of module 'mem_queue' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Vfu' (34#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v:32]
WARNING: [Synth 8-689] width (2) of port connection 'mbus_b_resp' does not match port width (1) of module 'Vfu' [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:25362]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (35#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (36#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (37#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (38#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zcu104' (39#1) [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.699 ; gain = 297.492 ; free physical = 4451 ; free virtual = 23062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3104.543 ; gain = 312.336 ; free physical = 4493 ; free virtual = 23104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3104.543 ; gain = 312.336 ; free physical = 4493 ; free virtual = 23104
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3118.480 ; gain = 0.000 ; free physical = 4464 ; free virtual = 23075
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc:801]
WARNING: [Vivado 12-3521] Clock specified in more than one group: sys_clk [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc:801]
Finished Parsing XDC File [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_zcu104_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_zcu104_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.730 ; gain = 0.000 ; free physical = 3977 ; free virtual = 22589
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 64 instances
  IOBUFDSE3 => IOBUFDSE3 (DIFFINBUF, IBUFCTRL, INV, OBUFT_DCIEN(x2)): 8 instances
  MMCME2_ADV => MMCME4_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3619.730 ; gain = 0.000 ; free physical = 3977 ; free virtual = 22589
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3619.730 ; gain = 827.523 ; free physical = 4122 ; free virtual = 22734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3619.730 ; gain = 827.523 ; free physical = 4122 ; free virtual = 22734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3619.730 ; gain = 827.523 ; free physical = 4126 ; free virtual = 22738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_axilitedownconverterwrite_state_reg' in module 'xilinx_zcu104'
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_axilitedownconverterread_state_reg' in module 'xilinx_zcu104'
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_axilite2wishbone_state_reg' in module 'xilinx_zcu104'
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_refresher_state_reg' in module 'xilinx_zcu104'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"InstructionCache:/banks_0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "InstructionCache:/banks_0_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DataCache:/ways_0_data_symbol0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DataCache:/ways_0_data_symbol0_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DataCache:/ways_0_data_symbol1_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DataCache:/ways_0_data_symbol1_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DataCache:/ways_0_data_symbol2_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DataCache:/ways_0_data_symbol2_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DataCache:/ways_0_data_symbol3_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "DataCache:/ways_0_data_symbol3_reg"
INFO: [Synth 8-3971] The signal "FpuCore:/rf_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"vec_regfile:/vec_data_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "vec_regfile:/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "vec_regfile:/vec_data_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"vec_regfile:/vec_data_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "vec_regfile:/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "vec_regfile:/vec_data_reg"
INFO: [Synth 8-3971] The signal "vec_regfile:/vec_data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6794] RAM ("FIFObuffer:/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("FIFObuffer:/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"FIFObuffer:/FIFO_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_axilitedownconverterread_state_reg' using encoding 'sequential' in module 'xilinx_zcu104'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_axilitedownconverterwrite_state_reg' using encoding 'sequential' in module 'xilinx_zcu104'
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/tag_mem_reg" of size (depth=128 x width=28) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_refresher_state_reg' using encoding 'sequential' in module 'xilinx_zcu104'
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_2_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_3_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_4_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_5_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_6_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_7_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_8_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_9_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain0_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain1_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain2_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain3_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain4_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain5_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain6_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain7_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain8_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain9_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain10_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain11_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain12_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain13_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain14_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain15_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain16_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain17_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain18_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain19_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain20_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain21_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain22_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain23_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain24_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain25_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain26_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain27_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain28_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain29_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain30_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain31_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain32_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain33_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain34_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain35_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain36_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain37_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain38_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain39_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain40_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain41_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain42_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain43_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain44_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain45_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain46_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain47_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain48_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain49_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain50_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain51_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain52_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain53_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain54_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain55_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain56_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain57_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain58_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain59_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain60_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain61_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain62_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain63_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE2 |                              001 |                              011
                 iSTATE1 |                              010 |                              100
                 iSTATE3 |                              011 |                              001
                 iSTATE0 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_axilite2wishbone_state_reg' using encoding 'sequential' in module 'xilinx_zcu104'
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/storage_1_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 3619.730 ; gain = 827.523 ; free physical = 4101 ; free virtual = 22717
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   81 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 3     
	   3 Input   52 Bit       Adders := 1     
	   3 Input   48 Bit       Adders := 1     
	   2 Input   43 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   28 Bit       Adders := 4     
	   2 Input   27 Bit       Adders := 2     
	   4 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 11    
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 12    
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 11    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 18    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 7     
	   5 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 43    
	   4 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 174   
	   7 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 8     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 29    
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 64    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 5     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 5     
	               23 Bit    Registers := 31    
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 161   
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 69    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 62    
	                4 Bit    Registers := 76    
	                3 Bit    Registers := 196   
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 604   
+---RAMs : 
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	             128K Bit	(2048 X 64 bit)          RAMs := 4     
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	               3K Bit	(128 X 28 bit)          RAMs := 1     
	               2K Bit	(128 X 22 bit)          RAMs := 2     
	               1K Bit	(32 X 34 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	             1024 Bit	(128 X 8 bit)          RAMs := 64    
	              192 Bit	(8 X 24 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   3 Input  512 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 32    
	   4 Input   64 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 147   
	   5 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 12    
	   5 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 8     
	   2 Input   25 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   23 Bit        Muxes := 15    
	   2 Input   16 Bit        Muxes := 17    
	   3 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   3 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 20    
	  23 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 46    
	   4 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 30    
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 43    
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 81    
	   6 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 62    
	   4 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 13    
	   6 Input    2 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 596   
	  16 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 76    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 51    
	   5 Input    1 Bit        Muxes := 9     
	  13 Input    1 Bit        Muxes := 88    
	  12 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_sum1_output_rData_muls2_0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_sum1_output_rData_muls2_0_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: register mul_mul_output_rData_muls_2_reg is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: operator mul_mul_output_payload_muls_2 is absorbed into DSP mul_sum1_output_rData_muls2_0_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_1_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_sum1_output_rData_muls2_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: operator mul_mul_output_payload_muls_1 is absorbed into DSP mul_mul_output_rData_muls_1_reg.
DSP Report: Generating DSP mul_mul_output_rData_muls_0_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register decode_mul_rData_rs2_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register decode_mul_rData_rs1_mantissa_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_1_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: register mul_mul_output_rData_muls_0_reg is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: operator mul_mul_output_payload_muls_0 is absorbed into DSP mul_mul_output_rData_muls_0_reg.
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain0_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain1_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain2_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain3_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain4_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain5_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain6_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain7_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain8_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain9_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain10_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain11_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain12_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain13_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain14_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain15_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain16_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain17_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain18_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain19_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain20_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain21_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain22_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain23_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xilinx_zcu104/data_mem_grain24_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/VexRiscv/IBusCachedPlugin_cache/banks_0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "i_0/VexRiscv/IBusCachedPlugin_cache/banks_0_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/VexRiscv/dataCache_1/ways_0_data_symbol0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_0/VexRiscv/dataCache_1/ways_0_data_symbol0_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/VexRiscv/dataCache_1/ways_0_data_symbol1_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_0/VexRiscv/dataCache_1/ways_0_data_symbol1_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/VexRiscv/dataCache_1/ways_0_data_symbol2_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_0/VexRiscv/dataCache_1/ways_0_data_symbol2_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"i_0/VexRiscv/dataCache_1/ways_0_data_symbol3_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "i_0/VexRiscv/dataCache_1/ways_0_data_symbol3_reg"
INFO: [Synth 8-3971] The signal "i_0/VexRiscv/FpuPlugin_fpu/rf_ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"i_0/\Vfu/rvv_proc /vr/vec_data_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_0/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_0/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"i_0/\Vfu/rvv_proc /vr/vec_data_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_0/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_0/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-3971] The signal "i_0/\Vfu/rvv_proc /vr/vec_data_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/ar_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "Vfu/mq/ar_buf_l/FIFO_reg" due to constant propagation. Old ram width 32 bits, new ram width 32 bits.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/ar_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/Vfu/mq/ar_buf_l/FIFO_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xilinx_zcu104/Vfu/mq/ar_buf_l/FIFO_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xilinx_zcu104/Vfu/mq/ar_buf_l/FIFO_reg"
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/aw_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "Vfu/mq/aw_buf_l/FIFO_reg" due to constant propagation. Old ram width 32 bits, new ram width 32 bits.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/aw_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/Vfu/mq/aw_buf_l/FIFO_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"xilinx_zcu104/Vfu/mq/aw_buf_l/FIFO_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xilinx_zcu104/Vfu/mq/aw_buf_l/FIFO_reg"
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/w_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/w_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6794] RAM ("xilinx_zcu104/Vfu/mq/w_buf_l/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xilinx_zcu104/Vfu/mq/w_buf_l/FIFO_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/r_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/r_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6794] RAM ("xilinx_zcu104/Vfu/mq/r_buf_l/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xilinx_zcu104/Vfu/mq/r_buf_l/FIFO_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/mem_1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/w_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6794] RAM ("xilinx_zcu104/Vfu/mq/w_buf_l/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xilinx_zcu104/Vfu/mq/w_buf_l/FIFO_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/r_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6794] RAM ("xilinx_zcu104/Vfu/mq/r_buf_l/FIFO_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xilinx_zcu104/Vfu/mq/r_buf_l/FIFO_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/ar_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/aw_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/w_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/r_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain19_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain20_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain21_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain22_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain23_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain24_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain25_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain26_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain27_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain28_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain29_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain30_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain31_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain32_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain33_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain34_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain35_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain36_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain37_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain38_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain39_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain40_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain41_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain42_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain43_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain44_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain45_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain46_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain47_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain48_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain49_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain50_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain51_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain52_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain53_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain54_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain55_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain56_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain57_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain58_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain59_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain60_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain61_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain62_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain63_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:19 . Memory (MB): peak = 3645.715 ; gain = 853.508 ; free physical = 4005 ; free virtual = 22653
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "Vfu/mq/w_buf_l/FIFO_reg" defined in module: "xilinx_zcu104" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "Vfu/mq/r_buf_l/FIFO_reg" defined in module: "xilinx_zcu104" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+--------------+---------------+----------------+
|Module Name   | RTL Object   | Depth x Width | Implemented As | 
+--------------+--------------+---------------+----------------+
|xilinx_zcu104 | p_0_out      | 64x8          | LUT            | 
|xilinx_zcu104 | mem_dat0_reg | 8192x32       | Block RAM      | 
|xilinx_zcu104 | p_0_out      | 64x8          | LUT            | 
|xilinx_zcu104 | mem_dat0_reg | 8192x32       | Block RAM      | 
+--------------+--------------+---------------+----------------+


Ultra RAM: Preliminary Mapping	Report (see note below)
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name   | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|xilinx_zcu104 | Vfu/mq/w_buf_l/FIFO_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|xilinx_zcu104 | Vfu/mq/r_buf_l/FIFO_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/VexRiscv/IBusCachedPlugin_cache | banks_0_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|i_0/VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg          | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/VexRiscv/dataCache_1            | ways_0_tags_reg          | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol0_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol2_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol3_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xilinx_zcu104                       | Vfu/mq/ar_buf_l/FIFO_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|xilinx_zcu104                       | Vfu/mq/aw_buf_l/FIFO_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|xilinx_zcu104                       | mem_1_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+
|Module Name                | RTL Object                  | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_target_reg | User Attribute | 32 x 1               | RAM32X1D x 4	             | 
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_hit_reg    | User Attribute | 32 x 1               | RAM32X1D x 5	             | 
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_writes_reg | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|xilinx_zcu104              | data_mem_grain0_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain1_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain2_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain3_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain4_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain5_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain6_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain7_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain8_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain9_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain10_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain11_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain12_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain13_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain14_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain15_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain16_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain17_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain18_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain19_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain20_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain21_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain22_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain23_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain24_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain25_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain26_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain27_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain28_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain29_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain30_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain31_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain32_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain33_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain34_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain35_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain36_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain37_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain38_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain39_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain40_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain41_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain42_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain43_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain44_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain45_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain46_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain47_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain48_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain49_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain50_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain51_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain52_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain53_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain54_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain55_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain56_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain57_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain58_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain59_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain60_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain61_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain62_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain63_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | storage_9_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_4_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_7_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_3_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_2_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_8_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_6_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_5_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_reg                 | Implied        | 16 x 8               | RAM32M16 x 1	             | 
|xilinx_zcu104              | tag_mem_reg                 | Implied        | 128 x 28             | RAM64M8 x 8	              | 
|xilinx_zcu104              | storage_1_reg               | Implied        | 16 x 8               | RAM32M16 x 1	             | 
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FpuCore     | (A''*B2)'    | 18     | 6      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FpuCore     | (A''*B2)'    | 18     | 6      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|FpuCore     | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'       | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'       | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'       | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
sys_clk in more then one group at line 801 of file /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 3645.715 ; gain = 853.508 ; free physical = 3805 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_1/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_1/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_1/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 32 for RAM "i_1/\Vfu/rvv_proc /vr/vec_data_reg"
INFO: [Synth 8-3971] The signal "i_1/\Vfu/rvv_proc /vr/vec_data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "Vfu/mq/ar_buf_l/FIFO_reg" due to constant propagation. Old ram width 32 bits, new ram width 32 bits.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/ar_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/Vfu/mq/ar_buf_l/FIFO_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xilinx_zcu104/Vfu/mq/ar_buf_l/FIFO_reg"
INFO: [Synth 8-5784] Optimized 0 bits of RAM "Vfu/mq/aw_buf_l/FIFO_reg" due to constant propagation. Old ram width 32 bits, new ram width 32 bits.
RAM Pipeline Warning: Read Address Register Found For RAM Vfu/mq/aw_buf_l/FIFO_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/Vfu/mq/aw_buf_l/FIFO_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xilinx_zcu104/Vfu/mq/aw_buf_l/FIFO_reg"
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "xilinx_zcu104/mem_1_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("xilinx_zcu104/mem_1_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:49 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3561 ; free virtual = 22211
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "Vfu/mq/w_buf_l/FIFO_reg" defined in module: "xilinx_zcu104" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "Vfu/mq/r_buf_l/FIFO_reg" defined in module: "xilinx_zcu104" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping	Report (see note below)
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name   | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|xilinx_zcu104 | Vfu/mq/w_buf_l/FIFO_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|xilinx_zcu104 | Vfu/mq/r_buf_l/FIFO_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+--------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping	Report
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/VexRiscv/IBusCachedPlugin_cache | banks_0_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|i_0/VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg          | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/VexRiscv/dataCache_1            | ways_0_tags_reg          | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol0_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol1_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol2_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|i_0/VexRiscv/dataCache_1            | ways_0_data_symbol3_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xilinx_zcu104                       | Vfu/mq/ar_buf_l/FIFO_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|xilinx_zcu104                       | Vfu/mq/aw_buf_l/FIFO_reg | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|xilinx_zcu104                       | mem_1_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+
|Module Name                | RTL Object                  | Inference      | Size (Depth x Width) | Primitives                | 
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_target_reg | User Attribute | 32 x 1               | RAM32X1D x 4	             | 
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_hit_reg    | User Attribute | 32 x 1               | RAM32X1D x 5	             | 
|i_0/VexRiscv/FpuPlugin_fpu | rf_scoreboards_0_writes_reg | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|xilinx_zcu104              | data_mem_grain0_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain1_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain2_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain3_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain4_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain5_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain6_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain7_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain8_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain9_reg         | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain10_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain11_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain12_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain13_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain14_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain15_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain16_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain17_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain18_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain19_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain20_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain21_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain22_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain23_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain24_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain25_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain26_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain27_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain28_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain29_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain30_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain31_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain32_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain33_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain34_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain35_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain36_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain37_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain38_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain39_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain40_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain41_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain42_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain43_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain44_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain45_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain46_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain47_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain48_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain49_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain50_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain51_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain52_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain53_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain54_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain55_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain56_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain57_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain58_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain59_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain60_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain61_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain62_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | data_mem_grain63_reg        | Implied        | 128 x 8              | RAM64X1D x 2	RAM64M8 x 2	 | 
|xilinx_zcu104              | storage_9_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_4_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_7_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_3_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_2_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_8_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_6_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_5_reg               | Implied        | 8 x 24               | RAM32M16 x 2	             | 
|xilinx_zcu104              | storage_reg                 | Implied        | 16 x 8               | RAM32M16 x 1	             | 
|xilinx_zcu104              | tag_mem_reg                 | Implied        | 128 x 28             | RAM64M8 x 8	              | 
|xilinx_zcu104              | storage_1_reg               | Implied        | 16 x 8               | RAM32M16 x 1	             | 
+---------------------------+-----------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/FpuPlugin_fpu/rf_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/FpuPlugin_fpu/rf_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/FpuPlugin_fpu/rf_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/rvv_proc/vr/vec_data_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/rvv_proc/vr/vec_data_reg_1_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/rvv_proc/vr/vec_data_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/rvv_proc/vr/vec_data_reg_2_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/mq/ar_buf_l/FIFO_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/mq/aw_buf_l/FIFO_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/mq/w_buf_l/FIFO_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Vfu/mq/r_buf_l/FIFO_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:50 ; elapsed = 00:04:04 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3696 ; free virtual = 22347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:12771]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:12771]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:12771]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:12771]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:12771]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:14747]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:14860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/rvv_proc_main.sv:348]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:12157]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:14280]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:11220]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:16191]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_rvvLite.v:15115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17087]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:17086]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:15764]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:15763]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:856]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:855]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:849]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:848]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:849]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vALU.v:848]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:127]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/carolinew/RVV_workspace/rvv-lite/src/vALU/vAdd_min_max.v:126]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:07 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3689 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:07 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3689 ; free virtual = 22340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:04:10 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3690 ; free virtual = 22341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:57 ; elapsed = 00:04:10 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3690 ; free virtual = 22341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:11 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3694 ; free virtual = 22345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:11 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3694 ; free virtual = 22345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vAdd_0/s3_out_be_reg[7]        | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vID_0/out_addr_reg[4]          | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vID_0/out_vec_reg[63]          | 5      | 43    | YES          | NO                 | YES               | 43     | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vID_0/out_valid_reg            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vAdd_0/s3_valid_reg            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vAdd_0/out_addr_reg[4]         | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/and_or_xor.vAndOrXor_0/out_vec_reg[63] | 5      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/and_or_xor.vAndOrXor_0/out_valid_reg   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/and_or_xor.vAndOrXor_0/out_addr_reg[4] | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/resp_end_reg                           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/add_sub.vAdd_0/out_vec_reg[63]         | 5      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/resp_sew_reg[1]                        | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|xilinx_zcu104 | Vfu/rvv_proc/alu/s5_be_reg[7]                           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|xilinx_zcu104 | soc_uspddrphy_rddata_en_tappeddelayline8_reg            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xilinx_zcu104 | soc_builder_new_master_rdata_valid19_reg                | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     2|
|2     |BUFGCE          |     1|
|3     |BUFGCE_DIV      |     1|
|4     |CARRY8          |   244|
|5     |DSP_ALU         |     7|
|7     |DSP_A_B_DATA    |     7|
|10    |DSP_C_DATA      |     7|
|12    |DSP_MULTIPLIER  |     7|
|13    |DSP_M_DATA      |     7|
|15    |DSP_OUTPUT      |     7|
|16    |DSP_PREADD      |     7|
|17    |DSP_PREADD_DATA |     7|
|18    |IDELAYCTRL      |     1|
|19    |IDELAYE3        |    64|
|20    |ISERDESE3       |    64|
|21    |LUT1            |   586|
|22    |LUT2            |  1793|
|23    |LUT3            |  3634|
|24    |LUT4            |  1774|
|25    |LUT5            |  2900|
|26    |LUT6            |  4942|
|27    |MMCME2_ADV      |     1|
|28    |MUXF7           |   121|
|29    |MUXF8           |     9|
|30    |ODELAYE3        |   107|
|32    |OSERDESE3       |   107|
|33    |RAM32M16        |    18|
|34    |RAM32X1D        |    10|
|35    |RAM64M8         |   136|
|36    |RAM64X1D        |   128|
|37    |RAMB18E2        |    11|
|39    |RAMB36E2        |    47|
|52    |SRL16E          |   210|
|53    |URAM288         |     2|
|54    |FDCE            |     8|
|55    |FDPE            |     4|
|56    |FDRE            |  9855|
|57    |FDSE            |   618|
|58    |IBUF            |     1|
|59    |IBUFDS          |     1|
|60    |IOBUF           |    64|
|61    |IOBUFDSE3       |     8|
|62    |OBUF            |    39|
|63    |OBUFDS          |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:11 . Memory (MB): peak = 4104.457 ; gain = 1312.250 ; free physical = 3694 ; free virtual = 22345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11296 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:38 ; elapsed = 00:03:45 . Memory (MB): peak = 4104.457 ; gain = 797.062 ; free physical = 3732 ; free virtual = 22382
Synthesis Optimization Complete : Time (s): cpu = 00:03:58 ; elapsed = 00:04:12 . Memory (MB): peak = 4104.465 ; gain = 1312.250 ; free physical = 3732 ; free virtual = 22383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4104.465 ; gain = 0.000 ; free physical = 3810 ; free virtual = 22461
INFO: [Netlist 29-17] Analyzing 815 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc:801]
INFO: [Timing 38-2] Deriving generated clocks [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc:801]
WARNING: [Vivado 12-3521] Clock specified in more than one group: sys_clk [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc:801]
Finished Parsing XDC File [/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance MMCME2_ADV with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4210.145 ; gain = 0.000 ; free physical = 3714 ; free virtual = 22365
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 377 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 64 instances
  IOBUFDSE3 => IOBUFDSE3 (DIFFINBUF, IBUFCTRL, INV, OBUFT_DCIEN(x2)): 8 instances
  MMCME2_ADV => MMCME4_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 136 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
324 Infos, 321 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:28 ; elapsed = 00:04:35 . Memory (MB): peak = 4210.145 ; gain = 1813.445 ; free physical = 3916 ; free virtual = 22567
# report_timing_summary -file xilinx_zcu104_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4724.391 ; gain = 514.246 ; free physical = 3411 ; free virtual = 22063
# report_utilization -hierarchical -file xilinx_zcu104_utilization_hierarchical_synth.rpt
# report_utilization -file xilinx_zcu104_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4788.422 ; gain = 64.031 ; free physical = 3399 ; free virtual = 22051

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11150f75c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3399 ; free virtual = 22051

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 139 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c603bc45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3341 ; free virtual = 21993
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 66 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135618832

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3346 ; free virtual = 21997
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a48b428e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3346 ; free virtual = 21998
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1430a0843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3342 ; free virtual = 21994
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1430a0843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3342 ; free virtual = 21994
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a48b428e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3342 ; free virtual = 21994
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              66  |                                              3  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               3  |                                             63  |
|  BUFG optimization            |               0  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3346 ; free virtual = 21998
Ending Logic Optimization Task | Checksum: 1bfd3c423

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4788.422 ; gain = 0.000 ; free physical = 3346 ; free virtual = 21998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 58 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 116
Ending PowerOpt Patch Enables Task | Checksum: 1249e1c3e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3456 ; free virtual = 22108
Ending Power Optimization Task | Checksum: 1249e1c3e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4860.457 ; gain = 72.035 ; free physical = 3483 ; free virtual = 22135

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1249e1c3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3483 ; free virtual = 22135

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3483 ; free virtual = 22135
Ending Netlist Obfuscation Task | Checksum: 1e1a76482

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3483 ; free virtual = 22135
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 4860.457 ; gain = 136.066 ; free physical = 3483 ; free virtual = 22135
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3422 ; free virtual = 22074
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1246664c5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3422 ; free virtual = 22074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3422 ; free virtual = 22074

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f32a0650

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3443 ; free virtual = 22095

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c0bd5232

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3378 ; free virtual = 22031

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c0bd5232

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3378 ; free virtual = 22031
Phase 1 Placer Initialization | Checksum: 1c0bd5232

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3377 ; free virtual = 22029

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 190afb7ec

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3366 ; free virtual = 22019

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ba939fbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3367 ; free virtual = 22020

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1ba939fbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3368 ; free virtual = 22020

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1ba939fbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3340 ; free virtual = 21992

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1bf87e8e2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3345 ; free virtual = 21997

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1bd60079a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3329 ; free virtual = 21981

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1bd60079a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3329 ; free virtual = 21981
Phase 2.1.1 Partition Driven Placement | Checksum: 1bd60079a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3336 ; free virtual = 21988
Phase 2.1 Floorplanning | Checksum: 1ba7d10f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3336 ; free virtual = 21988

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ba7d10f6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3336 ; free virtual = 21988

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 185 LUTNM shape to break, 446 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 45, two critical 140, total 185, new lutff created 3
INFO: [Physopt 32-775] End 1 Pass. Optimized 345 nets or cells. Created 185 new cells, deleted 160 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 34 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3332 ; free virtual = 21985
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[5]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-1132] Very high fanout net 'VexRiscv/IBusCachedPlugin_cache/FSM_sequential_soc_builder_axilite2wishbone_state_reg[2]_0[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1608 to 265. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 265.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_8 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_7_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_6 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_5_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_7 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_4 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_5 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/ADDRBWRADDR[9] could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_3 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_1 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/state_reg_2 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_1_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[19]_3 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_7_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_1 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_3 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_2_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_2 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_1_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/ADDRBWRADDR[8] could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_0 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[19]_2 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_4 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_5 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_4_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_4 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_3_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[18] could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_6[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_8_i_34 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[19]_1 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_5[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_9_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[18]_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_8 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_7_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_5 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_2 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_1_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_6 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_5_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[19]_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_6[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_8_i_33 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_5[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_9_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_6[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_8_i_35 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_4[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_10_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_4[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_10_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_4[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_10_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_4[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_10_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_3 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_8 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_7_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_6[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_8_i_36 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_5[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_9_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_2[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_5[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_9_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_2[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_12_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_7 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_6_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_3[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_11_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_3[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_11_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[38] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_26 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_3[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_11_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[56] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_8 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[63] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_2[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_12_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/insn_in_f_reg[19] could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_7 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[62] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_2[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_12_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[54] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_10 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src1/ADDRBWRADDR[0] could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src1/vec_data_reg_2_bram_0_i_21 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_3[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_11_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_1[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_13_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[59] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_5 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_1[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_13_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[57] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_7 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_dest.mask.agu_dest/base_reg_reg[3]_6 could not be optimized because driver Vfu/rvv_proc/agu_dest.mask.agu_dest/vec_data_reg_1_bram_5_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_0[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[58] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_6 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[41] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_23 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[46] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_18 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_1[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_13_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[43] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_21 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[45] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_19 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[44] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_20 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_1[3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_13_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[42] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_22 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7][3] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_15_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[37] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_27 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/base_reg_reg[4]_1 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[51] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_13 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[61] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_0[2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_14_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[55] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_9 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[50] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_14 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[48] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_16 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[49] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_15 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[60] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[39] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_25 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[34] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_30 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/base_reg_reg[4]_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7][2] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_15_i_2 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[40] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_24 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[47] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_17 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[33] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_31 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_0[1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_14_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[53] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/insn_in_f_reg[24]_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7]_0[0] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_14_i_4 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[52] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_12 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_ld_no_mask.agu_ld/req_be_out_reg[7][1] could not be optimized because driver Vfu/rvv_proc/agu_ld_no_mask.agu_ld/vec_data_reg_1_bram_15_i_3 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/alu/vr_in_data[35] could not be optimized because driver Vfu/rvv_proc/alu/vec_data_reg_1_bram_8_i_29 could not be replicated
INFO: [Physopt 32-117] Net Vfu/rvv_proc/agu_src.no_mask.agu_src2/vr_rd_active_2_reg_0 could not be optimized because driver Vfu/rvv_proc/agu_src.no_mask.agu_src2/vec_data_reg_1_bram_1_i_2 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3333 ; free virtual = 21987
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3331 ; free virtual = 21984

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          185  |            160  |                   345  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |          41  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            6  |              0  |                     6  |           1  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          191  |            160  |                   354  |          43  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1075f6cf7

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3330 ; free virtual = 21983
Phase 2.3 Global Placement Core | Checksum: 1d7fb4d60

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3325 ; free virtual = 21978
Phase 2 Global Placement | Checksum: 1d7fb4d60

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3338 ; free virtual = 21991

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1152a728a

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3335 ; free virtual = 21989

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1346488cb

Time (s): cpu = 00:02:00 ; elapsed = 00:00:52 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3335 ; free virtual = 21988

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c1afdf5e

Time (s): cpu = 00:02:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3316 ; free virtual = 21970

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 23eb45cdc

Time (s): cpu = 00:02:08 ; elapsed = 00:00:57 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3319 ; free virtual = 21973

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1d65af9dc

Time (s): cpu = 00:02:10 ; elapsed = 00:00:59 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3291 ; free virtual = 21945
Phase 3.3 Small Shape DP | Checksum: 116926291

Time (s): cpu = 00:02:17 ; elapsed = 00:01:01 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3312 ; free virtual = 21966

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1780b597a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3271 ; free virtual = 21964

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16294a491

Time (s): cpu = 00:02:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3247 ; free virtual = 21961

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12f3b71e5

Time (s): cpu = 00:02:51 ; elapsed = 00:01:17 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3292 ; free virtual = 21960
Phase 3 Detail Placement | Checksum: 12f3b71e5

Time (s): cpu = 00:02:51 ; elapsed = 00:01:17 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3292 ; free virtual = 21960

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1155b907c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-4112.108 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a575878

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3259 ; free virtual = 21932
INFO: [Place 46-35] Processed net sys_rst, inserted BUFG to drive 2360 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12da6d37f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3259 ; free virtual = 21933
Phase 4.1.1.1 BUFG Insertion | Checksum: 148195d1e

Time (s): cpu = 00:03:16 ; elapsed = 00:01:26 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3261 ; free virtual = 21936
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.709. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:37 ; elapsed = 00:01:46 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3268 ; free virtual = 21940
Phase 4.1 Post Commit Optimization | Checksum: 113b40907

Time (s): cpu = 00:03:38 ; elapsed = 00:01:46 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3267 ; free virtual = 21940
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3269 ; free virtual = 21942

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 202a07365

Time (s): cpu = 00:03:43 ; elapsed = 00:01:50 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3277 ; free virtual = 21950

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 202a07365

Time (s): cpu = 00:03:43 ; elapsed = 00:01:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3295 ; free virtual = 21950
Phase 4.3 Placer Reporting | Checksum: 202a07365

Time (s): cpu = 00:03:44 ; elapsed = 00:01:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3282 ; free virtual = 21949

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3282 ; free virtual = 21949

Time (s): cpu = 00:03:44 ; elapsed = 00:01:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3282 ; free virtual = 21949
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2aa893e9f

Time (s): cpu = 00:03:44 ; elapsed = 00:01:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3286 ; free virtual = 21953
Ending Placer Task | Checksum: 21b703c8f

Time (s): cpu = 00:03:44 ; elapsed = 00:01:51 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3283 ; free virtual = 21950
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:06 ; elapsed = 00:01:58 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3377 ; free virtual = 22044
# report_utilization -hierarchical -file xilinx_zcu104_utilization_hierarchical_place.rpt
# report_utilization -file xilinx_zcu104_utilization_place.rpt
# report_io -file xilinx_zcu104_io.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3340 ; free virtual = 22018
# report_control_sets -verbose -file xilinx_zcu104_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3372 ; free virtual = 22040
# report_clock_utilization -file xilinx_zcu104_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 55f53205 ConstDB: 0 ShapeSum: d68ea02c RouteDB: eeec6a5e

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3151 ; free virtual = 21818
Phase 1 Build RT Design | Checksum: 807b6383

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3149 ; free virtual = 21818
Post Restoration Checksum: NetGraph: 7b013238 NumContArr: 755d3a73 Constraints: acfd6dd6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19d5bda81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3092 ; free virtual = 21761

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19d5bda81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3092 ; free virtual = 21761

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1e787df62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3066 ; free virtual = 21736

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2090644ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3062 ; free virtual = 21741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.450 | TNS=-2861.634| WHS=-0.103 | THS=-7.001 |

Phase 2 Router Initialization | Checksum: 1f2c061be

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3055 ; free virtual = 21729

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25953
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18506
  Number of Partially Routed Nets     = 7447
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f2c061be

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3047 ; free virtual = 21722
Phase 3 Initial Routing | Checksum: 189683a40

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3010 ; free virtual = 21678

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6830
 Number of Nodes with overlaps = 814
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.971 | TNS=-5837.522| WHS=-0.009 | THS=-0.033 |

Phase 4.1 Global Iteration 0 | Checksum: 3274109fa

Time (s): cpu = 00:02:40 ; elapsed = 00:01:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 3006 ; free virtual = 21675

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.757 | TNS=-5216.773| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29ae55db0

Time (s): cpu = 00:03:09 ; elapsed = 00:01:27 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2970 ; free virtual = 21639

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.752 | TNS=-5215.660| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 115d7ec61

Time (s): cpu = 00:03:16 ; elapsed = 00:01:32 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2967 ; free virtual = 21646

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.638 | TNS=-5124.518| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2361e17a6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:46 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2971 ; free virtual = 21647

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.714 | TNS=-5047.207| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: c25ed381

Time (s): cpu = 00:03:43 ; elapsed = 00:01:55 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2972 ; free virtual = 21645
Phase 4 Rip-up And Reroute | Checksum: c25ed381

Time (s): cpu = 00:03:43 ; elapsed = 00:01:55 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2969 ; free virtual = 21642

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14827b867

Time (s): cpu = 00:03:50 ; elapsed = 00:01:57 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2990 ; free virtual = 21661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.638 | TNS=-5124.518| WHS=0.014  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 265b0619a

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2964 ; free virtual = 21624

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 265b0619a

Time (s): cpu = 00:03:55 ; elapsed = 00:02:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2964 ; free virtual = 21624
Phase 5 Delay and Skew Optimization | Checksum: 265b0619a

Time (s): cpu = 00:03:55 ; elapsed = 00:02:00 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2968 ; free virtual = 21628

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20b8c7ddc

Time (s): cpu = 00:04:00 ; elapsed = 00:02:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2937 ; free virtual = 21620
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.623 | TNS=-5120.051| WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21f84067e

Time (s): cpu = 00:04:00 ; elapsed = 00:02:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2937 ; free virtual = 21620
Phase 6 Post Hold Fix | Checksum: 21f84067e

Time (s): cpu = 00:04:01 ; elapsed = 00:02:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2937 ; free virtual = 21620

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.57692 %
  Global Horizontal Routing Utilization  = 2.17895 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.1784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.2038%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X49Y159 -> INT_X49Y159
   INT_X47Y155 -> INT_X47Y155
East Dir 1x1 Area, Max Cong = 71.1538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 240f2bb97

Time (s): cpu = 00:04:02 ; elapsed = 00:02:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2934 ; free virtual = 21616

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 240f2bb97

Time (s): cpu = 00:04:02 ; elapsed = 00:02:02 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2949 ; free virtual = 21615

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 240f2bb97

Time (s): cpu = 00:04:04 ; elapsed = 00:02:04 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2947 ; free virtual = 21619

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.623 | TNS=-5120.051| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 240f2bb97

Time (s): cpu = 00:04:04 ; elapsed = 00:02:04 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2951 ; free virtual = 21623
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4914.837 | WHS=0.014 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 240f2bb97

Time (s): cpu = 00:04:27 ; elapsed = 00:02:12 . Memory (MB): peak = 4860.457 ; gain = 0.000 ; free physical = 2919 ; free virtual = 21591
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4914.837 | WHS=0.014 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: soc_uspddrphy_dq_o_delayed32.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/FIFO_reg_bram_0_n_65.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/ODELAYE3_106_i_3_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.290. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_19_37.
INFO: [Physopt 32-952] Improved path group WNS = -0.238. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_19_37.
INFO: [Physopt 32-952] Improved path group WNS = -0.227. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_16_31.
INFO: [Physopt 32-952] Improved path group WNS = -0.205. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_19_37.
INFO: [Physopt 32-952] Improved path group WNS = -0.189. Path group: **async_default**. Processed net: IDELAYCTRL_40.
INFO: [Physopt 32-952] Improved path group WNS = -0.156. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_16_31.
INFO: [Physopt 32-952] Improved path group WNS = -0.142. Path group: **async_default**. Processed net: IDELAYCTRL_40.
INFO: [Physopt 32-952] Improved path group WNS = -0.126. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_19_37.
INFO: [Physopt 32-952] Improved path group WNS = -0.111. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_16_31.
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_12_23.
INFO: [Physopt 32-952] Improved path group WNS = -0.075. Path group: **async_default**. Processed net: IDELAYCTRL_40.
INFO: [Physopt 32-952] Improved path group WNS = -0.062. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.042. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_12_23.
INFO: [Physopt 32-952] Improved path group WNS = -0.041. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_6_11.
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: **async_default**. Processed net: IDELAYCTRL_REPLICATED_0_16_31.
INFO: [Physopt 32-735] Processed net IDELAYCTRL_40. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4912.949 | WHS=0.014 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4912.949 | WHS=0.014 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1d69abec6

Time (s): cpu = 00:04:35 ; elapsed = 00:02:15 . Memory (MB): peak = 4874.352 ; gain = 13.895 ; free physical = 2904 ; free virtual = 21576
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 2904 ; free virtual = 21577
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.623 | TNS=-4912.949 | WHS=0.014 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 18796f8ef

Time (s): cpu = 00:04:35 ; elapsed = 00:02:15 . Memory (MB): peak = 4874.352 ; gain = 13.895 ; free physical = 2909 ; free virtual = 21583
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:35 ; elapsed = 00:02:15 . Memory (MB): peak = 4874.352 ; gain = 13.895 ; free physical = 3057 ; free virtual = 21731
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:57 ; elapsed = 00:02:21 . Memory (MB): peak = 4874.352 ; gain = 13.895 ; free physical = 3057 ; free virtual = 21731
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 3060 ; free virtual = 21733

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4912.949 | WHS=0.014 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f6e0a2f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 3005 ; free virtual = 21678
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.623 | TNS=-4912.949 | WHS=0.014 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: soc_uspddrphy_dq_o_delayed32.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/FIFO_reg_bram_0_n_65.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/ODELAYE3_106_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/IDELAYE3_62_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_adr[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_last_was_read_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1_reg[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1[3]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1[3]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/soc_basesoc_socbushandler_ar_payload_addr[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/mem_1_reg_0_i_71_n_0.
INFO: [Physopt 32-663] Processed net VexRiscv/IBusCachedPlugin_cache/CE0526_out.  Re-placed instance VexRiscv/IBusCachedPlugin_cache/ODELAYE3_82_i_1
INFO: [Physopt 32-952] Improved path group WNS = -1.622. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/CE0526_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/CE0526_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/soc_basesoc_vexriscv_ar_payload_addr[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: soc_uspddrphy_dq_o_delayed32.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/FIFO_reg_bram_0_n_65.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/ODELAYE3_106_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/IDELAYE3_62_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.621. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_adr[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.593. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_adr[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_adr[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_last_was_read_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1_reg[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1[3]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/soc_builder_bus_interconnect_slave_sel_reg1[3]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/soc_basesoc_socbushandler_ar_payload_addr[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/mem_1_reg_0_i_71_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: VexRiscv/IBusCachedPlugin_cache/CE0526_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk. Processed net: Vfu/mq/ar_buf_l/soc_basesoc_vexriscv_ar_payload_addr[2].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.593 | TNS=-4892.083 | WHS=0.014 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1f6e0a2f7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 2942 ; free virtual = 21632
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 2933 ; free virtual = 21628
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.593 | TNS=-4892.083 | WHS=0.014 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.030  |         20.866  |            0  |              0  |                     3  |           0  |           1  |  00:00:31  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 2933 ; free virtual = 21628
Ending Physical Synthesis Task | Checksum: 1d66779d9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 2933 ; free virtual = 21628
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 3176 ; free virtual = 21871
# write_checkpoint -force xilinx_zcu104_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4874.352 ; gain = 0.000 ; free physical = 3127 ; free virtual = 21849
INFO: [Common 17-1381] The checkpoint '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (112)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (112)
---------------------------------
 There are 112 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.593    -4892.083                   9233                37579        0.014        0.000                      0                37579       -0.600     -141.432                     238                 13072  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk125_p                {0.000 4.000}        8.000           125.000         
  pll4x_clk             {0.000 0.500}        1.000           1000.000        
    pll4x_clk_DIV4_INV  {2.000 4.000}        4.000           250.000         
    sys_clk             {0.000 2.000}        4.000           250.000         
  soc_crg_clkout1       {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                 6.939        0.000                      0                    7        0.050        0.000                      0                    7        1.600        0.000                       0                    10  
  pll4x_clk                                                                                                                                                         -0.600     -141.432                     238                   238  
    sys_clk             -1.593    -4892.083                   9233                37530        0.014        0.000                      0                37530        0.284        0.000                       0                 12791  
  soc_crg_clkout1        1.019        0.000                      0                   20        0.056        0.000                      0                   20        0.437        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  soc_crg_clkout1    soc_crg_clkout1          0.000        0.000                      0                   22        0.041        0.000                      0                   22  


# report_route_status -file xilinx_zcu104_route_status.rpt
# report_drc -file xilinx_zcu104_drc.rpt
Command: report_drc -file xilinx_zcu104_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/xilinx_zcu104_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file xilinx_zcu104_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file xilinx_zcu104_power.rpt
Command: report_power -file xilinx_zcu104_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4898.363 ; gain = 24.012 ; free physical = 3183 ; free virtual = 21858
# write_bitstream -force xilinx_zcu104.bit 
Command: write_bitstream -force xilinx_zcu104.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_1/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_2/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_3/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_4/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_5/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_6/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDSE3_7/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg multiplier stage VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg multiplier stage VexRiscv/FpuPlugin_fpu/mul_mul_output_rData_muls_1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg multiplier stage VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg multiplier stage VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg multiplier stage VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/r_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 Vfu/mq/w_buf_l/FIFO_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC RTSTAT-10] No routable loads: 41 net(s) have no routable loads. The problem bus(es) and/or net(s) are tag_mem_adr0__0[6], tag_mem_adr0__1[6], tag_mem_adr0__2[6], tag_mem_adr0__3[6], tag_mem_adr0__5[6], tag_mem_adr0__6[6], tag_mem_adr0__8[6], tag_mem_adr0__9[6], tag_mem_adr0__10[6], tag_mem_adr0__14[6], tag_mem_adr0__16[6], tag_mem_adr0__17[6], tag_mem_adr0__18[6], tag_mem_adr0__20[6], tag_mem_adr0__21[6]... and (the first 15 of 41 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_zcu104.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/build/xilinx_zcu104.proj_rvvlite/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Sep 23 13:39:18 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 4898.363 ; gain = 0.000 ; free physical = 3126 ; free virtual = 21827
# quit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 23 13:39:18 2022...
Timing check performed only for Vivado.
Loading bitstream onto board
MAKEFLAGS=-j8 /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/scripts/pyrun ./common_soc.py --output-dir build/xilinx_zcu104.proj_rvvlite --csr-json build/xilinx_zcu104.proj_rvvlite/csr.json  --cpu-vfu /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/proj/proj_rvvlite/vfu.v  --rvv-src /home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/../src --bus-standard axi-lite --bus-data-width 32 --bus-address-width 32 --uart-baudrate 1843200 --target xilinx_zcu104 --cpu-variant=rvvLite --sys-clk-freq=250000000 --no-compile-software --load
make_soc: cpu_variant is rvvLite
Variant "rvvLite" already known.
INFO:SoC:[1m        __   _ __      _  __  [0m
INFO:SoC:[1m       / /  (_) /____ | |/_/  [0m
INFO:SoC:[1m      / /__/ / __/ -_)>  <    [0m
INFO:SoC:[1m     /____/_/\__/\__/_/|_|  [0m
INFO:SoC:[1m  Build your hardware, easily![0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mCreating SoC... (2022-09-23 13:39:19)[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:FPGA device : xczu7ev-ffvc1156-2-i.
INFO:SoC:System clock: 250.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoCBusHandler:Adding [36mreserved[0m Bus Regions...
INFO:SoCBusHandler:Bus Handler [32mcreated[0m.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoCCSRHandler:Adding [36mreserved[0m CSRs...
INFO:SoCCSRHandler:CSR Handler [32mcreated[0m.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to [1m32[0m Locations).
INFO:SoCIRQHandler:Adding [36mreserved[0m IRQs...
INFO:SoCIRQHandler:IRQ Handler [32mcreated[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mInitial SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoCBusHandler:[1mvfu[0m Bus [36mconverted[0m from [1mAXI Lite[0m [1m64[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mvfu[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mio0[0m Region [32madded[0m at Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoC:CPU [36moverriding[0m [1msram[0m mapping from [1m0x01000000[0m to [1m0x10000000[0m.
INFO:SoCBusHandler:[1mcpu_bus0[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mcpu_bus0[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[1mcpu_bus1[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mcpu_bus1[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mrom[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mrom[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1mrom[0m [32madded[0m Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m Region [32madded[0m at Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1msram[0m [32madded[0m Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCIRQHandler:[4muart[0m IRQ [36mallocated[0m at Location [1m0[0m.
INFO:SoCIRQHandler:[4mtimer0[0m IRQ [36mallocated[0m at Location [1m1[0m.
INFO:USMMCM:Creating USMMCM, [1mspeedgrade -2[0m.
INFO:USMMCM:Registering [1mDifferential[0m [1mClkIn[0m of [1m125.00MHz[0m.
INFO:USMMCM:Creating [1mClkOut0 pll4x[0m of [1m1000.00MHz[0m (+-10000.00ppm).
INFO:USMMCM:Creating [1mClkOut1 idelay[0m of [1m500.00MHz[0m (+-10000.00ppm).
INFO:SoCBusHandler:[4mmain_ram[0m Region [32madded[0m at Origin: [1m0x40000000[0m, Size: [1m0x40000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[1mmain_ram[0m Bus [36mconverted[0m from [1mWishbone[0m [1m32[0m-bit to [1mAXI Lite[0m [1m32[0m-bit.
INFO:SoCBusHandler:[4mmain_ram[0m [32madded[0m as Bus Slave.
Found and copied "/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc/vexriscv/VexRiscv_rvvLite.v".
INFO:USMMCM:Config:
divclk_divide : 1
clkout0_freq  : 1000.00MHz
clkout0_divide: 1
clkout0_phase : 0.00Â°
clkout1_freq  : 500.00MHz
clkout1_divide: 2
clkout1_phase : 0.00Â°
vco           : 1000.00MHz
clkfbout_mult : 8
INFO:SoCBusHandler:[4mcsr[0m Region [32madded[0m at Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mcsr[0m [32madded[0m as Bus Slave.
INFO:SoCCSRHandler:[4mbridge[0m [32madded[0m as CSR Master.
INFO:SoCBusHandler:Interconnect: [1mAXILiteInterconnectShared[0m ([1m3[0m <-> [1m4[0m).
INFO:SoCCSRHandler:[4mctrl[0m CSR [36mallocated[0m at Location [1m0[0m.
INFO:SoCCSRHandler:[4mddrphy[0m CSR [36mallocated[0m at Location [1m1[0m.
INFO:SoCCSRHandler:[4midentifier_mem[0m CSR [36mallocated[0m at Location [1m2[0m.
INFO:SoCCSRHandler:[4mleds[0m CSR [36mallocated[0m at Location [1m3[0m.
INFO:SoCCSRHandler:[4msdram[0m CSR [36mallocated[0m at Location [1m4[0m.
INFO:SoCCSRHandler:[4mtimer0[0m CSR [36mallocated[0m at Location [1m5[0m.
INFO:SoCCSRHandler:[4muart[0m CSR [36mallocated[0m at Location [1m6[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mFinalized SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1maxi-lite[0m Bus, [1m4.0[0mGiB Address Space.
IO Regions: (1)
[4mio0[0m                 : Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Regions: (4)
[4mrom[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4msram[0m                : Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mmain_ram[0m            : Origin: [1m0x40000000[0m, Size: [1m0x40000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mcsr[0m                 : Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Masters: (3)
- [4mvfu[0m
- [4mcpu_bus0[0m
- [4mcpu_bus1[0m
Bus Slaves: (4)
- [4mrom[0m
- [4msram[0m
- [4mmain_ram[0m
- [4mcsr[0m
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
CSR Locations: (7)
- [4mctrl[0m           : [1m0[0m
- [4mddrphy[0m         : [1m1[0m
- [4midentifier_mem[0m : [1m2[0m
- [4mleds[0m           : [1m3[0m
- [4msdram[0m          : [1m4[0m
- [4mtimer0[0m         : [1m5[0m
- [4muart[0m           : [1m6[0m
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
IRQ Locations: (2)
- [4muart[0m   : [1m0[0m
- [4mtimer0[0m : [1m1[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/87088A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/87088A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
ERROR: [Common 17-161] Invalid option value '' specified for 'hw_device'.
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
ERROR: [Labtoolstcl 44-5] Could not find current or explicit device for command
INFO: [Common 17-206] Exiting Vivado at Fri Sep 23 13:39:30 2022...
make[1]: Leaving directory '/home/carolinew/RVV_workspace/rvv-lite/CFU-Playground/soc'
