#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("x_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("x_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("x_WEN_A", 2, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("x_Din_A", 16, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("x_Dout_A", 16, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("x_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("x_Addr_B", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("x_EN_B", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("x_WEN_B", 2, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("x_Din_B", 16, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("x_Dout_B", 16, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("x_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("debugport_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("debugport_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("debugport_WEN_A", 2, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("debugport_Din_A", 16, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("debugport_Dout_A", 16, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("debugport_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("debugport_Addr_B", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("debugport_EN_B", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("debugport_WEN_B", 2, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("debugport_Din_B", 16, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("debugport_Dout_B", 16, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("debugport_Clk_B", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("gradport_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("gradport_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("gradport_WEN_A", 2, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("gradport_Din_A", 16, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("gradport_Dout_A", 16, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("gradport_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("gradport_Addr_B", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("gradport_EN_B", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("gradport_WEN_B", 2, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("gradport_Din_B", 16, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("gradport_Dout_B", 16, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("gradport_Clk_B", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("dummyport_Addr_A", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("dummyport_EN_A", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("dummyport_WEN_A", 2, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("dummyport_Din_A", 16, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("dummyport_Dout_A", 16, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("dummyport_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("dummyport_Addr_B", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("dummyport_EN_B", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("dummyport_WEN_B", 2, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("dummyport_Din_B", 16, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("dummyport_Dout_B", 16, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("dummyport_Clk_B", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 5, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 5, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "bram_switch";
