# Reading D:/Intel_FPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do hist_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Intel_FPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TX/Desktop/hist/ip {C:/Users/TX/Desktop/hist/ip/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:22 on Aug 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TX/Desktop/hist/ip" C:/Users/TX/Desktop/hist/ip/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 19:21:22 on Aug 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/TX/Desktop/hist/rtl {C:/Users/TX/Desktop/hist/rtl/hist.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:22 on Aug 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TX/Desktop/hist/rtl" C:/Users/TX/Desktop/hist/rtl/hist.v 
# -- Compiling module hist
# 
# Top level modules:
# 	hist
# End time: 19:21:22 on Aug 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TX/Desktop/hist/prj/../tb {C:/Users/TX/Desktop/hist/prj/../tb/hist_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:22 on Aug 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TX/Desktop/hist/prj/../tb" C:/Users/TX/Desktop/hist/prj/../tb/hist_tb.v 
# -- Compiling module hist_tb
# 
# Top level modules:
# 	hist_tb
# End time: 19:21:22 on Aug 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  hist_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" hist_tb 
# Start time: 19:21:22 on Aug 18,2021
# Loading work.hist_tb
# Loading work.hist
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: hist_tb.hist.ram.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : C:/Users/TX/Desktop/hist/prj/../tb/hist_tb.v(94)
#    Time: 49950 ns  Iteration: 0  Instance: /hist_tb
# Break in Module hist_tb at C:/Users/TX/Desktop/hist/prj/../tb/hist_tb.v line 94
# End time: 19:21:35 on Aug 18,2021, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
