Source Block: hdl/projects/fmcomms2/ac701/system_top.v@194:204@HdlIdDef

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // assignments

  assign fan_pwm      = 1'b1;
  assign iic_rstn     = 1'b1;

Diff Content:
- 199   wire            txnrx_s;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms2/zc702/system_top.v@192:202
  wire            spi_udc_sclk;
  wire            spi_udc_data;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // internal logic


Clone Blocks 2:
hdl/projects/fmcomms2/ac701/system_top.v@192:202
  wire            spi_mosi;
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // assignments


Clone Blocks 3:
hdl/projects/fmcomms2/kc705/system_top.v@217:227

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic

  assign ddr3_1_p = 2'b11;
  assign ddr3_1_n = 3'b000;

Clone Blocks 4:
hdl/projects/fmcomms2/zed/system_top.v@213:223
  wire    [ 1:0]  iic_mux_sda_o_s;
  wire            iic_mux_sda_t_s;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // internal logic


Clone Blocks 5:
hdl/projects/fmcomms2/kc705/system_top.v@216:226
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic

  assign ddr3_1_p = 2'b11;

Clone Blocks 6:
hdl/projects/fmcomms2/vc707/system_top.v@209:219
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic

  assign fan_pwm = 1'b1;

Clone Blocks 7:
hdl/projects/fmcomms2/kc705/system_top.v@215:225
  wire            spi_mosi;
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic


Clone Blocks 8:
hdl/projects/fmcomms2/vc707/system_top.v@208:218
  wire            spi_mosi;
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic


Clone Blocks 9:
hdl/projects/fmcomms2/ac701/system_top.v@193:203
  wire            spi_miso;

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // assignments

  assign fan_pwm      = 1'b1;

Clone Blocks 10:
hdl/projects/fmcomms2/vc707/system_top.v@210:220

  wire            tdd_enable_s;
  wire            gpio_enable;
  wire            gpio_txnrx;
  wire            enable_s;
  wire            txnrx_s;

  // default logic

  assign fan_pwm = 1'b1;
  assign iic_rstn = 1'b1;

