ProjectInfo:
  - ProjectName: TEST77
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: TEST77.0.reg
    Width: 64
    Index: 0
    PseudoName: pseudoreg.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
    SubRegs:
      - SubReg: SUBREG0
        StartBit: 0
        EndBit: 31
      - SubReg: SUBREG1
        StartBit: 32
        EndBit: 63
  - RegName: TEST77.1.reg
    Width: 64
    Index: 1
    PseudoName: pseudoreg.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.2.reg
    Width: 64
    Index: 2
    PseudoName: pseudoreg.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.3.reg
    Width: 64
    Index: 3
    PseudoName: pseudoreg.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.4.reg
    Width: 64
    Index: 4
    PseudoName: pseudoreg.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.5.reg
    Width: 64
    Index: 5
    PseudoName: pseudoreg.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.6.reg
    Width: 64
    Index: 6
    PseudoName: pseudoreg.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.7.reg
    Width: 64
    Index: 7
    PseudoName: pseudoreg.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.8.reg
    Width: 64
    Index: 8
    PseudoName: pseudoreg.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.9.reg
    Width: 64
    Index: 9
    PseudoName: pseudoreg.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.10.reg
    Width: 64
    Index: 10
    PseudoName: pseudoreg.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.11.reg
    Width: 64
    Index: 11
    PseudoName: pseudoreg.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.12.reg
    Width: 64
    Index: 12
    PseudoName: pseudoreg.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.13.reg
    Width: 64
    Index: 13
    PseudoName: pseudoreg.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.14.reg
    Width: 64
    Index: 14
    PseudoName: pseudoreg.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.15.reg
    Width: 64
    Index: 15
    PseudoName: pseudoreg.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.16.reg
    Width: 64
    Index: 16
    PseudoName: pseudoreg.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.17.reg
    Width: 64
    Index: 17
    PseudoName: pseudoreg.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.18.reg
    Width: 64
    Index: 18
    PseudoName: pseudoreg.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.19.reg
    Width: 64
    Index: 19
    PseudoName: pseudoreg.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.20.reg
    Width: 64
    Index: 20
    PseudoName: pseudoreg.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.21.reg
    Width: 64
    Index: 21
    PseudoName: pseudoreg.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.22.reg
    Width: 64
    Index: 22
    PseudoName: pseudoreg.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.23.reg
    Width: 64
    Index: 23
    PseudoName: pseudoreg.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.24.reg
    Width: 64
    Index: 24
    PseudoName: pseudoreg.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.25.reg
    Width: 64
    Index: 25
    PseudoName: pseudoreg.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.26.reg
    Width: 64
    Index: 26
    PseudoName: pseudoreg.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.27.reg
    Width: 64
    Index: 27
    PseudoName: pseudoreg.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.28.reg
    Width: 64
    Index: 28
    PseudoName: pseudoreg.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.29.reg
    Width: 64
    Index: 29
    PseudoName: pseudoreg.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.30.reg
    Width: 64
    Index: 30
    PseudoName: pseudoreg.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.31.reg
    Width: 64
    Index: 31
    PseudoName: pseudoreg.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.32.reg
    Width: 64
    Index: 32
    PseudoName: pseudoreg.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.33.reg
    Width: 64
    Index: 33
    PseudoName: pseudoreg.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.34.reg
    Width: 64
    Index: 34
    PseudoName: pseudoreg.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.35.reg
    Width: 64
    Index: 35
    PseudoName: pseudoreg.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.36.reg
    Width: 64
    Index: 36
    PseudoName: pseudoreg.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.37.reg
    Width: 64
    Index: 37
    PseudoName: pseudoreg.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.38.reg
    Width: 64
    Index: 38
    PseudoName: pseudoreg.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.39.reg
    Width: 64
    Index: 39
    PseudoName: pseudoreg.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.40.reg
    Width: 64
    Index: 40
    PseudoName: pseudoreg.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.41.reg
    Width: 64
    Index: 41
    PseudoName: pseudoreg.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.42.reg
    Width: 64
    Index: 42
    PseudoName: pseudoreg.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.43.reg
    Width: 64
    Index: 43
    PseudoName: pseudoreg.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.44.reg
    Width: 64
    Index: 44
    PseudoName: pseudoreg.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.45.reg
    Width: 64
    Index: 45
    PseudoName: pseudoreg.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.46.reg
    Width: 64
    Index: 46
    PseudoName: pseudoreg.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.47.reg
    Width: 64
    Index: 47
    PseudoName: pseudoreg.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.48.reg
    Width: 64
    Index: 48
    PseudoName: pseudoreg.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.49.reg
    Width: 64
    Index: 49
    PseudoName: pseudoreg.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.50.reg
    Width: 64
    Index: 50
    PseudoName: pseudoreg.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.51.reg
    Width: 64
    Index: 51
    PseudoName: pseudoreg.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.52.reg
    Width: 64
    Index: 52
    PseudoName: pseudoreg.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.53.reg
    Width: 64
    Index: 53
    PseudoName: pseudoreg.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.54.reg
    Width: 64
    Index: 54
    PseudoName: pseudoreg.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.55.reg
    Width: 64
    Index: 55
    PseudoName: pseudoreg.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.56.reg
    Width: 64
    Index: 56
    PseudoName: pseudoreg.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.57.reg
    Width: 64
    Index: 57
    PseudoName: pseudoreg.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.58.reg
    Width: 64
    Index: 58
    PseudoName: pseudoreg.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.59.reg
    Width: 64
    Index: 59
    PseudoName: pseudoreg.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.60.reg
    Width: 64
    Index: 60
    PseudoName: pseudoreg.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.61.reg
    Width: 64
    Index: 61
    PseudoName: pseudoreg.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.62.reg
    Width: 64
    Index: 62
    PseudoName: pseudoreg.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.63.reg
    Width: 64
    Index: 63
    PseudoName: pseudoreg.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.64.reg
    Width: 64
    Index: 64
    PseudoName: pseudoreg.64
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.65.reg
    Width: 64
    Index: 65
    PseudoName: pseudoreg.65
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.66.reg
    Width: 64
    Index: 66
    PseudoName: pseudoreg.66
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.67.reg
    Width: 64
    Index: 67
    PseudoName: pseudoreg.67
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.68.reg
    Width: 64
    Index: 68
    PseudoName: pseudoreg.68
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.69.reg
    Width: 64
    Index: 69
    PseudoName: pseudoreg.69
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.70.reg
    Width: 64
    Index: 70
    PseudoName: pseudoreg.70
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.71.reg
    Width: 64
    Index: 71
    PseudoName: pseudoreg.71
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    Shared: false
  - RegName: TEST77.0.csr
    Width: 64
    Index: 0
    PseudoName: csr.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.1.csr
    Width: 64
    Index: 1
    PseudoName: csr.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.2.csr
    Width: 64
    Index: 2
    PseudoName: csr.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.3.csr
    Width: 64
    Index: 3
    PseudoName: csr.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.4.csr
    Width: 64
    Index: 4
    PseudoName: csr.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.5.csr
    Width: 64
    Index: 5
    PseudoName: csr.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.6.csr
    Width: 64
    Index: 6
    PseudoName: csr.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.7.csr
    Width: 64
    Index: 7
    PseudoName: csr.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.8.csr
    Width: 64
    Index: 8
    PseudoName: csr.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.9.csr
    Width: 64
    Index: 9
    PseudoName: csr.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.10.csr
    Width: 64
    Index: 10
    PseudoName: csr.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.11.csr
    Width: 64
    Index: 11
    PseudoName: csr.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.12.csr
    Width: 64
    Index: 12
    PseudoName: csr.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.13.csr
    Width: 64
    Index: 13
    PseudoName: csr.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.14.csr
    Width: 64
    Index: 14
    PseudoName: csr.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.15.csr
    Width: 64
    Index: 15
    PseudoName: csr.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.16.csr
    Width: 64
    Index: 16
    PseudoName: csr.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.17.csr
    Width: 64
    Index: 17
    PseudoName: csr.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.18.csr
    Width: 64
    Index: 18
    PseudoName: csr.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.19.csr
    Width: 64
    Index: 19
    PseudoName: csr.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.20.csr
    Width: 64
    Index: 20
    PseudoName: csr.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.21.csr
    Width: 64
    Index: 21
    PseudoName: csr.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.22.csr
    Width: 64
    Index: 22
    PseudoName: csr.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.23.csr
    Width: 64
    Index: 23
    PseudoName: csr.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.24.csr
    Width: 64
    Index: 24
    PseudoName: csr.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.25.csr
    Width: 64
    Index: 25
    PseudoName: csr.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.26.csr
    Width: 64
    Index: 26
    PseudoName: csr.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.27.csr
    Width: 64
    Index: 27
    PseudoName: csr.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.28.csr
    Width: 64
    Index: 28
    PseudoName: csr.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.29.csr
    Width: 64
    Index: 29
    PseudoName: csr.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.30.csr
    Width: 64
    Index: 30
    PseudoName: csr.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.31.csr
    Width: 64
    Index: 31
    PseudoName: csr.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.32.csr
    Width: 64
    Index: 32
    PseudoName: csr.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.33.csr
    Width: 64
    Index: 33
    PseudoName: csr.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.34.csr
    Width: 64
    Index: 34
    PseudoName: csr.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.35.csr
    Width: 64
    Index: 35
    PseudoName: csr.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.36.csr
    Width: 64
    Index: 36
    PseudoName: csr.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.37.csr
    Width: 64
    Index: 37
    PseudoName: csr.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.38.csr
    Width: 64
    Index: 38
    PseudoName: csr.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.39.csr
    Width: 64
    Index: 39
    PseudoName: csr.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.40.csr
    Width: 64
    Index: 40
    PseudoName: csr.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.41.csr
    Width: 64
    Index: 41
    PseudoName: csr.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.42.csr
    Width: 64
    Index: 42
    PseudoName: csr.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.43.csr
    Width: 64
    Index: 43
    PseudoName: csr.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.44.csr
    Width: 64
    Index: 44
    PseudoName: csr.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.45.csr
    Width: 64
    Index: 45
    PseudoName: csr.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.46.csr
    Width: 64
    Index: 46
    PseudoName: csr.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.47.csr
    Width: 64
    Index: 47
    PseudoName: csr.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.48.csr
    Width: 64
    Index: 48
    PseudoName: csr.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.49.csr
    Width: 64
    Index: 49
    PseudoName: csr.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.50.csr
    Width: 64
    Index: 50
    PseudoName: csr.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.51.csr
    Width: 64
    Index: 51
    PseudoName: csr.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.52.csr
    Width: 64
    Index: 52
    PseudoName: csr.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.53.csr
    Width: 64
    Index: 53
    PseudoName: csr.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.54.csr
    Width: 64
    Index: 54
    PseudoName: csr.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.55.csr
    Width: 64
    Index: 55
    PseudoName: csr.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.56.csr
    Width: 64
    Index: 56
    PseudoName: csr.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.57.csr
    Width: 64
    Index: 57
    PseudoName: csr.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.58.csr
    Width: 64
    Index: 58
    PseudoName: csr.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.59.csr
    Width: 64
    Index: 59
    PseudoName: csr.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.60.csr
    Width: 64
    Index: 60
    PseudoName: csr.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.61.csr
    Width: 64
    Index: 61
    PseudoName: csr.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.62.csr
    Width: 64
    Index: 62
    PseudoName: csr.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.63.csr
    Width: 64
    Index: 63
    PseudoName: csr.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.64.csr
    Width: 64
    Index: 64
    PseudoName: csr.64
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.65.csr
    Width: 64
    Index: 65
    PseudoName: csr.65
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.66.csr
    Width: 64
    Index: 66
    PseudoName: csr.66
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.67.csr
    Width: 64
    Index: 67
    PseudoName: csr.67
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.68.csr
    Width: 64
    Index: 68
    PseudoName: csr.68
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.69.csr
    Width: 64
    Index: 69
    PseudoName: csr.69
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.70.csr
    Width: 64
    Index: 70
    PseudoName: csr.70
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
  - RegName: TEST77.71.csr
    Width: 64
    Index: 71
    PseudoName: csr.71
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    Shared: false
RegClasses:
  - RegisterClassName: TEST77.regclass
    Registers:
      - TEST77.0.reg
      - TEST77.1.reg
      - TEST77.2.reg
      - TEST77.3.reg
      - TEST77.4.reg
      - TEST77.5.reg
      - TEST77.6.reg
      - TEST77.7.reg
      - TEST77.8.reg
      - TEST77.9.reg
      - TEST77.10.reg
      - TEST77.11.reg
      - TEST77.12.reg
      - TEST77.13.reg
      - TEST77.14.reg
      - TEST77.15.reg
      - TEST77.16.reg
      - TEST77.17.reg
      - TEST77.18.reg
      - TEST77.19.reg
      - TEST77.20.reg
      - TEST77.21.reg
      - TEST77.22.reg
      - TEST77.23.reg
      - TEST77.24.reg
      - TEST77.25.reg
      - TEST77.26.reg
      - TEST77.27.reg
      - TEST77.28.reg
      - TEST77.29.reg
      - TEST77.30.reg
      - TEST77.31.reg
      - TEST77.32.reg
      - TEST77.33.reg
      - TEST77.34.reg
      - TEST77.35.reg
      - TEST77.36.reg
      - TEST77.37.reg
      - TEST77.38.reg
      - TEST77.39.reg
      - TEST77.40.reg
      - TEST77.41.reg
      - TEST77.42.reg
      - TEST77.43.reg
      - TEST77.44.reg
      - TEST77.45.reg
      - TEST77.46.reg
      - TEST77.47.reg
      - TEST77.48.reg
      - TEST77.49.reg
      - TEST77.50.reg
      - TEST77.51.reg
      - TEST77.52.reg
      - TEST77.53.reg
      - TEST77.54.reg
      - TEST77.55.reg
      - TEST77.56.reg
      - TEST77.57.reg
      - TEST77.58.reg
      - TEST77.59.reg
      - TEST77.60.reg
      - TEST77.61.reg
      - TEST77.62.reg
      - TEST77.63.reg
      - TEST77.64.reg
      - TEST77.65.reg
      - TEST77.66.reg
      - TEST77.67.reg
      - TEST77.68.reg
      - TEST77.69.reg
      - TEST77.70.reg
      - TEST77.71.reg
  - RegisterClassName: TEST77.csrregclass
    Registers:
      - TEST77.0.csr
      - TEST77.1.csr
      - TEST77.2.csr
      - TEST77.3.csr
      - TEST77.4.csr
      - TEST77.5.csr
      - TEST77.6.csr
      - TEST77.7.csr
      - TEST77.8.csr
      - TEST77.9.csr
      - TEST77.10.csr
      - TEST77.11.csr
      - TEST77.12.csr
      - TEST77.13.csr
      - TEST77.14.csr
      - TEST77.15.csr
      - TEST77.16.csr
      - TEST77.17.csr
      - TEST77.18.csr
      - TEST77.19.csr
      - TEST77.20.csr
      - TEST77.21.csr
      - TEST77.22.csr
      - TEST77.23.csr
      - TEST77.24.csr
      - TEST77.25.csr
      - TEST77.26.csr
      - TEST77.27.csr
      - TEST77.28.csr
      - TEST77.29.csr
      - TEST77.30.csr
      - TEST77.31.csr
      - TEST77.32.csr
      - TEST77.33.csr
      - TEST77.34.csr
      - TEST77.35.csr
      - TEST77.36.csr
      - TEST77.37.csr
      - TEST77.38.csr
      - TEST77.39.csr
      - TEST77.40.csr
      - TEST77.41.csr
      - TEST77.42.csr
      - TEST77.43.csr
      - TEST77.44.csr
      - TEST77.45.csr
      - TEST77.46.csr
      - TEST77.47.csr
      - TEST77.48.csr
      - TEST77.49.csr
      - TEST77.50.csr
      - TEST77.51.csr
      - TEST77.52.csr
      - TEST77.53.csr
      - TEST77.54.csr
      - TEST77.55.csr
      - TEST77.56.csr
      - TEST77.57.csr
      - TEST77.58.csr
      - TEST77.59.csr
      - TEST77.60.csr
      - TEST77.61.csr
      - TEST77.62.csr
      - TEST77.63.csr
      - TEST77.64.csr
      - TEST77.65.csr
      - TEST77.66.csr
      - TEST77.67.csr
      - TEST77.68.csr
      - TEST77.69.csr
      - TEST77.70.csr
      - TEST77.71.csr
ISAs:
  - ISAName: TEST77.isa
InstFormats:
  - InstFormatName: TEST77.if
    ISA: TEST77.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: TEST77.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: TEST77.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: TEST77.csrregclass
Insts:
  - Inst: TEST77.inst0
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA + RB
    Syntax: TEST77.inst0 %RT, %RA, %RB
  - Inst: TEST77.inst1
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA + RB
    Syntax: TEST77.inst1 %RT, %RA, %RB
  - Inst: TEST77.inst2
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA + RB
    Syntax: TEST77.inst2 %RT, %RA, %RB
  - Inst: TEST77.inst3
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA + RB
    Syntax: TEST77.inst3 %RT, %RA, %RB
  - Inst: TEST77.inst4
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA + RB
    Syntax: TEST77.inst4 %RT, %RA, %RB
  - Inst: TEST77.inst5
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + RB
    Syntax: TEST77.inst5 %RT, %RA, %RB
  - Inst: TEST77.inst6
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = RA + RB
    Syntax: TEST77.inst6 %RT, %RA, %RB
  - Inst: TEST77.inst7
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
    Syntax: TEST77.inst7 %RT, %RA, %RB
  - Inst: TEST77.inst8
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA + RB
    Syntax: TEST77.inst8 %RT, %RA, %RB
  - Inst: TEST77.inst9
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA + RB
    Syntax: TEST77.inst9 %RT, %RA, %RB
  - Inst: TEST77.inst10
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA + RB
    Syntax: TEST77.inst10 %RT, %RA, %RB
  - Inst: TEST77.inst11
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA + RB
    Syntax: TEST77.inst11 %RT, %RA, %RB
  - Inst: TEST77.inst12
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA + RB
    Syntax: TEST77.inst12 %RT, %RA, %RB
  - Inst: TEST77.inst13
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + RB
    Syntax: TEST77.inst13 %RT, %RA, %RB
  - Inst: TEST77.inst14
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = RA + RB
    Syntax: TEST77.inst14 %RT, %RA, %RB
  - Inst: TEST77.inst15
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
    Syntax: TEST77.inst15 %RT, %RA, %RB
  - Inst: TEST77.inst16
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA + RB
    Syntax: TEST77.inst16 %RT, %RA, %RB
  - Inst: TEST77.inst17
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA + RB
    Syntax: TEST77.inst17 %RT, %RA, %RB
  - Inst: TEST77.inst18
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA + RB
    Syntax: TEST77.inst18 %RT, %RA, %RB
  - Inst: TEST77.inst19
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA + RB
    Syntax: TEST77.inst19 %RT, %RA, %RB
  - Inst: TEST77.inst20
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA + RB
    Syntax: TEST77.inst20 %RT, %RA, %RB
  - Inst: TEST77.inst21
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + RB
    Syntax: TEST77.inst21 %RT, %RA, %RB
  - Inst: TEST77.inst22
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = RA + RB
    Syntax: TEST77.inst22 %RT, %RA, %RB
  - Inst: TEST77.inst23
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
    Syntax: TEST77.inst23 %RT, %RA, %RB
  - Inst: TEST77.inst24
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA + RB
    Syntax: TEST77.inst24 %RT, %RA, %RB
  - Inst: TEST77.inst25
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA + RB
    Syntax: TEST77.inst25 %RT, %RA, %RB
  - Inst: TEST77.inst26
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA + RB
    Syntax: TEST77.inst26 %RT, %RA, %RB
  - Inst: TEST77.inst27
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA + RB
    Syntax: TEST77.inst27 %RT, %RA, %RB
  - Inst: TEST77.inst28
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA + RB
    Syntax: TEST77.inst28 %RT, %RA, %RB
  - Inst: TEST77.inst29
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + RB
    Syntax: TEST77.inst29 %RT, %RA, %RB
  - Inst: TEST77.inst30
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = RA + RB
    Syntax: TEST77.inst30 %RT, %RA, %RB
  - Inst: TEST77.inst31
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
    Syntax: TEST77.inst31 %RT, %RA, %RB
  - Inst: TEST77.inst32
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA + RB
    Syntax: TEST77.inst32 %RT, %RA, %RB
  - Inst: TEST77.inst33
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA + RB
    Syntax: TEST77.inst33 %RT, %RA, %RB
  - Inst: TEST77.inst34
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA + RB
    Syntax: TEST77.inst34 %RT, %RA, %RB
  - Inst: TEST77.inst35
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA + RB
    Syntax: TEST77.inst35 %RT, %RA, %RB
  - Inst: TEST77.inst36
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA + RB
    Syntax: TEST77.inst36 %RT, %RA, %RB
  - Inst: TEST77.inst37
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + RB
    Syntax: TEST77.inst37 %RT, %RA, %RB
  - Inst: TEST77.inst38
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = RA + RB
    Syntax: TEST77.inst38 %RT, %RA, %RB
  - Inst: TEST77.inst39
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
    Syntax: TEST77.inst39 %RT, %RA, %RB
  - Inst: TEST77.inst40
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA + RB
    Syntax: TEST77.inst40 %RT, %RA, %RB
  - Inst: TEST77.inst41
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA + RB
    Syntax: TEST77.inst41 %RT, %RA, %RB
  - Inst: TEST77.inst42
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA + RB
    Syntax: TEST77.inst42 %RT, %RA, %RB
  - Inst: TEST77.inst43
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA + RB
    Syntax: TEST77.inst43 %RT, %RA, %RB
  - Inst: TEST77.inst44
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA + RB
    Syntax: TEST77.inst44 %RT, %RA, %RB
  - Inst: TEST77.inst45
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + RB
    Syntax: TEST77.inst45 %RT, %RA, %RB
  - Inst: TEST77.inst46
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = RA + RB
    Syntax: TEST77.inst46 %RT, %RA, %RB
  - Inst: TEST77.inst47
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
    Syntax: TEST77.inst47 %RT, %RA, %RB
  - Inst: TEST77.inst48
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA + RB
    Syntax: TEST77.inst48 %RT, %RA, %RB
  - Inst: TEST77.inst49
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA + RB
    Syntax: TEST77.inst49 %RT, %RA, %RB
  - Inst: TEST77.inst50
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA + RB
    Syntax: TEST77.inst50 %RT, %RA, %RB
  - Inst: TEST77.inst51
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA + RB
    Syntax: TEST77.inst51 %RT, %RA, %RB
  - Inst: TEST77.inst52
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA + RB
    Syntax: TEST77.inst52 %RT, %RA, %RB
  - Inst: TEST77.inst53
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + RB
    Syntax: TEST77.inst53 %RT, %RA, %RB
  - Inst: TEST77.inst54
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = RA + RB
    Syntax: TEST77.inst54 %RT, %RA, %RB
  - Inst: TEST77.inst55
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
    Syntax: TEST77.inst55 %RT, %RA, %RB
  - Inst: TEST77.inst56
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA + RB
    Syntax: TEST77.inst56 %RT, %RA, %RB
  - Inst: TEST77.inst57
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA + RB
    Syntax: TEST77.inst57 %RT, %RA, %RB
  - Inst: TEST77.inst58
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA + RB
    Syntax: TEST77.inst58 %RT, %RA, %RB
  - Inst: TEST77.inst59
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA + RB
    Syntax: TEST77.inst59 %RT, %RA, %RB
  - Inst: TEST77.inst60
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA + RB
    Syntax: TEST77.inst60 %RT, %RA, %RB
  - Inst: TEST77.inst61
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + RB
    Syntax: TEST77.inst61 %RT, %RA, %RB
  - Inst: TEST77.inst62
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = RA + RB
    Syntax: TEST77.inst62 %RT, %RA, %RB
  - Inst: TEST77.inst63
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 64
    Impl: RT = RA + RB
    Syntax: TEST77.inst63 %RT, %RA, %RB
  - Inst: TEST77.inst64
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 65
    Impl: RT = RA + RB
    Syntax: TEST77.inst64 %RT, %RA, %RB
  - Inst: TEST77.inst65
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 66
    Impl: RT = RA + RB
    Syntax: TEST77.inst65 %RT, %RA, %RB
  - Inst: TEST77.inst66
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 67
    Impl: RT = RA + RB
    Syntax: TEST77.inst66 %RT, %RA, %RB
  - Inst: TEST77.inst67
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 68
    Impl: RT = RA + RB
    Syntax: TEST77.inst67 %RT, %RA, %RB
  - Inst: TEST77.inst68
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 69
    Impl: RT = RA + RB
    Syntax: TEST77.inst68 %RT, %RA, %RB
  - Inst: TEST77.inst69
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 70
    Impl: RT = RA + RB
    Syntax: TEST77.inst69 %RT, %RA, %RB
  - Inst: TEST77.inst70
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 71
    Impl: RT = RA + RB
    Syntax: TEST77.inst70 %RT, %RA, %RB
  - Inst: TEST77.inst71
    ISA: TEST77.isa
    InstFormat: TEST77.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 72
    Impl: RT = RA + RB
    Syntax: TEST77.inst71 %RT, %RA, %RB
PseudoInsts:
  - PseudoInst: TEST77.pinst0
    ISA: TEST77.isa
    Inst: TEST77.inst0
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 0
  - PseudoInst: TEST77.pinst1
    ISA: TEST77.isa
    Inst: TEST77.inst1
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 1
  - PseudoInst: TEST77.pinst2
    ISA: TEST77.isa
    Inst: TEST77.inst2
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 2
  - PseudoInst: TEST77.pinst3
    ISA: TEST77.isa
    Inst: TEST77.inst3
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 3
  - PseudoInst: TEST77.pinst4
    ISA: TEST77.isa
    Inst: TEST77.inst4
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 4
  - PseudoInst: TEST77.pinst5
    ISA: TEST77.isa
    Inst: TEST77.inst5
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 5
  - PseudoInst: TEST77.pinst6
    ISA: TEST77.isa
    Inst: TEST77.inst6
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 6
  - PseudoInst: TEST77.pinst7
    ISA: TEST77.isa
    Inst: TEST77.inst7
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 7
  - PseudoInst: TEST77.pinst8
    ISA: TEST77.isa
    Inst: TEST77.inst8
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 8
  - PseudoInst: TEST77.pinst9
    ISA: TEST77.isa
    Inst: TEST77.inst9
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 9
  - PseudoInst: TEST77.pinst10
    ISA: TEST77.isa
    Inst: TEST77.inst10
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 10
  - PseudoInst: TEST77.pinst11
    ISA: TEST77.isa
    Inst: TEST77.inst11
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 11
  - PseudoInst: TEST77.pinst12
    ISA: TEST77.isa
    Inst: TEST77.inst12
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 12
  - PseudoInst: TEST77.pinst13
    ISA: TEST77.isa
    Inst: TEST77.inst13
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 13
  - PseudoInst: TEST77.pinst14
    ISA: TEST77.isa
    Inst: TEST77.inst14
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 14
  - PseudoInst: TEST77.pinst15
    ISA: TEST77.isa
    Inst: TEST77.inst15
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 15
  - PseudoInst: TEST77.pinst16
    ISA: TEST77.isa
    Inst: TEST77.inst16
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 16
  - PseudoInst: TEST77.pinst17
    ISA: TEST77.isa
    Inst: TEST77.inst17
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 17
  - PseudoInst: TEST77.pinst18
    ISA: TEST77.isa
    Inst: TEST77.inst18
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 18
  - PseudoInst: TEST77.pinst19
    ISA: TEST77.isa
    Inst: TEST77.inst19
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 19
  - PseudoInst: TEST77.pinst20
    ISA: TEST77.isa
    Inst: TEST77.inst20
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 20
  - PseudoInst: TEST77.pinst21
    ISA: TEST77.isa
    Inst: TEST77.inst21
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 21
  - PseudoInst: TEST77.pinst22
    ISA: TEST77.isa
    Inst: TEST77.inst22
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 22
  - PseudoInst: TEST77.pinst23
    ISA: TEST77.isa
    Inst: TEST77.inst23
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 23
  - PseudoInst: TEST77.pinst24
    ISA: TEST77.isa
    Inst: TEST77.inst24
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 24
  - PseudoInst: TEST77.pinst25
    ISA: TEST77.isa
    Inst: TEST77.inst25
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 25
  - PseudoInst: TEST77.pinst26
    ISA: TEST77.isa
    Inst: TEST77.inst26
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 26
  - PseudoInst: TEST77.pinst27
    ISA: TEST77.isa
    Inst: TEST77.inst27
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 27
  - PseudoInst: TEST77.pinst28
    ISA: TEST77.isa
    Inst: TEST77.inst28
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 28
  - PseudoInst: TEST77.pinst29
    ISA: TEST77.isa
    Inst: TEST77.inst29
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 29
  - PseudoInst: TEST77.pinst30
    ISA: TEST77.isa
    Inst: TEST77.inst30
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 30
  - PseudoInst: TEST77.pinst31
    ISA: TEST77.isa
    Inst: TEST77.inst31
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 31
  - PseudoInst: TEST77.pinst32
    ISA: TEST77.isa
    Inst: TEST77.inst32
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 32
  - PseudoInst: TEST77.pinst33
    ISA: TEST77.isa
    Inst: TEST77.inst33
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 33
  - PseudoInst: TEST77.pinst34
    ISA: TEST77.isa
    Inst: TEST77.inst34
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 34
  - PseudoInst: TEST77.pinst35
    ISA: TEST77.isa
    Inst: TEST77.inst35
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 35
  - PseudoInst: TEST77.pinst36
    ISA: TEST77.isa
    Inst: TEST77.inst36
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 36
  - PseudoInst: TEST77.pinst37
    ISA: TEST77.isa
    Inst: TEST77.inst37
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 37
  - PseudoInst: TEST77.pinst38
    ISA: TEST77.isa
    Inst: TEST77.inst38
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 38
  - PseudoInst: TEST77.pinst39
    ISA: TEST77.isa
    Inst: TEST77.inst39
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 39
  - PseudoInst: TEST77.pinst40
    ISA: TEST77.isa
    Inst: TEST77.inst40
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 40
  - PseudoInst: TEST77.pinst41
    ISA: TEST77.isa
    Inst: TEST77.inst41
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 41
  - PseudoInst: TEST77.pinst42
    ISA: TEST77.isa
    Inst: TEST77.inst42
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 42
  - PseudoInst: TEST77.pinst43
    ISA: TEST77.isa
    Inst: TEST77.inst43
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 43
  - PseudoInst: TEST77.pinst44
    ISA: TEST77.isa
    Inst: TEST77.inst44
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 44
  - PseudoInst: TEST77.pinst45
    ISA: TEST77.isa
    Inst: TEST77.inst45
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 45
  - PseudoInst: TEST77.pinst46
    ISA: TEST77.isa
    Inst: TEST77.inst46
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 46
  - PseudoInst: TEST77.pinst47
    ISA: TEST77.isa
    Inst: TEST77.inst47
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 47
  - PseudoInst: TEST77.pinst48
    ISA: TEST77.isa
    Inst: TEST77.inst48
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 48
  - PseudoInst: TEST77.pinst49
    ISA: TEST77.isa
    Inst: TEST77.inst49
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 49
  - PseudoInst: TEST77.pinst50
    ISA: TEST77.isa
    Inst: TEST77.inst50
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 50
  - PseudoInst: TEST77.pinst51
    ISA: TEST77.isa
    Inst: TEST77.inst51
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 51
  - PseudoInst: TEST77.pinst52
    ISA: TEST77.isa
    Inst: TEST77.inst52
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 52
  - PseudoInst: TEST77.pinst53
    ISA: TEST77.isa
    Inst: TEST77.inst53
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 53
  - PseudoInst: TEST77.pinst54
    ISA: TEST77.isa
    Inst: TEST77.inst54
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 54
  - PseudoInst: TEST77.pinst55
    ISA: TEST77.isa
    Inst: TEST77.inst55
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 55
  - PseudoInst: TEST77.pinst56
    ISA: TEST77.isa
    Inst: TEST77.inst56
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 56
  - PseudoInst: TEST77.pinst57
    ISA: TEST77.isa
    Inst: TEST77.inst57
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 57
  - PseudoInst: TEST77.pinst58
    ISA: TEST77.isa
    Inst: TEST77.inst58
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 58
  - PseudoInst: TEST77.pinst59
    ISA: TEST77.isa
    Inst: TEST77.inst59
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 59
  - PseudoInst: TEST77.pinst60
    ISA: TEST77.isa
    Inst: TEST77.inst60
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 60
  - PseudoInst: TEST77.pinst61
    ISA: TEST77.isa
    Inst: TEST77.inst61
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 61
  - PseudoInst: TEST77.pinst62
    ISA: TEST77.isa
    Inst: TEST77.inst62
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 62
  - PseudoInst: TEST77.pinst63
    ISA: TEST77.isa
    Inst: TEST77.inst63
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 63
  - PseudoInst: TEST77.pinst64
    ISA: TEST77.isa
    Inst: TEST77.inst64
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 64
  - PseudoInst: TEST77.pinst65
    ISA: TEST77.isa
    Inst: TEST77.inst65
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 65
  - PseudoInst: TEST77.pinst66
    ISA: TEST77.isa
    Inst: TEST77.inst66
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 66
  - PseudoInst: TEST77.pinst67
    ISA: TEST77.isa
    Inst: TEST77.inst67
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 67
  - PseudoInst: TEST77.pinst68
    ISA: TEST77.isa
    Inst: TEST77.inst68
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 68
  - PseudoInst: TEST77.pinst69
    ISA: TEST77.isa
    Inst: TEST77.inst69
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 69
  - PseudoInst: TEST77.pinst70
    ISA: TEST77.isa
    Inst: TEST77.inst70
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 70
  - PseudoInst: TEST77.pinst71
    ISA: TEST77.isa
    Inst: TEST77.inst71
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 71
Caches:
  - Cache: TEST77.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST77.core0.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST77.L2.cache
  - Cache: TEST77.core1.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST77.L2.cache
  - Cache: TEST77.core2.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST77.L2.cache
  - Cache: TEST77.core3.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST77.L2.cache
Comms:
  - Comm: TEST77.comm
    Type: NOC
    Width: 64
    Endpoints:
      - TEST77.core0
      - TEST77.core1
      - TEST77.core2
      - TEST77.core3
      - TEST77.L2.cache
      - TEST77.vtp
      - TEST77.0.mctrl
      - TEST77.1.mctrl
      - TEST77.2.mctrl
      - TEST77.3.mctrl
Scratchpads:
  - Scratchpad: TEST77.0.spad
    MemSize: 1024
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359739392
  - Scratchpad: TEST77.1.spad
    MemSize: 2048
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359740416
  - Scratchpad: TEST77.2.spad
    MemSize: 3072
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359741440
  - Scratchpad: TEST77.3.spad
    MemSize: 4096
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359742464
MemoryControllers:
  - MemoryController: TEST77.0.mctrl
    Ports: 2
  - MemoryController: TEST77.1.mctrl
    Ports: 2
  - MemoryController: TEST77.2.mctrl
    Ports: 2
  - MemoryController: TEST77.3.mctrl
    Ports: 2
VTPControllers:
  - VTP: TEST77.vtp
Extensions:
  - Extension: TEST77.ext0
    Type: unknown
    Registers:
      - RegName: TEST77.ext0.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST77.ext0.regclass
        Registers:
          - TEST77.ext0.reg
    ISAs:
      - ISAName: TEST77.ext0.isa
    RTLFile: TEST77.ext0.v
    RTLType: Verilog
  - Extension: TEST77.ext1
    Type: unknown
    Registers:
      - RegName: TEST77.ext1.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST77.ext1.regclass
        Registers:
          - TEST77.ext1.reg
    ISAs:
      - ISAName: TEST77.ext1.isa
    RTLFile: TEST77.ext1.v
    RTLType: Verilog
  - Extension: TEST77.ext2
    Type: unknown
    Registers:
      - RegName: TEST77.ext2.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST77.ext2.regclass
        Registers:
          - TEST77.ext2.reg
    ISAs:
      - ISAName: TEST77.ext2.isa
    RTLFile: TEST77.ext2.v
    RTLType: Verilog
  - Extension: TEST77.ext3
    Type: unknown
    Registers:
      - RegName: TEST77.ext3.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST77.ext3.regclass
        Registers:
          - TEST77.ext3.reg
    ISAs:
      - ISAName: TEST77.ext3.isa
    RTLFile: TEST77.ext3.v
    RTLType: Verilog
Cores:
  - Core: TEST77.core0
    ThreadUnits: 1
    Cache: TEST77.core0.L1.cache
    ISA: TEST77.isa
    RegisterClasses:
      - RegClass: TEST77.regclass
      - RegClass: TEST77.csrregclass
    Extensions:
      - Extension: TEST77.ext0
  - Core: TEST77.core1
    ThreadUnits: 2
    Cache: TEST77.core1.L1.cache
    ISA: TEST77.isa
    RegisterClasses:
      - RegClass: TEST77.regclass
      - RegClass: TEST77.csrregclass
    Extensions:
      - Extension: TEST77.ext1
  - Core: TEST77.core2
    ThreadUnits: 3
    Cache: TEST77.core2.L1.cache
    ISA: TEST77.isa
    RegisterClasses:
      - RegClass: TEST77.regclass
      - RegClass: TEST77.csrregclass
    Extensions:
      - Extension: TEST77.ext2
  - Core: TEST77.core3
    ThreadUnits: 4
    Cache: TEST77.core3.L1.cache
    ISA: TEST77.isa
    RegisterClasses:
      - RegClass: TEST77.regclass
      - RegClass: TEST77.csrregclass
    Extensions:
      - Extension: TEST77.ext3
Socs:
  - Soc: TEST77.soc
    Cores:
      - Core: TEST77.core0
      - Core: TEST77.core1
      - Core: TEST77.core2
      - Core: TEST77.core3