;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, @2
	SPL <127, 109
	SPL <127, 109
	MOV -17, <-20
	SUB @121, 103
	MOV 1, <20
	SUB @121, 103
	SUB @21, -6
	MOV -1, <-20
	MOV 1, 0
	SUB @10, @2
	MOV 1, 0
	CMP @121, 103
	SUB @10, @2
	JMN -1, @-20
	SLT @10, 2
	JMZ -17, @-20
	DJN 101, @20
	SLT -1, <-20
	SUB @127, 106
	SPL <127, #106
	SLT -17, <-20
	SUB @21, -6
	SUB @121, 103
	SUB #12, @200
	SPL <127, #106
	JMP @172, #200
	JMP <0, -2
	CMP #0, -19
	MOV -17, <-20
	JMZ -17, @-20
	MOV -17, <-20
	SLT -1, <-20
	CMP -207, <-120
	ADD 271, 66
	SUB -17, <-20
	SUB 10, 0
	SPL @300, 91
	SPL <10, 5
	SPL 0, <402
	SPL @300, 90
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	MOV -7, <-20
