
*** Running vivado
    with args -log Alu4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Alu4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Alu4.tcl -notrace
Command: synth_design -top Alu4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 282.289 ; gain = 72.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Alu4' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:18]
	Parameter N bound to: 4 - type: integer 
	Parameter Z bound to: 3'b000 
INFO: [Synth 8-3491] module 'Alu1' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:3' bound to instance 'u1' of component 'Alu1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Alu1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:12]
INFO: [Synth 8-3491] module 'adder1' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/adder1.vhd:34' bound to instance 'co' of component 'adder1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:28]
INFO: [Synth 8-638] synthesizing module 'adder1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/adder1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder1' (1#1) [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/adder1.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Alu1' (2#1) [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:12]
INFO: [Synth 8-3491] module 'Alu1' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:3' bound to instance 'u2' of component 'Alu1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:42]
INFO: [Synth 8-3491] module 'Alu1' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:3' bound to instance 'u3' of component 'Alu1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:43]
INFO: [Synth 8-3491] module 'Alu1' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu1.vhd:3' bound to instance 'u4' of component 'Alu1' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:44]
INFO: [Synth 8-3491] module 'Bin2Hex' declared at 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/bin2Hex.vhd:32' bound to instance 'u5' of component 'Bin2Hex' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Bin2Hex' [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/bin2Hex.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Bin2Hex' (3#1) [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/bin2Hex.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Alu4' (4#1) [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.srcs/sources_1/new/alu4.vhd:18]
WARNING: [Synth 8-3917] design Alu4 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 319.734 ; gain = 110.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 319.734 ; gain = 110.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab1/Lab1Josh/Lab1Josh.srcs/constrs_1/imports/CMPS375Lab1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab1/Lab1Josh/Lab1Josh.srcs/constrs_1/imports/CMPS375Lab1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab1/Lab1Josh/Lab1Josh.srcs/constrs_1/imports/CMPS375Lab1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Alu4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Alu4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 618.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Alu4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module adder1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Alu1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Alu4 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Alu4 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |    11|
|3     |LUT5 |     4|
|4     |LUT6 |     3|
|5     |IBUF |    10|
|6     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    47|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.637 ; gain = 110.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 618.637 ; gain = 409.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 618.637 ; gain = 409.023
INFO: [Common 17-1381] The checkpoint 'C:/Repos/School/PAO375Summer17Gandolfogroup/Labs/Lab3/alu4/alu4.runs/synth_1/Alu4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 618.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 01 12:23:55 2017...
