# Obligatory Assigment 4 - Small Project

The promise of this assigment was to design a Safe using VHDL, code listed in the files includes both a solution with a state machine as well as one down with use of sequential/concurent code. For the latter there is both the primary design as well as the optimized design/code.
