---
title: Zvonko Vranesic
---
**[Home](Home "Home") \* [People](People "People") \* Zvonko Vranesic**



[](http://www.croatia.org/crown/articles/10863/1/Zvonko-Vranesic-Croatian-Canadian-International-Chess-Master-and-Professor-at-the-University-of-Toronto.html) Zvonko Vranesic <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**Zvonko George Vranesic**,  

a [Croatian Canadian](https://en.wikipedia.org/wiki/Croatian_Canadians) chess and [correspondence chess](https://en.wikipedia.org/wiki/Correspondence_Chess) [international master](https://en.wikipedia.org/wiki/FIDE_titles#International_Master_.28IM.29) <a id="cite-note-2" href="#cite-ref-2">[2]</a> , [electrical engineer](https://en.wikipedia.org/wiki/Electrical_engineer), and [professor emeritus](https://en.wikipedia.org/wiki/Professor_Emeritus) at Depature of Electrical and Computer Engineering, Computer Engineering Research Group, [University of Toronto](University_of_Toronto "University of Toronto"). His research interests covers [Multiple-Valued Logic Systems](https://en.wikipedia.org/wiki/Multi-valued_logic), [parallel computing](https://en.wikipedia.org/wiki/Parallel_computing) along with [NUMA](NUMA "NUMA"), and [FPGA](FPGA "FPGA"). Along with Stephen Brown <a id="cite-note-3" href="#cite-ref-3">[3]</a>, he co-authored *Fundamentals of Digital Logic* with [VHDL](https://en.wikipedia.org/wiki/VHDL) and [Verilog](https://en.wikipedia.org/wiki/Verilog) Design.



## Chess Player


Zvonko Vranesic represented Canada at five [Chess Olympiads](https://en.wikipedia.org/wiki/Chess_Olympiad) <a id="cite-note-6" href="#cite-ref-6">[6]</a> , he scored a [Grandmaster](https://en.wikipedia.org/wiki/Grandmaster_%28chess%29) norm at the [19th Chess Olympiad](https://en.wikipedia.org/wiki/19th_Chess_Olympiad) in [Siegen](https://en.wikipedia.org/wiki/Siegen) <a id="cite-note-7" href="#cite-ref-7">[7]</a>. Notable are his wins against [Leonid Stein](https://en.wikipedia.org/wiki/Leonid_Stein) at the [16th Olympiad](https://en.wikipedia.org/wiki/16th_Chess_Olympiad) in [Tel Aviv](https://en.wikipedia.org/wiki/Tel_Aviv) 1964 <a id="cite-note-8" href="#cite-ref-8">[8]</a>, and versus [David Levy](David_Levy "David Levy") in [Lone Pine](https://en.wikipedia.org/wiki/Lone_Pine,_California) 1975 <a id="cite-note-9" href="#cite-ref-9">[9]</a> .



## Selected Games


### Leonid Stein



```
[Event "Olympiad"]
[Site "Tel Aviv (Israel)"]
[Date "1964.??.??"]
[Round "?"]
[Result "1-0"]
[White "Dr. Zvonko Vranesic"]
[Black "Leonid Stein"]

1.d4 Nf6 2.c4 c5 3.d5 d6 4.Nc3 g6 5.e4 Bg7 6.Nf3 O-O 7.Be2 e6 8.O-O exd5 9.cxd5 Re8
10.Nd2 Na6 11.Re1 Nc7 12.Qc2 Rb8 13.a4 Na6 14.Bxa6 bxa6 15.Nc4 Rb4 16.Na2 Nxd5 17.Bd2 Rxc4
18.Qxc4 Nb6 19.Qc2 Qh4 20.Bc3 Bh6 21.Rad1 Nc4 22.Qe2 Be6 23.Nc1 Bf8 24.Nd3 Nb6 25.Qc2 Bd7
26.g3 Qg4 27.Nf4 Nxa4 28.Nd5 Re6 29.f3 Qg5 30.f4 Qd8 31.f5 gxf5 32.exf5 Rh6 33.Bd2 Rh5
34.Rf1 Bg7 35.Be3 Bc6 36.Qe4 Kh8 37.Qg4 Rh6 38.f6 Rxf6 39.Nxf6 Bxf6 40.Rxf6 Qxf6 41.Qc8+ Kg7
1-0

```

### David Levy



```
[Event "Lone Pine"]
[Site "Lone Pine"]
[Date "1975.??.??"]
[Round "08"]
[Result "0-1"]
[White "David Neil Lawrence Levy"]
[Black "Dr. Zvonko Vranesic"]

1.e4 c5 2.Nf3 e6 3.d4 cxd4 4.Nxd4 Nc6 5.Nc3 d6 6.Bc4 Nf6 7.Be3 Be7 8.Qe2 a6 9.Bb3 O-O
10.O-O-O Qc7 11.Kb1 Nxd4 12.Bxd4 b5 13.e5 dxe5 14.Bxe5 Qc6 15.f3 Bb7 16.Rd4 Rfd8
17.Rhd1 Rxd4 18.Rxd4 Rd8 19.Rxd8+ Bxd8 20.Qd3 Be7 21.Qd4 Qc5 22.Ne2 Qxd4 23.Bxd4 Bd6
24.h3 e5 25.Be3 e4 26.f4 Nd5 27.Bxd5 Bxd5 28.b3 f5 29.Kb2 Kf7 30.Kc3 g6 31.Kd4 Ke6
32.Kc3 Bb7 33.Nd4+ Kd5 34.b4 Bc8 35.h4 Be7 36.g3 Bf6 37.a3 Be6 38.Bg1 h6 39.Be3 Bf7
40.Bg1 g5 41.hxg5 hxg5 42.fxg5 Be5 43.Bf2 Bg6 44.Be3 Bxg3 45.Ne2 Be5+ 46.Kb3 Bh5
0-1

```

## Selected Publications


<a id="cite-note-10" href="#cite-ref-10">[10]</a>



### 1970 ...


* Zvonko Vranesic, [E. Stewart Lee](https://www.ece.utoronto.ca/news/e-s-lee-tribute/), [Kenneth C. Smith](https://en.wikipedia.org/wiki/Kenneth_C._Smith) (**1970**). *A Many-Valued Algebra for Switching Systems*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 19, No. 10
* Zvonko Vranesic, [Kenneth C. Smith](https://en.wikipedia.org/wiki/Kenneth_C._Smith) (**1974**). *Engineering aspects of multi-valued logic systems*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 7, No. 9
* [Michael Valenti](Michael_Valenti "Michael Valenti"), Zvonko Vranesic (**1977**). *[Experiences with CHUTE](http://portal.acm.org/citation.cfm?id=810241)*. [ACM](ACM "ACM") conference
* Zvonko Vranesic (**1977**). *Multiple-Valued Logic: An Introduction and Overview*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 26, No. 12
* [Carl Hamacher](https://dblp.uni-trier.de/pers/hd/h/Hamacher:V=_Carl), Zvonko Vranesic, [Safwat Zaky](https://www.linkedin.com/in/safwat-zaky-8a8a1139/) (**1978**). *Computer Organization*. [McGraw-Hill](https://en.wikipedia.org/wiki/McGraw-Hill_Education)


### 1980 ...


* [Hussein T. Mouftah](https://en.wikipedia.org/wiki/Hussein_T._Mouftah), [Kenneth C. Smith](https://en.wikipedia.org/wiki/Kenneth_C._Smith), Zvonko Vranesic (**1980**). *Ternary Rate-Multipliers*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 29, No. 10
* [Jonathan Rose](https://dblp.uni-trier.de/pers/hd/r/Rose:Jonathan), [Wayne M. Loucks](https://dblp.uni-trier.de/pers/hd/l/Loucks:Wayne_M=), Zvonko Vranesic (**1985**). *[FERMTOR: A Tunable Multiprocessor Architecture](https://ieeexplore.ieee.org/document/4089459/)*. [IEEE Micro](IEEE#Micro "IEEE"), Vol. 5, No. 4
* [Jonathan Rose](https://dblp.uni-trier.de/pers/hd/r/Rose:Jonathan), [W. Martin Snelgrove](https://dblp.uni-trier.de/pers/hd/s/Snelgrove:W=_Martin), Zvonko Vranesic (**1988**). *[Parallel standard cell placement algorithms with quality equivalent to simulated annealing](https://ieeexplore.ieee.org/document/3172/)*. [IEEE Transactions on CAD of Integrated Circuits and Systems](IEEE#TCICS "IEEE"), Vol. 7, No. 3


### 1990 ...


* [Zeljko Zilic](Zeljko_Zilic "Zeljko Zilic"), Zvonko Vranesic (**1993**). *[Current-Mode CMOS Galois Field Circuits](https://ieeexplore.ieee.org/document/289552/)*. [ISMVL 1993](https://dblp.uni-trier.de/db/conf/ismvl/ismvl1993.html)
* [Zeljko Zilic](Zeljko_Zilic "Zeljko Zilic"), Zvonko Vranesic (**1995**). *[A Multiple-Valued Reed-Muller Transform for Incompletely Specified Functions](https://ieeexplore.ieee.org/document/403717/)*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 44, No. 8 <a id="cite-note-11" href="#cite-ref-11">[11]</a>
* [Zeljko Zilic](Zeljko_Zilic "Zeljko Zilic"), Zvonko Vranesic (**1996**). *[Using BDDs to Design ULMs for FPGAs](https://www.computer.org/csdl/proceedings/fpga/1996/2576/00/25760024-abs.html)*. [FPGA 1996](https://dblp.uni-trier.de/db/conf/fpga/fpga96.html)
* Zvonko Vranesic (**1998**). *[The FPGA Challenge](https://ieeexplore.ieee.org/document/679318/)*. [ISMVL 1998](https://dblp.uni-trier.de/db/conf/ismvl/ismvl1998.html)
* [Ante Grbić](https://www.linkedin.com/in/ante-grbi%C4%87-0657665b/), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), [Steve Caranci](https://dblp.uni-trier.de/pers/hd/c/Caranci:S=), [Robin Grindley](https://www.linkedin.com/in/robin-grindley-47550/), [Mitchell Gusat](https://dblp.uni-trier.de/pers/hd/g/Gusat:Mitchell), [Guy Lemieux](http://www.ece.ubc.ca/~lemieux/), [K. Loveless](https://dblp.uni-trier.de/pers/hd/l/Loveless:K=), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html), [Sinisa Srbljic](https://www.linkedin.com/in/sinisasrbljic/), [Michael Stumm](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67137), Zvonko Vranesic, [Zeljko Zilic](Zeljko_Zilic "Zeljko Zilic") (**1998**). *[Design and Implementation of the NUMAchine Multiprocessor](https://ieeexplore.ieee.org/document/724441/)*. [DAC 1998](https://dblp.uni-trier.de/db/conf/dac/dac98.html), [pdf](http://www.eecg.toronto.edu/parallel/parallel/docs/dac98.pdf) <a id="cite-note-12" href="#cite-ref-12">[12]</a>
* [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**1999**). *[Fundamentals of Digital Logic with VHDL Design](http://www.mhhe.com/engcs/electrical/brownvranesic/)*. [McGraw-Hill](http://catalogs.mhhe.com/mhhe/home.do)


### 2000 ...


* [Robin Grindley](https://www.linkedin.com/in/robin-grindley-47550/), [Tarek Abdelrahman](http://www.eecg.toronto.edu/~tsa/), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), [Steve Caranci](https://dblp.uni-trier.de/pers/hd/c/Caranci:S=), [D. DeVries](https://dblp.uni-trier.de/pers/hd/d/DeVries:D=), [Benjamin Gamsa](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67177), [Ante Grbić](https://www.linkedin.com/in/ante-grbi%C4%87-0657665b/), [Mitchell Gusat](https://dblp.uni-trier.de/pers/hd/g/Gusat:Mitchell), [R. Ho](https://dblp.uni-trier.de/pers/hd/h/Ho:R=), [Orran Krieger](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=99397), [Guy Lemieux](http://www.ece.ubc.ca/~lemieux/), [K. Loveless](https://dblp.uni-trier.de/pers/hd/l/Loveless:K=), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html), [P. McHardy](https://dblp.uni-trier.de/pers/hd/m/McHardy:P=), [Sinisa Srbljic](https://www.linkedin.com/in/sinisasrbljic/), [Michael Stumm](https://www.genealogy.math.ndsu.nodak.edu/id.php?id=67137), Zvonko Vranesic, [Zeljko Zilic](Zeljko_Zilic "Zeljko Zilic") (**2000**). *The NUMAchine Multiprocessor*. [ICPP 2000](https://dblp.uni-trier.de/db/conf/icpp/icpp2000.html), [pdf](http://www.eecg.toronto.edu/parallel/parallel/docs/icpp00.pdf)
* [Valavan Manohararajah](Valavan_Manohararajah "Valavan Manohararajah"), [Terry P. Borer](https://www.linkedin.com/in/terry-borer-501847/), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2002**). *[Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices](https://www.semanticscholar.org/paper/Automatic-Partitioning-for-Improved-Placement-and-Manohararajah-Borer/d53ad046c377bedc4caa2f80dfc32339f0bc3d6d)*. [FPL 2002](https://dblp.uni-trier.de/db/conf/fpl/fpl2002.html)
* [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2003**). *[Fundamentals of Digital Logic with Verilog Design](http://www.mhhe.com/engcs/electrical/brownvranesic/)*. [McGraw-Hill](http://catalogs.mhhe.com/mhhe/home.do)
* [Valavan Manohararajah](Valavan_Manohararajah "Valavan Manohararajah"), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2006**). *[Adaptive FPGAs: High-Level Architecture and a Synthesis Method](https://ieeexplore.ieee.org/document/4100986/)*. [FPL 2006](https://dblp.uni-trier.de/db/conf/fpl/fpl2006.html), [pdf](http://www.eecg.toronto.edu/~brown/papers/fpl06-manohararajah.pdf)
* [Valavan Manohararajah](Valavan_Manohararajah "Valavan Manohararajah"), [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2006**). *[Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping](https://ieeexplore.ieee.org/document/1715419/).* [IEEE Transactions on CAD of Integrated Circuits and Systems](IEEE#TCICS "IEEE"), Vol. 25, No. 11
* [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2007**). *[Fundamentals of Digital Logic with Verilog Design](http://www.mhhe.com/engcs/electrical/brownvranesic/)*. [McGraw-Hill](http://catalogs.mhhe.com/mhhe/home.do), 2nd edition, [amazon](https://www.amazon.com/Fundamentals-Digital-Logic-Verilog-Design/dp/0077211642)
* [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/), Zvonko Vranesic (**2008**). *[Fundamentals of Digital Logic with VHDL Design](http://www.mhhe.com/engcs/electrical/brownvranesic/)*. [McGraw-Hill](http://catalogs.mhhe.com/mhhe/home.do), 3rd edition, [amazon](https://www.amazon.com/Fundamentals-Digital-Logic-Design-CD-ROM/dp/0077221435/ref=dp_ob_title_bk)


### 2010 ...


* [Carl Hamacher](https://dblp.uni-trier.de/pers/hd/h/Hamacher:V=_Carl), Zvonko Vranesic, [Safwat Zaky](https://www.linkedin.com/in/safwat-zaky-8a8a1139/), [Naraig Manjikian](http://my.ece.queensu.ca/people/N-Manjikian/index.html) (**2011**). *Computer Organization and Embedded Systems*. 6th edition, [McGraw-Hill](https://en.wikipedia.org/wiki/McGraw-Hill_Education), [amazon](https://www.amazon.com/Computer-Organization-Professor-Electrical-Engineering/dp/0073380652)
* [Franjo Plavec](https://dblp.uni-trier.de/pers/hd/p/Plavec:Franjo), Zvonko Vranesic, [Stephen Brown](http://www.eecg.toronto.edu/%7Ebrown/) (**2013**). *[Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs](https://dl.acm.org/citation.cfm?id=2535932)*. [TRETS](https://dblp.uni-trier.de/db/journals/trets/trets6.html), Vol. 6, No. 4


## External Links


* [Zvonko Vranesic from Wikipedia](https://en.wikipedia.org/wiki/Zvonko_Vranesic)
* [Z.G. Vranesic homepage](http://www.eecg.toronto.edu/%7Ezvonko/)
* [Vranesic Zvonko | The Chess Federation of Canada - La Fédération Canadienne des Échecs](http://chess.ca/vranesic-zvonko)
* [The chess games of Dr. Zvonko Vranesic](http://www.chessgames.com/perl/chessplayer?pid=18958) from [chessgames.com](http://www.chessgames.com/index.html)
* [Zvonko Vranesic Croatian-Canadian International Chess Master and Professor at the University of Toronto](http://www.croatia.org/crown/articles/10863/1/Zvonko-Vranesic-Croatian-Canadian-International-Chess-Master-and-Professor-at-the-University-of-Toronto.html) by [Nenad N. Bach](https://en.wikipedia.org/wiki/Nenad_Bach) and [Darko Žubrinić](https://www.fer.unizg.hr/en/darko.zubrinic), [CROWN - Croatian World Network](http://www.croatia.org/crown/), July 09, 2016
* [Vranesic, Zvonko FIDE Chess Profile](https://ratings.fide.com/card.phtml?event=2600390)


## References


1. <a id="cite-ref-1" href="#cite-note-1">↑</a> [Zvonko Vranesic Croatian-Canadian International Chess Master and Professor at the University of Toronto](http://www.croatia.org/crown/articles/10863/1/Zvonko-Vranesic-Croatian-Canadian-International-Chess-Master-and-Professor-at-the-University-of-Toronto.html)
2. <a id="cite-ref-2" href="#cite-note-2">↑</a> [Biography - Z.G. Vranesic](http://www.eecg.toronto.edu/%7Ezvonko/bio.html)
3. <a id="cite-ref-3" href="#cite-note-3">↑</a> [Professor Stephen Brown - University of Toronto](http://www.eecg.toronto.edu/%7Ebrown/)
4. <a id="cite-ref-4" href="#cite-note-4">↑</a> [Michael Valenti](Michael_Valenti "Michael Valenti") (**1974**). *CHUTE I, An Easily Modifiable Chess Playing Program*. M.A.Sc. thesis, Depature of Electrical Engineering, [University of Toronto](University_of_Toronto "University of Toronto")
5. <a id="cite-ref-5" href="#cite-note-5">↑</a> [Michael Valenti](Michael_Valenti "Michael Valenti"), Zvonko Vranesic (**1977**). *[Experiences with CHUTE](http://portal.acm.org/citation.cfm?id=810241)*. Proceedings of the [ACM](ACM "ACM") conference
6. <a id="cite-ref-6" href="#cite-note-6">↑</a> [Zvonko Vranesic - Olympiads](https://en.wikipedia.org/wiki/Zvonko_Vranesic#Olympiads)
7. <a id="cite-ref-7" href="#cite-note-7">↑</a> [Zvonko Vranesic from Wikipedia](https://en.wikipedia.org/wiki/Zvonko_Vranesic)
8. <a id="cite-ref-8" href="#cite-note-8">↑</a> [Dr. Zvonko Vranesic vs Leonid Stein](http://www.chessgames.com/perl/chessgame?gid=1132287,) from [chessgames.com](http://www.chessgames.com/index.html)
9. <a id="cite-ref-9" href="#cite-note-9">↑</a> [David Neil Lawrence Levy vs Dr. Zvonko Vranesic](http://www.chessgames.com/perl/chessgame?gid=1434722,) from [chessgames.com](http://www.chessgames.com/index.html)
10. <a id="cite-ref-10" href="#cite-note-10">↑</a> [dblp: Zvonko G. Vranesic](https://dblp.uni-trier.de/pers/hd/v/Vranesic:Zvonko_G=)
11. <a id="cite-ref-11" href="#cite-note-11">↑</a> [Reed–Muller code from Wikipedia](https://en.wikipedia.org/wiki/Reed%E2%80%93Muller_code)
12. <a id="cite-ref-12" href="#cite-note-12">↑</a> [Documentation on the NUMAchine Multiprocessor](http://www.eecg.toronto.edu/parallel/parallel/numadocs.html)

**[Up one level](People "People")**







 
