
l476rg_dma_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  08006b38  08006b38  00016b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800715c  0800715c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800715c  0800715c  0001715c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007164  08007164  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007164  08007164  00017164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007168  08007168  00017168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800716c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  200001dc  08007348  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08007348  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca6e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fad  00000000  00000000  0002cc7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002ec28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002f668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000270d0  00000000  00000000  0002ffc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d230  00000000  00000000  00057090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eafac  00000000  00000000  000642c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014f26c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003818  00000000  00000000  0014f2bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b1c 	.word	0x08006b1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006b1c 	.word	0x08006b1c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <MX_DMA_Init+0x38>)
 8000eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ee4 <MX_DMA_Init+0x38>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6493      	str	r3, [r2, #72]	; 0x48
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <MX_DMA_Init+0x38>)
 8000ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2011      	movs	r0, #17
 8000ed0:	f000 fcb1 	bl	8001836 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000ed4:	2011      	movs	r0, #17
 8000ed6:	f000 fcca 	bl	800186e <HAL_NVIC_EnableIRQ>

}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40021000 	.word	0x40021000

08000ee8 <DMATransferComplete>:

void DMATransferComplete(DMA_HandleTypeDef *hdma)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	huart2.Instance->CR3 &= ~USART_CR3_DMAT;
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <DMATransferComplete+0x2c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	689a      	ldr	r2, [r3, #8]
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <DMATransferComplete+0x2c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000efe:	609a      	str	r2, [r3, #8]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f00:	2120      	movs	r1, #32
 8000f02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f06:	f001 f8cf 	bl	80020a8 <HAL_GPIO_TogglePin>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200001fc 	.word	0x200001fc

08000f18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08a      	sub	sp, #40	; 0x28
 8000f1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	605a      	str	r2, [r3, #4]
 8000f28:	609a      	str	r2, [r3, #8]
 8000f2a:	60da      	str	r2, [r3, #12]
 8000f2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2e:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	4a2a      	ldr	r2, [pc, #168]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f3a:	4b28      	ldr	r3, [pc, #160]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f46:	4b25      	ldr	r3, [pc, #148]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4a:	4a24      	ldr	r2, [pc, #144]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f52:	4b22      	ldr	r3, [pc, #136]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5e:	4b1f      	ldr	r3, [pc, #124]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f62:	4a1e      	ldr	r2, [pc, #120]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6a:	4b1c      	ldr	r3, [pc, #112]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f76:	4b19      	ldr	r3, [pc, #100]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7a:	4a18      	ldr	r2, [pc, #96]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f82:	4b16      	ldr	r3, [pc, #88]	; (8000fdc <MX_GPIO_Init+0xc4>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2120      	movs	r1, #32
 8000f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f96:	f001 f86f 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fa0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	4619      	mov	r1, r3
 8000fb0:	480b      	ldr	r0, [pc, #44]	; (8000fe0 <MX_GPIO_Init+0xc8>)
 8000fb2:	f000 feb7 	bl	8001d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fb6:	2320      	movs	r3, #32
 8000fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd0:	f000 fea8 	bl	8001d24 <HAL_GPIO_Init>

}
 8000fd4:	bf00      	nop
 8000fd6:	3728      	adds	r7, #40	; 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	48000800 	.word	0x48000800

08000fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe4:	b5b0      	push	{r4, r5, r7, lr}
 8000fe6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  char msg[]= "The sprintf() function accepts some parameter values that are defined as follows -str: It is the pointer to an array of char elements where the resulting string is stored. It is the buffer to put the data in.format: It is C stringthat is used to describe the output along with placeholders for the integer arguments to be inserted in the formatted string.It is said to the string that contains the text to be written to buffer. It consists of characters along with the optional format specifiers starting with \r\n";
 8000fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000ff0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000ff4:	4a19      	ldr	r2, [pc, #100]	; (800105c <main+0x78>)
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	4611      	mov	r1, r2
 8000ffa:	f240 2301 	movw	r3, #513	; 0x201
 8000ffe:	461a      	mov	r2, r3
 8001000:	f003 f86c 	bl	80040dc <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001004:	f000 fa9c 	bl	8001540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001008:	f000 f830 	bl	800106c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100c:	f7ff ff84 	bl	8000f18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001010:	f7ff ff4c 	bl	8000eac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001014:	f000 f9b0 	bl	8001378 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
 8001018:	4a11      	ldr	r2, [pc, #68]	; (8001060 <main+0x7c>)
 800101a:	2100      	movs	r1, #0
 800101c:	4811      	ldr	r0, [pc, #68]	; (8001064 <main+0x80>)
 800101e:	f000 fe09 	bl	8001c34 <HAL_DMA_RegisterCallback>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {  huart2.Instance->CR3 |= USART_CR3_DMAT;
 8001022:	4b11      	ldr	r3, [pc, #68]	; (8001068 <main+0x84>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <main+0x84>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001030:	609a      	str	r2, [r3, #8]
     HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg,
 8001032:	1d3c      	adds	r4, r7, #4
    		 (uint32_t)&huart2.Instance->TDR, strlen(msg));
 8001034:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <main+0x84>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	3328      	adds	r3, #40	; 0x28
     HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg,
 800103a:	461d      	mov	r5, r3
    		 (uint32_t)&huart2.Instance->TDR, strlen(msg));
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f8c6 	bl	80001d0 <strlen>
 8001044:	4603      	mov	r3, r0
     HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg,
 8001046:	462a      	mov	r2, r5
 8001048:	4621      	mov	r1, r4
 800104a:	4806      	ldr	r0, [pc, #24]	; (8001064 <main+0x80>)
 800104c:	f000 fce2 	bl	8001a14 <HAL_DMA_Start_IT>
     HAL_Delay(1000);
 8001050:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001054:	f000 faf0 	bl	8001638 <HAL_Delay>
  {  huart2.Instance->CR3 |= USART_CR3_DMAT;
 8001058:	e7e3      	b.n	8001022 <main+0x3e>
 800105a:	bf00      	nop
 800105c:	08006b38 	.word	0x08006b38
 8001060:	08000ee9 	.word	0x08000ee9
 8001064:	20000280 	.word	0x20000280
 8001068:	200001fc 	.word	0x200001fc

0800106c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b096      	sub	sp, #88	; 0x58
 8001070:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	2244      	movs	r2, #68	; 0x44
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f003 f83c 	bl	80040f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001080:	463b      	mov	r3, r7
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800108e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001092:	f001 f831 	bl	80020f8 <HAL_PWREx_ControlVoltageScaling>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800109c:	f000 f837 	bl	800110e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a0:	2302      	movs	r3, #2
 80010a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010aa:	2310      	movs	r3, #16
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ae:	2302      	movs	r3, #2
 80010b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010b2:	2302      	movs	r3, #2
 80010b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010ba:	230a      	movs	r3, #10
 80010bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010be:	2307      	movs	r3, #7
 80010c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010c2:	2302      	movs	r3, #2
 80010c4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010c6:	2302      	movs	r3, #2
 80010c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f001 f868 	bl	80021a4 <HAL_RCC_OscConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010da:	f000 f818 	bl	800110e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010de:	230f      	movs	r3, #15
 80010e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e2:	2303      	movs	r3, #3
 80010e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010f2:	463b      	mov	r3, r7
 80010f4:	2104      	movs	r1, #4
 80010f6:	4618      	mov	r0, r3
 80010f8:	f001 fc30 	bl	800295c <HAL_RCC_ClockConfig>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001102:	f000 f804 	bl	800110e <Error_Handler>
  }
}
 8001106:	bf00      	nop
 8001108:	3758      	adds	r7, #88	; 0x58
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001112:	b672      	cpsid	i
}
 8001114:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001116:	e7fe      	b.n	8001116 <Error_Handler+0x8>

08001118 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <HAL_MspInit+0x44>)
 8001120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001122:	4a0e      	ldr	r2, [pc, #56]	; (800115c <HAL_MspInit+0x44>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6613      	str	r3, [r2, #96]	; 0x60
 800112a:	4b0c      	ldr	r3, [pc, #48]	; (800115c <HAL_MspInit+0x44>)
 800112c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <HAL_MspInit+0x44>)
 8001138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113a:	4a08      	ldr	r2, [pc, #32]	; (800115c <HAL_MspInit+0x44>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001140:	6593      	str	r3, [r2, #88]	; 0x58
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <HAL_MspInit+0x44>)
 8001144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	603b      	str	r3, [r7, #0]
 800114c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40021000 	.word	0x40021000

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <NMI_Handler+0x4>

08001166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <MemManage_Handler+0x4>

08001172 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001176:	e7fe      	b.n	8001176 <BusFault_Handler+0x4>

08001178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800117c:	e7fe      	b.n	800117c <UsageFault_Handler+0x4>

0800117e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ac:	f000 fa24 	bl	80015f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80011b8:	4802      	ldr	r0, [pc, #8]	; (80011c4 <DMA1_Channel7_IRQHandler+0x10>)
 80011ba:	f000 fc8b 	bl	8001ad4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000280 	.word	0x20000280

080011c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
	return 1;
 80011cc:	2301      	movs	r3, #1
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <_kill>:

int _kill(int pid, int sig)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011e2:	f002 ff51 	bl	8004088 <__errno>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2216      	movs	r2, #22
 80011ea:	601a      	str	r2, [r3, #0]
	return -1;
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <_exit>:

void _exit (int status)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001200:	f04f 31ff 	mov.w	r1, #4294967295
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ffe7 	bl	80011d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800120a:	e7fe      	b.n	800120a <_exit+0x12>

0800120c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	e00a      	b.n	8001234 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800121e:	f3af 8000 	nop.w
 8001222:	4601      	mov	r1, r0
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	1c5a      	adds	r2, r3, #1
 8001228:	60ba      	str	r2, [r7, #8]
 800122a:	b2ca      	uxtb	r2, r1
 800122c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	429a      	cmp	r2, r3
 800123a:	dbf0      	blt.n	800121e <_read+0x12>
	}

return len;
 800123c:	687b      	ldr	r3, [r7, #4]
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b086      	sub	sp, #24
 800124a:	af00      	add	r7, sp, #0
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e009      	b.n	800126c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	1c5a      	adds	r2, r3, #1
 800125c:	60ba      	str	r2, [r7, #8]
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3301      	adds	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	697a      	ldr	r2, [r7, #20]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	429a      	cmp	r2, r3
 8001272:	dbf1      	blt.n	8001258 <_write+0x12>
	}
	return len;
 8001274:	687b      	ldr	r3, [r7, #4]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <_close>:

int _close(int file)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
	return -1;
 8001286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
 800129e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012a6:	605a      	str	r2, [r3, #4]
	return 0;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_isatty>:

int _isatty(int file)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b083      	sub	sp, #12
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
	return 1;
 80012be:	2301      	movs	r3, #1
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
	return 0;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	; (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	; (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	; (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f002 feb6 	bl	8004088 <__errno>
 800131c:	4603      	mov	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	4a05      	ldr	r2, [pc, #20]	; (800134c <_sbrk+0x64>)
 8001338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20018000 	.word	0x20018000
 8001348:	00000400 	.word	0x00000400
 800134c:	200001f8 	.word	0x200001f8
 8001350:	200002e0 	.word	0x200002e0

08001354 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <SystemInit+0x20>)
 800135a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800135e:	4a05      	ldr	r2, [pc, #20]	; (8001374 <SystemInit+0x20>)
 8001360:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001364:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800137e:	4a15      	ldr	r2, [pc, #84]	; (80013d4 <MX_USART2_UART_Init+0x5c>)
 8001380:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ba:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_USART2_UART_Init+0x58>)
 80013bc:	f002 f9ae 	bl	800371c <HAL_UART_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013c6:	f7ff fea2 	bl	800110e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200001fc 	.word	0x200001fc
 80013d4:	40004400 	.word	0x40004400

080013d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b0ac      	sub	sp, #176	; 0xb0
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2288      	movs	r2, #136	; 0x88
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f002 fe7d 	bl	80040f8 <memset>
  if(uartHandle->Instance==USART2)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a36      	ldr	r2, [pc, #216]	; (80014dc <HAL_UART_MspInit+0x104>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d164      	bne.n	80014d2 <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001408:	2302      	movs	r3, #2
 800140a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800140c:	2300      	movs	r3, #0
 800140e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4618      	mov	r0, r3
 8001416:	f001 fcc5 	bl	8002da4 <HAL_RCCEx_PeriphCLKConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001420:	f7ff fe75 	bl	800110e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001424:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <HAL_UART_MspInit+0x108>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001428:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <HAL_UART_MspInit+0x108>)
 800142a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142e:	6593      	str	r3, [r2, #88]	; 0x58
 8001430:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <HAL_UART_MspInit+0x108>)
 8001432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <HAL_UART_MspInit+0x108>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001440:	4a27      	ldr	r2, [pc, #156]	; (80014e0 <HAL_UART_MspInit+0x108>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001448:	4b25      	ldr	r3, [pc, #148]	; (80014e0 <HAL_UART_MspInit+0x108>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001454:	230c      	movs	r3, #12
 8001456:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800146c:	2307      	movs	r3, #7
 800146e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001476:	4619      	mov	r1, r3
 8001478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800147c:	f000 fc52 	bl	8001d24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 8001482:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <HAL_UART_MspInit+0x110>)
 8001484:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 8001488:	2202      	movs	r2, #2
 800148a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800148c:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 800148e:	2210      	movs	r2, #16
 8001490:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 8001494:	2200      	movs	r2, #0
 8001496:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 800149a:	2280      	movs	r2, #128	; 0x80
 800149c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80014b6:	480b      	ldr	r0, [pc, #44]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014b8:	f000 f9f4 	bl	80018a4 <HAL_DMA_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80014c2:	f7ff fe24 	bl	800110e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014ca:	66da      	str	r2, [r3, #108]	; 0x6c
 80014cc:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <HAL_UART_MspInit+0x10c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	37b0      	adds	r7, #176	; 0xb0
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40004400 	.word	0x40004400
 80014e0:	40021000 	.word	0x40021000
 80014e4:	20000280 	.word	0x20000280
 80014e8:	40020080 	.word	0x40020080

080014ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001524 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014f0:	f7ff ff30 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f4:	480c      	ldr	r0, [pc, #48]	; (8001528 <LoopForever+0x6>)
  ldr r1, =_edata
 80014f6:	490d      	ldr	r1, [pc, #52]	; (800152c <LoopForever+0xa>)
  ldr r2, =_sidata
 80014f8:	4a0d      	ldr	r2, [pc, #52]	; (8001530 <LoopForever+0xe>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014fc:	e002      	b.n	8001504 <LoopCopyDataInit>

080014fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001502:	3304      	adds	r3, #4

08001504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001508:	d3f9      	bcc.n	80014fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150a:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <LoopForever+0x12>)
  ldr r4, =_ebss
 800150c:	4c0a      	ldr	r4, [pc, #40]	; (8001538 <LoopForever+0x16>)
  movs r3, #0
 800150e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001510:	e001      	b.n	8001516 <LoopFillZerobss>

08001512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001514:	3204      	adds	r2, #4

08001516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001518:	d3fb      	bcc.n	8001512 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800151a:	f002 fdbb 	bl	8004094 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800151e:	f7ff fd61 	bl	8000fe4 <main>

08001522 <LoopForever>:

LoopForever:
    b LoopForever
 8001522:	e7fe      	b.n	8001522 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001524:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800152c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001530:	0800716c 	.word	0x0800716c
  ldr r2, =_sbss
 8001534:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001538:	200002dc 	.word	0x200002dc

0800153c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800153c:	e7fe      	b.n	800153c <ADC1_2_IRQHandler>
	...

08001540 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001546:	2300      	movs	r3, #0
 8001548:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <HAL_Init+0x3c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a0b      	ldr	r2, [pc, #44]	; (800157c <HAL_Init+0x3c>)
 8001550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001554:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001556:	2003      	movs	r0, #3
 8001558:	f000 f962 	bl	8001820 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800155c:	2000      	movs	r0, #0
 800155e:	f000 f80f 	bl	8001580 <HAL_InitTick>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d002      	beq.n	800156e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	71fb      	strb	r3, [r7, #7]
 800156c:	e001      	b.n	8001572 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800156e:	f7ff fdd3 	bl	8001118 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001572:	79fb      	ldrb	r3, [r7, #7]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40022000 	.word	0x40022000

08001580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001588:	2300      	movs	r3, #0
 800158a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800158c:	4b17      	ldr	r3, [pc, #92]	; (80015ec <HAL_InitTick+0x6c>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d023      	beq.n	80015dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001594:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <HAL_InitTick+0x70>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <HAL_InitTick+0x6c>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	4619      	mov	r1, r3
 800159e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f96d 	bl	800188a <HAL_SYSTICK_Config>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10f      	bne.n	80015d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d809      	bhi.n	80015d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015bc:	2200      	movs	r2, #0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295
 80015c4:	f000 f937 	bl	8001836 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015c8:	4a0a      	ldr	r2, [pc, #40]	; (80015f4 <HAL_InitTick+0x74>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
 80015ce:	e007      	b.n	80015e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e004      	b.n	80015e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	e001      	b.n	80015e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000008 	.word	0x20000008
 80015f0:	20000000 	.word	0x20000000
 80015f4:	20000004 	.word	0x20000004

080015f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_IncTick+0x20>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	461a      	mov	r2, r3
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_IncTick+0x24>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4413      	add	r3, r2
 8001608:	4a04      	ldr	r2, [pc, #16]	; (800161c <HAL_IncTick+0x24>)
 800160a:	6013      	str	r3, [r2, #0]
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20000008 	.word	0x20000008
 800161c:	200002c8 	.word	0x200002c8

08001620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return uwTick;
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <HAL_GetTick+0x14>)
 8001626:	681b      	ldr	r3, [r3, #0]
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	200002c8 	.word	0x200002c8

08001638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001640:	f7ff ffee 	bl	8001620 <HAL_GetTick>
 8001644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001650:	d005      	beq.n	800165e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001652:	4b0a      	ldr	r3, [pc, #40]	; (800167c <HAL_Delay+0x44>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	461a      	mov	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4413      	add	r3, r2
 800165c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800165e:	bf00      	nop
 8001660:	f7ff ffde 	bl	8001620 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	429a      	cmp	r2, r3
 800166e:	d8f7      	bhi.n	8001660 <HAL_Delay+0x28>
  {
  }
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000008 	.word	0x20000008

08001680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800169c:	4013      	ands	r3, r2
 800169e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b2:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <__NVIC_SetPriorityGrouping+0x44>)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	60d3      	str	r3, [r2, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016cc:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <__NVIC_GetPriorityGrouping+0x18>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	0a1b      	lsrs	r3, r3, #8
 80016d2:	f003 0307 	and.w	r3, r3, #7
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	db0b      	blt.n	800170e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	f003 021f 	and.w	r2, r3, #31
 80016fc:	4907      	ldr	r1, [pc, #28]	; (800171c <__NVIC_EnableIRQ+0x38>)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	2001      	movs	r0, #1
 8001706:	fa00 f202 	lsl.w	r2, r0, r2
 800170a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000e100 	.word	0xe000e100

08001720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	6039      	str	r1, [r7, #0]
 800172a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	2b00      	cmp	r3, #0
 8001732:	db0a      	blt.n	800174a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	b2da      	uxtb	r2, r3
 8001738:	490c      	ldr	r1, [pc, #48]	; (800176c <__NVIC_SetPriority+0x4c>)
 800173a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173e:	0112      	lsls	r2, r2, #4
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	440b      	add	r3, r1
 8001744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001748:	e00a      	b.n	8001760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4908      	ldr	r1, [pc, #32]	; (8001770 <__NVIC_SetPriority+0x50>)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	3b04      	subs	r3, #4
 8001758:	0112      	lsls	r2, r2, #4
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	440b      	add	r3, r1
 800175e:	761a      	strb	r2, [r3, #24]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000e100 	.word	0xe000e100
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001774:	b480      	push	{r7}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f1c3 0307 	rsb	r3, r3, #7
 800178e:	2b04      	cmp	r3, #4
 8001790:	bf28      	it	cs
 8001792:	2304      	movcs	r3, #4
 8001794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3304      	adds	r3, #4
 800179a:	2b06      	cmp	r3, #6
 800179c:	d902      	bls.n	80017a4 <NVIC_EncodePriority+0x30>
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3b03      	subs	r3, #3
 80017a2:	e000      	b.n	80017a6 <NVIC_EncodePriority+0x32>
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	401a      	ands	r2, r3
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017bc:	f04f 31ff 	mov.w	r1, #4294967295
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43d9      	mvns	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017cc:	4313      	orrs	r3, r2
         );
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3724      	adds	r7, #36	; 0x24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017ec:	d301      	bcc.n	80017f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ee:	2301      	movs	r3, #1
 80017f0:	e00f      	b.n	8001812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <SysTick_Config+0x40>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017fa:	210f      	movs	r1, #15
 80017fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001800:	f7ff ff8e 	bl	8001720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001804:	4b05      	ldr	r3, [pc, #20]	; (800181c <SysTick_Config+0x40>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180a:	4b04      	ldr	r3, [pc, #16]	; (800181c <SysTick_Config+0x40>)
 800180c:	2207      	movs	r2, #7
 800180e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	e000e010 	.word	0xe000e010

08001820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff ff29 	bl	8001680 <__NVIC_SetPriorityGrouping>
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b086      	sub	sp, #24
 800183a:	af00      	add	r7, sp, #0
 800183c:	4603      	mov	r3, r0
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001848:	f7ff ff3e 	bl	80016c8 <__NVIC_GetPriorityGrouping>
 800184c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	68b9      	ldr	r1, [r7, #8]
 8001852:	6978      	ldr	r0, [r7, #20]
 8001854:	f7ff ff8e 	bl	8001774 <NVIC_EncodePriority>
 8001858:	4602      	mov	r2, r0
 800185a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff5d 	bl	8001720 <__NVIC_SetPriority>
}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff31 	bl	80016e4 <__NVIC_EnableIRQ>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ffa2 	bl	80017dc <SysTick_Config>
 8001898:	4603      	mov	r3, r0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e098      	b.n	80019e8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b4d      	ldr	r3, [pc, #308]	; (80019f4 <HAL_DMA_Init+0x150>)
 80018be:	429a      	cmp	r2, r3
 80018c0:	d80f      	bhi.n	80018e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	461a      	mov	r2, r3
 80018c8:	4b4b      	ldr	r3, [pc, #300]	; (80019f8 <HAL_DMA_Init+0x154>)
 80018ca:	4413      	add	r3, r2
 80018cc:	4a4b      	ldr	r2, [pc, #300]	; (80019fc <HAL_DMA_Init+0x158>)
 80018ce:	fba2 2303 	umull	r2, r3, r2, r3
 80018d2:	091b      	lsrs	r3, r3, #4
 80018d4:	009a      	lsls	r2, r3, #2
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a48      	ldr	r2, [pc, #288]	; (8001a00 <HAL_DMA_Init+0x15c>)
 80018de:	641a      	str	r2, [r3, #64]	; 0x40
 80018e0:	e00e      	b.n	8001900 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	461a      	mov	r2, r3
 80018e8:	4b46      	ldr	r3, [pc, #280]	; (8001a04 <HAL_DMA_Init+0x160>)
 80018ea:	4413      	add	r3, r2
 80018ec:	4a43      	ldr	r2, [pc, #268]	; (80019fc <HAL_DMA_Init+0x158>)
 80018ee:	fba2 2303 	umull	r2, r3, r2, r3
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	009a      	lsls	r2, r3, #2
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a42      	ldr	r2, [pc, #264]	; (8001a08 <HAL_DMA_Init+0x164>)
 80018fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2202      	movs	r2, #2
 8001904:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800191a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001924:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001930:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800193c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	4313      	orrs	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800195a:	d039      	beq.n	80019d0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	4a27      	ldr	r2, [pc, #156]	; (8001a00 <HAL_DMA_Init+0x15c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d11a      	bne.n	800199c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <HAL_DMA_Init+0x168>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f003 031c 	and.w	r3, r3, #28
 8001972:	210f      	movs	r1, #15
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	4924      	ldr	r1, [pc, #144]	; (8001a0c <HAL_DMA_Init+0x168>)
 800197c:	4013      	ands	r3, r2
 800197e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001980:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <HAL_DMA_Init+0x168>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6859      	ldr	r1, [r3, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198c:	f003 031c 	and.w	r3, r3, #28
 8001990:	fa01 f303 	lsl.w	r3, r1, r3
 8001994:	491d      	ldr	r1, [pc, #116]	; (8001a0c <HAL_DMA_Init+0x168>)
 8001996:	4313      	orrs	r3, r2
 8001998:	600b      	str	r3, [r1, #0]
 800199a:	e019      	b.n	80019d0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800199c:	4b1c      	ldr	r3, [pc, #112]	; (8001a10 <HAL_DMA_Init+0x16c>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a4:	f003 031c 	and.w	r3, r3, #28
 80019a8:	210f      	movs	r1, #15
 80019aa:	fa01 f303 	lsl.w	r3, r1, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	4917      	ldr	r1, [pc, #92]	; (8001a10 <HAL_DMA_Init+0x16c>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80019b6:	4b16      	ldr	r3, [pc, #88]	; (8001a10 <HAL_DMA_Init+0x16c>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6859      	ldr	r1, [r3, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f003 031c 	and.w	r3, r3, #28
 80019c6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ca:	4911      	ldr	r1, [pc, #68]	; (8001a10 <HAL_DMA_Init+0x16c>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2201      	movs	r2, #1
 80019da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr
 80019f4:	40020407 	.word	0x40020407
 80019f8:	bffdfff8 	.word	0xbffdfff8
 80019fc:	cccccccd 	.word	0xcccccccd
 8001a00:	40020000 	.word	0x40020000
 8001a04:	bffdfbf8 	.word	0xbffdfbf8
 8001a08:	40020400 	.word	0x40020400
 8001a0c:	400200a8 	.word	0x400200a8
 8001a10:	400204a8 	.word	0x400204a8

08001a14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
 8001a20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d101      	bne.n	8001a34 <HAL_DMA_Start_IT+0x20>
 8001a30:	2302      	movs	r3, #2
 8001a32:	e04b      	b.n	8001acc <HAL_DMA_Start_IT+0xb8>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d13a      	bne.n	8001abe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2200      	movs	r2, #0
 8001a54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f022 0201 	bic.w	r2, r2, #1
 8001a64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	f000 f929 	bl	8001cc4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d008      	beq.n	8001a8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f042 020e 	orr.w	r2, r2, #14
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	e00f      	b.n	8001aac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0204 	bic.w	r2, r2, #4
 8001a9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 020a 	orr.w	r2, r2, #10
 8001aaa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f042 0201 	orr.w	r2, r2, #1
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	e005      	b.n	8001aca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af0:	f003 031c 	and.w	r3, r3, #28
 8001af4:	2204      	movs	r2, #4
 8001af6:	409a      	lsls	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d026      	beq.n	8001b4e <HAL_DMA_IRQHandler+0x7a>
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d021      	beq.n	8001b4e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0320 	and.w	r3, r3, #32
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d107      	bne.n	8001b28 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f022 0204 	bic.w	r2, r2, #4
 8001b26:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2c:	f003 021c 	and.w	r2, r3, #28
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	2104      	movs	r1, #4
 8001b36:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d071      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001b4c:	e06c      	b.n	8001c28 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 031c 	and.w	r3, r3, #28
 8001b56:	2202      	movs	r2, #2
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d02e      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0xec>
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d029      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0320 	and.w	r3, r3, #32
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10b      	bne.n	8001b92 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 020a 	bic.w	r2, r2, #10
 8001b88:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f003 021c 	and.w	r2, r3, #28
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	2102      	movs	r1, #2
 8001ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d038      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bbe:	e033      	b.n	8001c28 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc4:	f003 031c 	and.w	r3, r3, #28
 8001bc8:	2208      	movs	r2, #8
 8001bca:	409a      	lsls	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d02a      	beq.n	8001c2a <HAL_DMA_IRQHandler+0x156>
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d025      	beq.n	8001c2a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 020e 	bic.w	r2, r2, #14
 8001bec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	f003 021c 	and.w	r2, r3, #28
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001c00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d004      	beq.n	8001c2a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
}
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8001c34:	b480      	push	{r7}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	607a      	str	r2, [r7, #4]
 8001c40:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001c42:	2300      	movs	r3, #0
 8001c44:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d101      	bne.n	8001c54 <HAL_DMA_RegisterCallback+0x20>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e031      	b.n	8001cb8 <HAL_DMA_RegisterCallback+0x84>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d120      	bne.n	8001caa <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8001c68:	7afb      	ldrb	r3, [r7, #11]
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d81a      	bhi.n	8001ca4 <HAL_DMA_RegisterCallback+0x70>
 8001c6e:	a201      	add	r2, pc, #4	; (adr r2, 8001c74 <HAL_DMA_RegisterCallback+0x40>)
 8001c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c74:	08001c85 	.word	0x08001c85
 8001c78:	08001c8d 	.word	0x08001c8d
 8001c7c:	08001c95 	.word	0x08001c95
 8001c80:	08001c9d 	.word	0x08001c9d
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8001c8a:	e010      	b.n	8001cae <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8001c92:	e00c      	b.n	8001cae <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8001c9a:	e008      	b.n	8001cae <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8001ca2:	e004      	b.n	8001cae <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	75fb      	strb	r3, [r7, #23]
           break;
 8001ca8:	e001      	b.n	8001cae <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	371c      	adds	r7, #28
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd6:	f003 021c 	and.w	r2, r3, #28
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	2101      	movs	r1, #1
 8001ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2b10      	cmp	r3, #16
 8001cf4:	d108      	bne.n	8001d08 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d06:	e007      	b.n	8001d18 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	60da      	str	r2, [r3, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d32:	e17f      	b.n	8002034 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	2101      	movs	r1, #1
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d40:	4013      	ands	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 8171 	beq.w	800202e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 0303 	and.w	r3, r3, #3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d005      	beq.n	8001d64 <HAL_GPIO_Init+0x40>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d130      	bne.n	8001dc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	2203      	movs	r2, #3
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	43db      	mvns	r3, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68da      	ldr	r2, [r3, #12]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4013      	ands	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	f003 0201 	and.w	r2, r3, #1
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d118      	bne.n	8001e04 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001dd8:	2201      	movs	r2, #1
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	08db      	lsrs	r3, r3, #3
 8001dee:	f003 0201 	and.w	r2, r3, #1
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d017      	beq.n	8001e40 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d123      	bne.n	8001e94 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	08da      	lsrs	r2, r3, #3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3208      	adds	r2, #8
 8001e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e58:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	220f      	movs	r2, #15
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	691a      	ldr	r2, [r3, #16]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	08da      	lsrs	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3208      	adds	r2, #8
 8001e8e:	6939      	ldr	r1, [r7, #16]
 8001e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0203 	and.w	r2, r3, #3
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80ac 	beq.w	800202e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed6:	4b5f      	ldr	r3, [pc, #380]	; (8002054 <HAL_GPIO_Init+0x330>)
 8001ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eda:	4a5e      	ldr	r2, [pc, #376]	; (8002054 <HAL_GPIO_Init+0x330>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ee2:	4b5c      	ldr	r3, [pc, #368]	; (8002054 <HAL_GPIO_Init+0x330>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001eee:	4a5a      	ldr	r2, [pc, #360]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	220f      	movs	r2, #15
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f18:	d025      	beq.n	8001f66 <HAL_GPIO_Init+0x242>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4f      	ldr	r2, [pc, #316]	; (800205c <HAL_GPIO_Init+0x338>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d01f      	beq.n	8001f62 <HAL_GPIO_Init+0x23e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4e      	ldr	r2, [pc, #312]	; (8002060 <HAL_GPIO_Init+0x33c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d019      	beq.n	8001f5e <HAL_GPIO_Init+0x23a>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4d      	ldr	r2, [pc, #308]	; (8002064 <HAL_GPIO_Init+0x340>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d013      	beq.n	8001f5a <HAL_GPIO_Init+0x236>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4c      	ldr	r2, [pc, #304]	; (8002068 <HAL_GPIO_Init+0x344>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00d      	beq.n	8001f56 <HAL_GPIO_Init+0x232>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4b      	ldr	r2, [pc, #300]	; (800206c <HAL_GPIO_Init+0x348>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d007      	beq.n	8001f52 <HAL_GPIO_Init+0x22e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4a      	ldr	r2, [pc, #296]	; (8002070 <HAL_GPIO_Init+0x34c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d101      	bne.n	8001f4e <HAL_GPIO_Init+0x22a>
 8001f4a:	2306      	movs	r3, #6
 8001f4c:	e00c      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f4e:	2307      	movs	r3, #7
 8001f50:	e00a      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f52:	2305      	movs	r3, #5
 8001f54:	e008      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f56:	2304      	movs	r3, #4
 8001f58:	e006      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e004      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f5e:	2302      	movs	r3, #2
 8001f60:	e002      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f62:	2301      	movs	r3, #1
 8001f64:	e000      	b.n	8001f68 <HAL_GPIO_Init+0x244>
 8001f66:	2300      	movs	r3, #0
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	f002 0203 	and.w	r2, r2, #3
 8001f6e:	0092      	lsls	r2, r2, #2
 8001f70:	4093      	lsls	r3, r2
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f78:	4937      	ldr	r1, [pc, #220]	; (8002058 <HAL_GPIO_Init+0x334>)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	089b      	lsrs	r3, r3, #2
 8001f7e:	3302      	adds	r3, #2
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f86:	4b3b      	ldr	r3, [pc, #236]	; (8002074 <HAL_GPIO_Init+0x350>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001faa:	4a32      	ldr	r2, [pc, #200]	; (8002074 <HAL_GPIO_Init+0x350>)
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fb0:	4b30      	ldr	r3, [pc, #192]	; (8002074 <HAL_GPIO_Init+0x350>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fd4:	4a27      	ldr	r2, [pc, #156]	; (8002074 <HAL_GPIO_Init+0x350>)
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fda:	4b26      	ldr	r3, [pc, #152]	; (8002074 <HAL_GPIO_Init+0x350>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ffe:	4a1d      	ldr	r2, [pc, #116]	; (8002074 <HAL_GPIO_Init+0x350>)
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002004:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <HAL_GPIO_Init+0x350>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	43db      	mvns	r3, r3
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4013      	ands	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d003      	beq.n	8002028 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002028:	4a12      	ldr	r2, [pc, #72]	; (8002074 <HAL_GPIO_Init+0x350>)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	fa22 f303 	lsr.w	r3, r2, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	f47f ae78 	bne.w	8001d34 <HAL_GPIO_Init+0x10>
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	40010000 	.word	0x40010000
 800205c:	48000400 	.word	0x48000400
 8002060:	48000800 	.word	0x48000800
 8002064:	48000c00 	.word	0x48000c00
 8002068:	48001000 	.word	0x48001000
 800206c:	48001400 	.word	0x48001400
 8002070:	48001800 	.word	0x48001800
 8002074:	40010400 	.word	0x40010400

08002078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
 8002084:	4613      	mov	r3, r2
 8002086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002088:	787b      	ldrb	r3, [r7, #1]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002094:	e002      	b.n	800209c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002096:	887a      	ldrh	r2, [r7, #2]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020ba:	887a      	ldrh	r2, [r7, #2]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4013      	ands	r3, r2
 80020c0:	041a      	lsls	r2, r3, #16
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	43d9      	mvns	r1, r3
 80020c6:	887b      	ldrh	r3, [r7, #2]
 80020c8:	400b      	ands	r3, r1
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	619a      	str	r2, [r3, #24]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40007000 	.word	0x40007000

080020f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002106:	d130      	bne.n	800216a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002108:	4b23      	ldr	r3, [pc, #140]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002114:	d038      	beq.n	8002188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002116:	4b20      	ldr	r3, [pc, #128]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800211e:	4a1e      	ldr	r2, [pc, #120]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002120:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002124:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002126:	4b1d      	ldr	r3, [pc, #116]	; (800219c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2232      	movs	r2, #50	; 0x32
 800212c:	fb02 f303 	mul.w	r3, r2, r3
 8002130:	4a1b      	ldr	r2, [pc, #108]	; (80021a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0c9b      	lsrs	r3, r3, #18
 8002138:	3301      	adds	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800213c:	e002      	b.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	3b01      	subs	r3, #1
 8002142:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002144:	4b14      	ldr	r3, [pc, #80]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800214c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002150:	d102      	bne.n	8002158 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d1f2      	bne.n	800213e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002158:	4b0f      	ldr	r3, [pc, #60]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002164:	d110      	bne.n	8002188 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e00f      	b.n	800218a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800216a:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002176:	d007      	beq.n	8002188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002178:	4b07      	ldr	r3, [pc, #28]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002180:	4a05      	ldr	r2, [pc, #20]	; (8002198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002182:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002186:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40007000 	.word	0x40007000
 800219c:	20000000 	.word	0x20000000
 80021a0:	431bde83 	.word	0x431bde83

080021a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b088      	sub	sp, #32
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e3ca      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021b6:	4b97      	ldr	r3, [pc, #604]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021c0:	4b94      	ldr	r3, [pc, #592]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 80e4 	beq.w	80023a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d007      	beq.n	80021ee <HAL_RCC_OscConfig+0x4a>
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	2b0c      	cmp	r3, #12
 80021e2:	f040 808b 	bne.w	80022fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	f040 8087 	bne.w	80022fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021ee:	4b89      	ldr	r3, [pc, #548]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d005      	beq.n	8002206 <HAL_RCC_OscConfig+0x62>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e3a2      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1a      	ldr	r2, [r3, #32]
 800220a:	4b82      	ldr	r3, [pc, #520]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b00      	cmp	r3, #0
 8002214:	d004      	beq.n	8002220 <HAL_RCC_OscConfig+0x7c>
 8002216:	4b7f      	ldr	r3, [pc, #508]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800221e:	e005      	b.n	800222c <HAL_RCC_OscConfig+0x88>
 8002220:	4b7c      	ldr	r3, [pc, #496]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002226:	091b      	lsrs	r3, r3, #4
 8002228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800222c:	4293      	cmp	r3, r2
 800222e:	d223      	bcs.n	8002278 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	4618      	mov	r0, r3
 8002236:	f000 fd55 	bl	8002ce4 <RCC_SetFlashLatencyFromMSIRange>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e383      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002244:	4b73      	ldr	r3, [pc, #460]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a72      	ldr	r2, [pc, #456]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800224a:	f043 0308 	orr.w	r3, r3, #8
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	4b70      	ldr	r3, [pc, #448]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	496d      	ldr	r1, [pc, #436]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002262:	4b6c      	ldr	r3, [pc, #432]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	021b      	lsls	r3, r3, #8
 8002270:	4968      	ldr	r1, [pc, #416]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002272:	4313      	orrs	r3, r2
 8002274:	604b      	str	r3, [r1, #4]
 8002276:	e025      	b.n	80022c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002278:	4b66      	ldr	r3, [pc, #408]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a65      	ldr	r2, [pc, #404]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800227e:	f043 0308 	orr.w	r3, r3, #8
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4b63      	ldr	r3, [pc, #396]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	4960      	ldr	r1, [pc, #384]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002296:	4b5f      	ldr	r3, [pc, #380]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	495b      	ldr	r1, [pc, #364]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d109      	bne.n	80022c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 fd15 	bl	8002ce4 <RCC_SetFlashLatencyFromMSIRange>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e343      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022c4:	f000 fc4a 	bl	8002b5c <HAL_RCC_GetSysClockFreq>
 80022c8:	4602      	mov	r2, r0
 80022ca:	4b52      	ldr	r3, [pc, #328]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	091b      	lsrs	r3, r3, #4
 80022d0:	f003 030f 	and.w	r3, r3, #15
 80022d4:	4950      	ldr	r1, [pc, #320]	; (8002418 <HAL_RCC_OscConfig+0x274>)
 80022d6:	5ccb      	ldrb	r3, [r1, r3]
 80022d8:	f003 031f 	and.w	r3, r3, #31
 80022dc:	fa22 f303 	lsr.w	r3, r2, r3
 80022e0:	4a4e      	ldr	r2, [pc, #312]	; (800241c <HAL_RCC_OscConfig+0x278>)
 80022e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022e4:	4b4e      	ldr	r3, [pc, #312]	; (8002420 <HAL_RCC_OscConfig+0x27c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff f949 	bl	8001580 <HAL_InitTick>
 80022ee:	4603      	mov	r3, r0
 80022f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d052      	beq.n	800239e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	e327      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d032      	beq.n	800236a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a42      	ldr	r2, [pc, #264]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002310:	f7ff f986 	bl	8001620 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002318:	f7ff f982 	bl	8001620 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e310      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800232a:	4b3a      	ldr	r3, [pc, #232]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002336:	4b37      	ldr	r3, [pc, #220]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a36      	ldr	r2, [pc, #216]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800233c:	f043 0308 	orr.w	r3, r3, #8
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	4b34      	ldr	r3, [pc, #208]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4931      	ldr	r1, [pc, #196]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002350:	4313      	orrs	r3, r2
 8002352:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002354:	4b2f      	ldr	r3, [pc, #188]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69db      	ldr	r3, [r3, #28]
 8002360:	021b      	lsls	r3, r3, #8
 8002362:	492c      	ldr	r1, [pc, #176]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002364:	4313      	orrs	r3, r2
 8002366:	604b      	str	r3, [r1, #4]
 8002368:	e01a      	b.n	80023a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800236a:	4b2a      	ldr	r3, [pc, #168]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a29      	ldr	r2, [pc, #164]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002370:	f023 0301 	bic.w	r3, r3, #1
 8002374:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002376:	f7ff f953 	bl	8001620 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800237e:	f7ff f94f 	bl	8001620 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e2dd      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002390:	4b20      	ldr	r3, [pc, #128]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1f0      	bne.n	800237e <HAL_RCC_OscConfig+0x1da>
 800239c:	e000      	b.n	80023a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800239e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d074      	beq.n	8002496 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2b08      	cmp	r3, #8
 80023b0:	d005      	beq.n	80023be <HAL_RCC_OscConfig+0x21a>
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	2b0c      	cmp	r3, #12
 80023b6:	d10e      	bne.n	80023d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d10b      	bne.n	80023d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023be:	4b15      	ldr	r3, [pc, #84]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d064      	beq.n	8002494 <HAL_RCC_OscConfig+0x2f0>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d160      	bne.n	8002494 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e2ba      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x24a>
 80023e0:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0b      	ldr	r2, [pc, #44]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80023e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023ea:	6013      	str	r3, [r2, #0]
 80023ec:	e026      	b.n	800243c <HAL_RCC_OscConfig+0x298>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023f6:	d115      	bne.n	8002424 <HAL_RCC_OscConfig+0x280>
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a05      	ldr	r2, [pc, #20]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 80023fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	4b03      	ldr	r3, [pc, #12]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a02      	ldr	r2, [pc, #8]	; (8002414 <HAL_RCC_OscConfig+0x270>)
 800240a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800240e:	6013      	str	r3, [r2, #0]
 8002410:	e014      	b.n	800243c <HAL_RCC_OscConfig+0x298>
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000
 8002418:	08006d3c 	.word	0x08006d3c
 800241c:	20000000 	.word	0x20000000
 8002420:	20000004 	.word	0x20000004
 8002424:	4ba0      	ldr	r3, [pc, #640]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a9f      	ldr	r2, [pc, #636]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800242a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800242e:	6013      	str	r3, [r2, #0]
 8002430:	4b9d      	ldr	r3, [pc, #628]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a9c      	ldr	r2, [pc, #624]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002436:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800243a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d013      	beq.n	800246c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7ff f8ec 	bl	8001620 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800244c:	f7ff f8e8 	bl	8001620 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b64      	cmp	r3, #100	; 0x64
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e276      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800245e:	4b92      	ldr	r3, [pc, #584]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0f0      	beq.n	800244c <HAL_RCC_OscConfig+0x2a8>
 800246a:	e014      	b.n	8002496 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246c:	f7ff f8d8 	bl	8001620 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002474:	f7ff f8d4 	bl	8001620 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b64      	cmp	r3, #100	; 0x64
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e262      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002486:	4b88      	ldr	r3, [pc, #544]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x2d0>
 8002492:	e000      	b.n	8002496 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002494:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d060      	beq.n	8002564 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d005      	beq.n	80024b4 <HAL_RCC_OscConfig+0x310>
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	2b0c      	cmp	r3, #12
 80024ac:	d119      	bne.n	80024e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d116      	bne.n	80024e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b4:	4b7c      	ldr	r3, [pc, #496]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d005      	beq.n	80024cc <HAL_RCC_OscConfig+0x328>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e23f      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024cc:	4b76      	ldr	r3, [pc, #472]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	061b      	lsls	r3, r3, #24
 80024da:	4973      	ldr	r1, [pc, #460]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e0:	e040      	b.n	8002564 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d023      	beq.n	8002532 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024ea:	4b6f      	ldr	r3, [pc, #444]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a6e      	ldr	r2, [pc, #440]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80024f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f6:	f7ff f893 	bl	8001620 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024fe:	f7ff f88f 	bl	8001620 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e21d      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002510:	4b65      	ldr	r3, [pc, #404]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002518:	2b00      	cmp	r3, #0
 800251a:	d0f0      	beq.n	80024fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251c:	4b62      	ldr	r3, [pc, #392]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	061b      	lsls	r3, r3, #24
 800252a:	495f      	ldr	r1, [pc, #380]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800252c:	4313      	orrs	r3, r2
 800252e:	604b      	str	r3, [r1, #4]
 8002530:	e018      	b.n	8002564 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002532:	4b5d      	ldr	r3, [pc, #372]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a5c      	ldr	r2, [pc, #368]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800253c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253e:	f7ff f86f 	bl	8001620 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002546:	f7ff f86b 	bl	8001620 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e1f9      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002558:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f0      	bne.n	8002546 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0308 	and.w	r3, r3, #8
 800256c:	2b00      	cmp	r3, #0
 800256e:	d03c      	beq.n	80025ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01c      	beq.n	80025b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002578:	4b4b      	ldr	r3, [pc, #300]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800257a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800257e:	4a4a      	ldr	r2, [pc, #296]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002588:	f7ff f84a 	bl	8001620 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002590:	f7ff f846 	bl	8001620 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e1d4      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025a2:	4b41      	ldr	r3, [pc, #260]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80025a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0ef      	beq.n	8002590 <HAL_RCC_OscConfig+0x3ec>
 80025b0:	e01b      	b.n	80025ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025b2:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80025b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025b8:	4a3b      	ldr	r2, [pc, #236]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80025ba:	f023 0301 	bic.w	r3, r3, #1
 80025be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c2:	f7ff f82d 	bl	8001620 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ca:	f7ff f829 	bl	8001620 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e1b7      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025dc:	4b32      	ldr	r3, [pc, #200]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80025de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1ef      	bne.n	80025ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 80a6 	beq.w	8002744 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f8:	2300      	movs	r3, #0
 80025fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025fc:	4b2a      	ldr	r3, [pc, #168]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10d      	bne.n	8002624 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002608:	4b27      	ldr	r3, [pc, #156]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260c:	4a26      	ldr	r2, [pc, #152]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800260e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002612:	6593      	str	r3, [r2, #88]	; 0x58
 8002614:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002620:	2301      	movs	r3, #1
 8002622:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002624:	4b21      	ldr	r3, [pc, #132]	; (80026ac <HAL_RCC_OscConfig+0x508>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800262c:	2b00      	cmp	r3, #0
 800262e:	d118      	bne.n	8002662 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002630:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <HAL_RCC_OscConfig+0x508>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1d      	ldr	r2, [pc, #116]	; (80026ac <HAL_RCC_OscConfig+0x508>)
 8002636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800263a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800263c:	f7fe fff0 	bl	8001620 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002644:	f7fe ffec 	bl	8001620 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e17a      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_RCC_OscConfig+0x508>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d108      	bne.n	800267c <HAL_RCC_OscConfig+0x4d8>
 800266a:	4b0f      	ldr	r3, [pc, #60]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800266c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002670:	4a0d      	ldr	r2, [pc, #52]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800267a:	e029      	b.n	80026d0 <HAL_RCC_OscConfig+0x52c>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b05      	cmp	r3, #5
 8002682:	d115      	bne.n	80026b0 <HAL_RCC_OscConfig+0x50c>
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	4a07      	ldr	r2, [pc, #28]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800268c:	f043 0304 	orr.w	r3, r3, #4
 8002690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002694:	4b04      	ldr	r3, [pc, #16]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269a:	4a03      	ldr	r2, [pc, #12]	; (80026a8 <HAL_RCC_OscConfig+0x504>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026a4:	e014      	b.n	80026d0 <HAL_RCC_OscConfig+0x52c>
 80026a6:	bf00      	nop
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40007000 	.word	0x40007000
 80026b0:	4b9c      	ldr	r3, [pc, #624]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b6:	4a9b      	ldr	r2, [pc, #620]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026c0:	4b98      	ldr	r3, [pc, #608]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c6:	4a97      	ldr	r2, [pc, #604]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80026c8:	f023 0304 	bic.w	r3, r3, #4
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d016      	beq.n	8002706 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d8:	f7fe ffa2 	bl	8001620 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026de:	e00a      	b.n	80026f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e0:	f7fe ff9e 	bl	8001620 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e12a      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026f6:	4b8b      	ldr	r3, [pc, #556]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80026f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0ed      	beq.n	80026e0 <HAL_RCC_OscConfig+0x53c>
 8002704:	e015      	b.n	8002732 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002706:	f7fe ff8b 	bl	8001620 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800270c:	e00a      	b.n	8002724 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270e:	f7fe ff87 	bl	8001620 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	f241 3288 	movw	r2, #5000	; 0x1388
 800271c:	4293      	cmp	r3, r2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e113      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002724:	4b7f      	ldr	r3, [pc, #508]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1ed      	bne.n	800270e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002732:	7ffb      	ldrb	r3, [r7, #31]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d105      	bne.n	8002744 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002738:	4b7a      	ldr	r3, [pc, #488]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800273a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273c:	4a79      	ldr	r2, [pc, #484]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800273e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002742:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80fe 	beq.w	800294a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	2b02      	cmp	r3, #2
 8002754:	f040 80d0 	bne.w	80028f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002758:	4b72      	ldr	r3, [pc, #456]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f003 0203 	and.w	r2, r3, #3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002768:	429a      	cmp	r2, r3
 800276a:	d130      	bne.n	80027ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	3b01      	subs	r3, #1
 8002778:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800277a:	429a      	cmp	r2, r3
 800277c:	d127      	bne.n	80027ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002788:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800278a:	429a      	cmp	r2, r3
 800278c:	d11f      	bne.n	80027ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002798:	2a07      	cmp	r2, #7
 800279a:	bf14      	ite	ne
 800279c:	2201      	movne	r2, #1
 800279e:	2200      	moveq	r2, #0
 80027a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d113      	bne.n	80027ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b0:	085b      	lsrs	r3, r3, #1
 80027b2:	3b01      	subs	r3, #1
 80027b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	085b      	lsrs	r3, r3, #1
 80027c6:	3b01      	subs	r3, #1
 80027c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d06e      	beq.n	80028ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	2b0c      	cmp	r3, #12
 80027d2:	d069      	beq.n	80028a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027d4:	4b53      	ldr	r3, [pc, #332]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d105      	bne.n	80027ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027e0:	4b50      	ldr	r3, [pc, #320]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e0ad      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027f0:	4b4c      	ldr	r3, [pc, #304]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a4b      	ldr	r2, [pc, #300]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80027f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027fc:	f7fe ff10 	bl	8001620 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002804:	f7fe ff0c 	bl	8001620 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e09a      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002816:	4b43      	ldr	r3, [pc, #268]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002822:	4b40      	ldr	r3, [pc, #256]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	4b40      	ldr	r3, [pc, #256]	; (8002928 <HAL_RCC_OscConfig+0x784>)
 8002828:	4013      	ands	r3, r2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002832:	3a01      	subs	r2, #1
 8002834:	0112      	lsls	r2, r2, #4
 8002836:	4311      	orrs	r1, r2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800283c:	0212      	lsls	r2, r2, #8
 800283e:	4311      	orrs	r1, r2
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002844:	0852      	lsrs	r2, r2, #1
 8002846:	3a01      	subs	r2, #1
 8002848:	0552      	lsls	r2, r2, #21
 800284a:	4311      	orrs	r1, r2
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002850:	0852      	lsrs	r2, r2, #1
 8002852:	3a01      	subs	r2, #1
 8002854:	0652      	lsls	r2, r2, #25
 8002856:	4311      	orrs	r1, r2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800285c:	0912      	lsrs	r2, r2, #4
 800285e:	0452      	lsls	r2, r2, #17
 8002860:	430a      	orrs	r2, r1
 8002862:	4930      	ldr	r1, [pc, #192]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002864:	4313      	orrs	r3, r2
 8002866:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002868:	4b2e      	ldr	r3, [pc, #184]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a2d      	ldr	r2, [pc, #180]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800286e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002872:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4a2a      	ldr	r2, [pc, #168]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800287a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800287e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002880:	f7fe fece 	bl	8001620 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002888:	f7fe feca 	bl	8001620 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e058      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800289a:	4b22      	ldr	r3, [pc, #136]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028a6:	e050      	b.n	800294a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e04f      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ac:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d148      	bne.n	800294a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028b8:	4b1a      	ldr	r3, [pc, #104]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a19      	ldr	r2, [pc, #100]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028c4:	4b17      	ldr	r3, [pc, #92]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	4a16      	ldr	r2, [pc, #88]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028d0:	f7fe fea6 	bl	8001620 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d8:	f7fe fea2 	bl	8001620 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e030      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ea:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f0      	beq.n	80028d8 <HAL_RCC_OscConfig+0x734>
 80028f6:	e028      	b.n	800294a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	2b0c      	cmp	r3, #12
 80028fc:	d023      	beq.n	8002946 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a08      	ldr	r2, [pc, #32]	; (8002924 <HAL_RCC_OscConfig+0x780>)
 8002904:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002908:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290a:	f7fe fe89 	bl	8001620 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002910:	e00c      	b.n	800292c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002912:	f7fe fe85 	bl	8001620 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d905      	bls.n	800292c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e013      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
 8002924:	40021000 	.word	0x40021000
 8002928:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800292c:	4b09      	ldr	r3, [pc, #36]	; (8002954 <HAL_RCC_OscConfig+0x7b0>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1ec      	bne.n	8002912 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002938:	4b06      	ldr	r3, [pc, #24]	; (8002954 <HAL_RCC_OscConfig+0x7b0>)
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	4905      	ldr	r1, [pc, #20]	; (8002954 <HAL_RCC_OscConfig+0x7b0>)
 800293e:	4b06      	ldr	r3, [pc, #24]	; (8002958 <HAL_RCC_OscConfig+0x7b4>)
 8002940:	4013      	ands	r3, r2
 8002942:	60cb      	str	r3, [r1, #12]
 8002944:	e001      	b.n	800294a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3720      	adds	r7, #32
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	40021000 	.word	0x40021000
 8002958:	feeefffc 	.word	0xfeeefffc

0800295c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e0e7      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002970:	4b75      	ldr	r3, [pc, #468]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d910      	bls.n	80029a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297e:	4b72      	ldr	r3, [pc, #456]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 0207 	bic.w	r2, r3, #7
 8002986:	4970      	ldr	r1, [pc, #448]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	4313      	orrs	r3, r2
 800298c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800298e:	4b6e      	ldr	r3, [pc, #440]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	429a      	cmp	r2, r3
 800299a:	d001      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0cf      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d010      	beq.n	80029ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	4b66      	ldr	r3, [pc, #408]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d908      	bls.n	80029ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029bc:	4b63      	ldr	r3, [pc, #396]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	4960      	ldr	r1, [pc, #384]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d04c      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b03      	cmp	r3, #3
 80029e0:	d107      	bne.n	80029f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029e2:	4b5a      	ldr	r3, [pc, #360]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d121      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e0a6      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d107      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029fa:	4b54      	ldr	r3, [pc, #336]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d115      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e09a      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d107      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a12:	4b4e      	ldr	r3, [pc, #312]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d109      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e08e      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a22:	4b4a      	ldr	r3, [pc, #296]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e086      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a32:	4b46      	ldr	r3, [pc, #280]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f023 0203 	bic.w	r2, r3, #3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	4943      	ldr	r1, [pc, #268]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a44:	f7fe fdec 	bl	8001620 <HAL_GetTick>
 8002a48:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a4a:	e00a      	b.n	8002a62 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a4c:	f7fe fde8 	bl	8001620 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e06e      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a62:	4b3a      	ldr	r3, [pc, #232]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 020c 	and.w	r2, r3, #12
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d1eb      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d010      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	4b31      	ldr	r3, [pc, #196]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d208      	bcs.n	8002aa2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a90:	4b2e      	ldr	r3, [pc, #184]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	492b      	ldr	r1, [pc, #172]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa2:	4b29      	ldr	r3, [pc, #164]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d210      	bcs.n	8002ad2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab0:	4b25      	ldr	r3, [pc, #148]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f023 0207 	bic.w	r2, r3, #7
 8002ab8:	4923      	ldr	r1, [pc, #140]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac0:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <HAL_RCC_ClockConfig+0x1ec>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e036      	b.n	8002b40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0304 	and.w	r3, r3, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d008      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ade:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	4918      	ldr	r1, [pc, #96]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0308 	and.w	r3, r3, #8
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d009      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002afc:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	4910      	ldr	r1, [pc, #64]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b10:	f000 f824 	bl	8002b5c <HAL_RCC_GetSysClockFreq>
 8002b14:	4602      	mov	r2, r0
 8002b16:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <HAL_RCC_ClockConfig+0x1f0>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	091b      	lsrs	r3, r3, #4
 8002b1c:	f003 030f 	and.w	r3, r3, #15
 8002b20:	490b      	ldr	r1, [pc, #44]	; (8002b50 <HAL_RCC_ClockConfig+0x1f4>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
 8002b2c:	4a09      	ldr	r2, [pc, #36]	; (8002b54 <HAL_RCC_ClockConfig+0x1f8>)
 8002b2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <HAL_RCC_ClockConfig+0x1fc>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7fe fd23 	bl	8001580 <HAL_InitTick>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b3e:	7afb      	ldrb	r3, [r7, #11]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40022000 	.word	0x40022000
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	08006d3c 	.word	0x08006d3c
 8002b54:	20000000 	.word	0x20000000
 8002b58:	20000004 	.word	0x20000004

08002b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b089      	sub	sp, #36	; 0x24
 8002b60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
 8002b66:	2300      	movs	r3, #0
 8002b68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b6a:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b74:	4b3b      	ldr	r3, [pc, #236]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <HAL_RCC_GetSysClockFreq+0x34>
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	2b0c      	cmp	r3, #12
 8002b88:	d121      	bne.n	8002bce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d11e      	bne.n	8002bce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b90:	4b34      	ldr	r3, [pc, #208]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d107      	bne.n	8002bac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b9c:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	61fb      	str	r3, [r7, #28]
 8002baa:	e005      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bac:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bb8:	4a2b      	ldr	r2, [pc, #172]	; (8002c68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10d      	bne.n	8002be4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bcc:	e00a      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d102      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bd4:	4b25      	ldr	r3, [pc, #148]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	e004      	b.n	8002be4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d101      	bne.n	8002be4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002be0:	4b23      	ldr	r3, [pc, #140]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002be2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	2b0c      	cmp	r3, #12
 8002be8:	d134      	bne.n	8002c54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bea:	4b1e      	ldr	r3, [pc, #120]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d003      	beq.n	8002c02 <HAL_RCC_GetSysClockFreq+0xa6>
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	d003      	beq.n	8002c08 <HAL_RCC_GetSysClockFreq+0xac>
 8002c00:	e005      	b.n	8002c0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c02:	4b1a      	ldr	r3, [pc, #104]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002c04:	617b      	str	r3, [r7, #20]
      break;
 8002c06:	e005      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c08:	4b19      	ldr	r3, [pc, #100]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c0a:	617b      	str	r3, [r7, #20]
      break;
 8002c0c:	e002      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	617b      	str	r3, [r7, #20]
      break;
 8002c12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c14:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	091b      	lsrs	r3, r3, #4
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	3301      	adds	r3, #1
 8002c20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c22:	4b10      	ldr	r3, [pc, #64]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	0a1b      	lsrs	r3, r3, #8
 8002c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	fb03 f202 	mul.w	r2, r3, r2
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	0e5b      	lsrs	r3, r3, #25
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	3301      	adds	r3, #1
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c54:	69bb      	ldr	r3, [r7, #24]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	; 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40021000 	.word	0x40021000
 8002c68:	08006d54 	.word	0x08006d54
 8002c6c:	00f42400 	.word	0x00f42400
 8002c70:	007a1200 	.word	0x007a1200

08002c74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c78:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000000 	.word	0x20000000

08002c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c90:	f7ff fff0 	bl	8002c74 <HAL_RCC_GetHCLKFreq>
 8002c94:	4602      	mov	r2, r0
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	0a1b      	lsrs	r3, r3, #8
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	4904      	ldr	r1, [pc, #16]	; (8002cb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ca2:	5ccb      	ldrb	r3, [r1, r3]
 8002ca4:	f003 031f 	and.w	r3, r3, #31
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	08006d4c 	.word	0x08006d4c

08002cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cbc:	f7ff ffda 	bl	8002c74 <HAL_RCC_GetHCLKFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	0adb      	lsrs	r3, r3, #11
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	4904      	ldr	r1, [pc, #16]	; (8002ce0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	f003 031f 	and.w	r3, r3, #31
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	08006d4c 	.word	0x08006d4c

08002ce4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cf0:	4b2a      	ldr	r3, [pc, #168]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cfc:	f7ff f9ee 	bl	80020dc <HAL_PWREx_GetVoltageRange>
 8002d00:	6178      	str	r0, [r7, #20]
 8002d02:	e014      	b.n	8002d2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d04:	4b25      	ldr	r3, [pc, #148]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d08:	4a24      	ldr	r2, [pc, #144]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	6593      	str	r3, [r2, #88]	; 0x58
 8002d10:	4b22      	ldr	r3, [pc, #136]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d1c:	f7ff f9de 	bl	80020dc <HAL_PWREx_GetVoltageRange>
 8002d20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d22:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d26:	4a1d      	ldr	r2, [pc, #116]	; (8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d2c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d34:	d10b      	bne.n	8002d4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b80      	cmp	r3, #128	; 0x80
 8002d3a:	d919      	bls.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2ba0      	cmp	r3, #160	; 0xa0
 8002d40:	d902      	bls.n	8002d48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d42:	2302      	movs	r3, #2
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	e013      	b.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d48:	2301      	movs	r3, #1
 8002d4a:	613b      	str	r3, [r7, #16]
 8002d4c:	e010      	b.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b80      	cmp	r3, #128	; 0x80
 8002d52:	d902      	bls.n	8002d5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d54:	2303      	movs	r3, #3
 8002d56:	613b      	str	r3, [r7, #16]
 8002d58:	e00a      	b.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b80      	cmp	r3, #128	; 0x80
 8002d5e:	d102      	bne.n	8002d66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d60:	2302      	movs	r3, #2
 8002d62:	613b      	str	r3, [r7, #16]
 8002d64:	e004      	b.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b70      	cmp	r3, #112	; 0x70
 8002d6a:	d101      	bne.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d70:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f023 0207 	bic.w	r2, r3, #7
 8002d78:	4909      	ldr	r1, [pc, #36]	; (8002da0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d80:	4b07      	ldr	r3, [pc, #28]	; (8002da0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d001      	beq.n	8002d92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	40022000 	.word	0x40022000

08002da4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002dac:	2300      	movs	r3, #0
 8002dae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002db0:	2300      	movs	r3, #0
 8002db2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d041      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dc4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dc8:	d02a      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002dca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dce:	d824      	bhi.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dd0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002dd4:	d008      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002dd6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002dda:	d81e      	bhi.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00a      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002de0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002de4:	d010      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002de6:	e018      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002de8:	4b86      	ldr	r3, [pc, #536]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4a85      	ldr	r2, [pc, #532]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002df4:	e015      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3304      	adds	r3, #4
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fabb 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8002e02:	4603      	mov	r3, r0
 8002e04:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e06:	e00c      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3320      	adds	r3, #32
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 fba6 	bl	8003560 <RCCEx_PLLSAI2_Config>
 8002e14:	4603      	mov	r3, r0
 8002e16:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e18:	e003      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	74fb      	strb	r3, [r7, #19]
      break;
 8002e1e:	e000      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e22:	7cfb      	ldrb	r3, [r7, #19]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10b      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e28:	4b76      	ldr	r3, [pc, #472]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e36:	4973      	ldr	r1, [pc, #460]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e3e:	e001      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e40:	7cfb      	ldrb	r3, [r7, #19]
 8002e42:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d041      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e54:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e58:	d02a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e5a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e5e:	d824      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e64:	d008      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e6a:	d81e      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e74:	d010      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e76:	e018      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e78:	4b62      	ldr	r3, [pc, #392]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	4a61      	ldr	r2, [pc, #388]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e82:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e84:	e015      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3304      	adds	r3, #4
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fa73 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8002e92:	4603      	mov	r3, r0
 8002e94:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e96:	e00c      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3320      	adds	r3, #32
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fb5e 	bl	8003560 <RCCEx_PLLSAI2_Config>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	74fb      	strb	r3, [r7, #19]
      break;
 8002eae:	e000      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eb2:	7cfb      	ldrb	r3, [r7, #19]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002eb8:	4b52      	ldr	r3, [pc, #328]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ebe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ec6:	494f      	ldr	r1, [pc, #316]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002ece:	e001      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 80a0 	beq.w	8003022 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ee6:	4b47      	ldr	r3, [pc, #284]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00d      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efc:	4b41      	ldr	r3, [pc, #260]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f00:	4a40      	ldr	r2, [pc, #256]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f06:	6593      	str	r3, [r2, #88]	; 0x58
 8002f08:	4b3e      	ldr	r3, [pc, #248]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f14:	2301      	movs	r3, #1
 8002f16:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f18:	4b3b      	ldr	r3, [pc, #236]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a3a      	ldr	r2, [pc, #232]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f24:	f7fe fb7c 	bl	8001620 <HAL_GetTick>
 8002f28:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f2a:	e009      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fe fb78 	bl	8001620 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d902      	bls.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	74fb      	strb	r3, [r7, #19]
        break;
 8002f3e:	e005      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f40:	4b31      	ldr	r3, [pc, #196]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0ef      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d15c      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f52:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f5c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01f      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d019      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f70:	4b24      	ldr	r3, [pc, #144]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f7c:	4b21      	ldr	r3, [pc, #132]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f82:	4a20      	ldr	r2, [pc, #128]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f92:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f9c:	4a19      	ldr	r2, [pc, #100]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d016      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fae:	f7fe fb37 	bl	8001620 <HAL_GetTick>
 8002fb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb4:	e00b      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe fb33 	bl	8001620 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d902      	bls.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	74fb      	strb	r3, [r7, #19]
            break;
 8002fcc:	e006      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fce:	4b0d      	ldr	r3, [pc, #52]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ec      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fe2:	4b08      	ldr	r3, [pc, #32]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ff2:	4904      	ldr	r1, [pc, #16]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ffa:	e009      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
 8003000:	e006      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003002:	bf00      	nop
 8003004:	40021000 	.word	0x40021000
 8003008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800300c:	7cfb      	ldrb	r3, [r7, #19]
 800300e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003010:	7c7b      	ldrb	r3, [r7, #17]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d105      	bne.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003016:	4b9e      	ldr	r3, [pc, #632]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	4a9d      	ldr	r2, [pc, #628]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003020:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800302e:	4b98      	ldr	r3, [pc, #608]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003034:	f023 0203 	bic.w	r2, r3, #3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303c:	4994      	ldr	r1, [pc, #592]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303e:	4313      	orrs	r3, r2
 8003040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00a      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003050:	4b8f      	ldr	r3, [pc, #572]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f023 020c 	bic.w	r2, r3, #12
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	498c      	ldr	r1, [pc, #560]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0304 	and.w	r3, r3, #4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003072:	4b87      	ldr	r3, [pc, #540]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003078:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	4983      	ldr	r1, [pc, #524]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003082:	4313      	orrs	r3, r2
 8003084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003094:	4b7e      	ldr	r3, [pc, #504]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800309a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a2:	497b      	ldr	r1, [pc, #492]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030b6:	4b76      	ldr	r3, [pc, #472]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030c4:	4972      	ldr	r1, [pc, #456]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0320 	and.w	r3, r3, #32
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00a      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030d8:	4b6d      	ldr	r3, [pc, #436]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e6:	496a      	ldr	r1, [pc, #424]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030fa:	4b65      	ldr	r3, [pc, #404]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003100:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003108:	4961      	ldr	r1, [pc, #388]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310a:	4313      	orrs	r3, r2
 800310c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00a      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800311c:	4b5c      	ldr	r3, [pc, #368]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800312a:	4959      	ldr	r1, [pc, #356]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00a      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800313e:	4b54      	ldr	r3, [pc, #336]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003144:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800314c:	4950      	ldr	r1, [pc, #320]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314e:	4313      	orrs	r3, r2
 8003150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00a      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003160:	4b4b      	ldr	r3, [pc, #300]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003166:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316e:	4948      	ldr	r1, [pc, #288]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003170:	4313      	orrs	r3, r2
 8003172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003182:	4b43      	ldr	r3, [pc, #268]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003188:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003190:	493f      	ldr	r1, [pc, #252]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d028      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031a4:	4b3a      	ldr	r3, [pc, #232]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031b2:	4937      	ldr	r1, [pc, #220]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031c2:	d106      	bne.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031c4:	4b32      	ldr	r3, [pc, #200]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	4a31      	ldr	r2, [pc, #196]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031ce:	60d3      	str	r3, [r2, #12]
 80031d0:	e011      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031da:	d10c      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3304      	adds	r3, #4
 80031e0:	2101      	movs	r1, #1
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f8c8 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80031e8:	4603      	mov	r3, r0
 80031ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80031f2:	7cfb      	ldrb	r3, [r7, #19]
 80031f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d028      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003202:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003210:	491f      	ldr	r1, [pc, #124]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800321c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003220:	d106      	bne.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003222:	4b1b      	ldr	r3, [pc, #108]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	4a1a      	ldr	r2, [pc, #104]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800322c:	60d3      	str	r3, [r2, #12]
 800322e:	e011      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003234:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003238:	d10c      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3304      	adds	r3, #4
 800323e:	2101      	movs	r1, #1
 8003240:	4618      	mov	r0, r3
 8003242:	f000 f899 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8003246:	4603      	mov	r3, r0
 8003248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800324a:	7cfb      	ldrb	r3, [r7, #19]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003250:	7cfb      	ldrb	r3, [r7, #19]
 8003252:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d02b      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003260:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003266:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800326e:	4908      	ldr	r1, [pc, #32]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800327e:	d109      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003280:	4b03      	ldr	r3, [pc, #12]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	4a02      	ldr	r2, [pc, #8]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800328a:	60d3      	str	r3, [r2, #12]
 800328c:	e014      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003298:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800329c:	d10c      	bne.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2101      	movs	r1, #1
 80032a4:	4618      	mov	r0, r3
 80032a6:	f000 f867 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80032aa:	4603      	mov	r3, r0
 80032ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032ae:	7cfb      	ldrb	r3, [r7, #19]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032b4:	7cfb      	ldrb	r3, [r7, #19]
 80032b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d02f      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032c4:	4b2b      	ldr	r3, [pc, #172]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032d2:	4928      	ldr	r1, [pc, #160]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032e2:	d10d      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3304      	adds	r3, #4
 80032e8:	2102      	movs	r1, #2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 f844 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80032f0:	4603      	mov	r3, r0
 80032f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032f4:	7cfb      	ldrb	r3, [r7, #19]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d014      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80032fa:	7cfb      	ldrb	r3, [r7, #19]
 80032fc:	74bb      	strb	r3, [r7, #18]
 80032fe:	e011      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003304:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003308:	d10c      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3320      	adds	r3, #32
 800330e:	2102      	movs	r1, #2
 8003310:	4618      	mov	r0, r3
 8003312:	f000 f925 	bl	8003560 <RCCEx_PLLSAI2_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003330:	4b10      	ldr	r3, [pc, #64]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800333e:	490d      	ldr	r1, [pc, #52]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00b      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003352:	4b08      	ldr	r3, [pc, #32]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003358:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003362:	4904      	ldr	r1, [pc, #16]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800336a:	7cbb      	ldrb	r3, [r7, #18]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000

08003378 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003386:	4b75      	ldr	r3, [pc, #468]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d018      	beq.n	80033c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003392:	4b72      	ldr	r3, [pc, #456]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f003 0203 	and.w	r2, r3, #3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d10d      	bne.n	80033be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
       ||
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d009      	beq.n	80033be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033aa:	4b6c      	ldr	r3, [pc, #432]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	091b      	lsrs	r3, r3, #4
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
       ||
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d047      	beq.n	800344e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	73fb      	strb	r3, [r7, #15]
 80033c2:	e044      	b.n	800344e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	d018      	beq.n	80033fe <RCCEx_PLLSAI1_Config+0x86>
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d825      	bhi.n	800341c <RCCEx_PLLSAI1_Config+0xa4>
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d002      	beq.n	80033da <RCCEx_PLLSAI1_Config+0x62>
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d009      	beq.n	80033ec <RCCEx_PLLSAI1_Config+0x74>
 80033d8:	e020      	b.n	800341c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033da:	4b60      	ldr	r3, [pc, #384]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d11d      	bne.n	8003422 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ea:	e01a      	b.n	8003422 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033ec:	4b5b      	ldr	r3, [pc, #364]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d116      	bne.n	8003426 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fc:	e013      	b.n	8003426 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033fe:	4b57      	ldr	r3, [pc, #348]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10f      	bne.n	800342a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800340a:	4b54      	ldr	r3, [pc, #336]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d109      	bne.n	800342a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800341a:	e006      	b.n	800342a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
      break;
 8003420:	e004      	b.n	800342c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003422:	bf00      	nop
 8003424:	e002      	b.n	800342c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003426:	bf00      	nop
 8003428:	e000      	b.n	800342c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800342a:	bf00      	nop
    }

    if(status == HAL_OK)
 800342c:	7bfb      	ldrb	r3, [r7, #15]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10d      	bne.n	800344e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003432:	4b4a      	ldr	r3, [pc, #296]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6819      	ldr	r1, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	3b01      	subs	r3, #1
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	430b      	orrs	r3, r1
 8003448:	4944      	ldr	r1, [pc, #272]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800344a:	4313      	orrs	r3, r2
 800344c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d17d      	bne.n	8003550 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003454:	4b41      	ldr	r3, [pc, #260]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a40      	ldr	r2, [pc, #256]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800345e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003460:	f7fe f8de 	bl	8001620 <HAL_GetTick>
 8003464:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003466:	e009      	b.n	800347c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003468:	f7fe f8da 	bl	8001620 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d902      	bls.n	800347c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	73fb      	strb	r3, [r7, #15]
        break;
 800347a:	e005      	b.n	8003488 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800347c:	4b37      	ldr	r3, [pc, #220]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ef      	bne.n	8003468 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003488:	7bfb      	ldrb	r3, [r7, #15]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d160      	bne.n	8003550 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d111      	bne.n	80034b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003494:	4b31      	ldr	r3, [pc, #196]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800349c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6892      	ldr	r2, [r2, #8]
 80034a4:	0211      	lsls	r1, r2, #8
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68d2      	ldr	r2, [r2, #12]
 80034aa:	0912      	lsrs	r2, r2, #4
 80034ac:	0452      	lsls	r2, r2, #17
 80034ae:	430a      	orrs	r2, r1
 80034b0:	492a      	ldr	r1, [pc, #168]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	610b      	str	r3, [r1, #16]
 80034b6:	e027      	b.n	8003508 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d112      	bne.n	80034e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034be:	4b27      	ldr	r3, [pc, #156]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80034c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6892      	ldr	r2, [r2, #8]
 80034ce:	0211      	lsls	r1, r2, #8
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6912      	ldr	r2, [r2, #16]
 80034d4:	0852      	lsrs	r2, r2, #1
 80034d6:	3a01      	subs	r2, #1
 80034d8:	0552      	lsls	r2, r2, #21
 80034da:	430a      	orrs	r2, r1
 80034dc:	491f      	ldr	r1, [pc, #124]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	610b      	str	r3, [r1, #16]
 80034e2:	e011      	b.n	8003508 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034e4:	4b1d      	ldr	r3, [pc, #116]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80034ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6892      	ldr	r2, [r2, #8]
 80034f4:	0211      	lsls	r1, r2, #8
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6952      	ldr	r2, [r2, #20]
 80034fa:	0852      	lsrs	r2, r2, #1
 80034fc:	3a01      	subs	r2, #1
 80034fe:	0652      	lsls	r2, r2, #25
 8003500:	430a      	orrs	r2, r1
 8003502:	4916      	ldr	r1, [pc, #88]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003504:	4313      	orrs	r3, r2
 8003506:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003508:	4b14      	ldr	r3, [pc, #80]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a13      	ldr	r2, [pc, #76]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800350e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003512:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fe f884 	bl	8001620 <HAL_GetTick>
 8003518:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800351a:	e009      	b.n	8003530 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800351c:	f7fe f880 	bl	8001620 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d902      	bls.n	8003530 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	73fb      	strb	r3, [r7, #15]
          break;
 800352e:	e005      	b.n	800353c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003530:	4b0a      	ldr	r3, [pc, #40]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ef      	beq.n	800351c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d106      	bne.n	8003550 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003542:	4b06      	ldr	r3, [pc, #24]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003544:	691a      	ldr	r2, [r3, #16]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	4904      	ldr	r1, [pc, #16]	; (800355c <RCCEx_PLLSAI1_Config+0x1e4>)
 800354c:	4313      	orrs	r3, r2
 800354e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003550:	7bfb      	ldrb	r3, [r7, #15]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000

08003560 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800356e:	4b6a      	ldr	r3, [pc, #424]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d018      	beq.n	80035ac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800357a:	4b67      	ldr	r3, [pc, #412]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	f003 0203 	and.w	r2, r3, #3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d10d      	bne.n	80035a6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
       ||
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003592:	4b61      	ldr	r3, [pc, #388]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
       ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d047      	beq.n	8003636 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
 80035aa:	e044      	b.n	8003636 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d018      	beq.n	80035e6 <RCCEx_PLLSAI2_Config+0x86>
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d825      	bhi.n	8003604 <RCCEx_PLLSAI2_Config+0xa4>
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d002      	beq.n	80035c2 <RCCEx_PLLSAI2_Config+0x62>
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d009      	beq.n	80035d4 <RCCEx_PLLSAI2_Config+0x74>
 80035c0:	e020      	b.n	8003604 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035c2:	4b55      	ldr	r3, [pc, #340]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d11d      	bne.n	800360a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d2:	e01a      	b.n	800360a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035d4:	4b50      	ldr	r3, [pc, #320]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d116      	bne.n	800360e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e4:	e013      	b.n	800360e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035e6:	4b4c      	ldr	r3, [pc, #304]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10f      	bne.n	8003612 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035f2:	4b49      	ldr	r3, [pc, #292]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003602:	e006      	b.n	8003612 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	73fb      	strb	r3, [r7, #15]
      break;
 8003608:	e004      	b.n	8003614 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800360a:	bf00      	nop
 800360c:	e002      	b.n	8003614 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800360e:	bf00      	nop
 8003610:	e000      	b.n	8003614 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003612:	bf00      	nop
    }

    if(status == HAL_OK)
 8003614:	7bfb      	ldrb	r3, [r7, #15]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10d      	bne.n	8003636 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800361a:	4b3f      	ldr	r3, [pc, #252]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6819      	ldr	r1, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	3b01      	subs	r3, #1
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	430b      	orrs	r3, r1
 8003630:	4939      	ldr	r1, [pc, #228]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003632:	4313      	orrs	r3, r2
 8003634:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003636:	7bfb      	ldrb	r3, [r7, #15]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d167      	bne.n	800370c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800363c:	4b36      	ldr	r3, [pc, #216]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a35      	ldr	r2, [pc, #212]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003646:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003648:	f7fd ffea 	bl	8001620 <HAL_GetTick>
 800364c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800364e:	e009      	b.n	8003664 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003650:	f7fd ffe6 	bl	8001620 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d902      	bls.n	8003664 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	73fb      	strb	r3, [r7, #15]
        break;
 8003662:	e005      	b.n	8003670 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003664:	4b2c      	ldr	r3, [pc, #176]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1ef      	bne.n	8003650 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003670:	7bfb      	ldrb	r3, [r7, #15]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d14a      	bne.n	800370c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d111      	bne.n	80036a0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800367c:	4b26      	ldr	r3, [pc, #152]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6892      	ldr	r2, [r2, #8]
 800368c:	0211      	lsls	r1, r2, #8
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	68d2      	ldr	r2, [r2, #12]
 8003692:	0912      	lsrs	r2, r2, #4
 8003694:	0452      	lsls	r2, r2, #17
 8003696:	430a      	orrs	r2, r1
 8003698:	491f      	ldr	r1, [pc, #124]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 800369a:	4313      	orrs	r3, r2
 800369c:	614b      	str	r3, [r1, #20]
 800369e:	e011      	b.n	80036c4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036a0:	4b1d      	ldr	r3, [pc, #116]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80036a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	6892      	ldr	r2, [r2, #8]
 80036b0:	0211      	lsls	r1, r2, #8
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6912      	ldr	r2, [r2, #16]
 80036b6:	0852      	lsrs	r2, r2, #1
 80036b8:	3a01      	subs	r2, #1
 80036ba:	0652      	lsls	r2, r2, #25
 80036bc:	430a      	orrs	r2, r1
 80036be:	4916      	ldr	r1, [pc, #88]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036c4:	4b14      	ldr	r3, [pc, #80]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a13      	ldr	r2, [pc, #76]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d0:	f7fd ffa6 	bl	8001620 <HAL_GetTick>
 80036d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036d6:	e009      	b.n	80036ec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036d8:	f7fd ffa2 	bl	8001620 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d902      	bls.n	80036ec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	73fb      	strb	r3, [r7, #15]
          break;
 80036ea:	e005      	b.n	80036f8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036ec:	4b0a      	ldr	r3, [pc, #40]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ef      	beq.n	80036d8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d106      	bne.n	800370c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80036fe:	4b06      	ldr	r3, [pc, #24]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003700:	695a      	ldr	r2, [r3, #20]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	4904      	ldr	r1, [pc, #16]	; (8003718 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003708:	4313      	orrs	r3, r2
 800370a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800370c:	7bfb      	ldrb	r3, [r7, #15]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40021000 	.word	0x40021000

0800371c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e040      	b.n	80037b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003732:	2b00      	cmp	r3, #0
 8003734:	d106      	bne.n	8003744 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7fd fe4a 	bl	80013d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2224      	movs	r2, #36	; 0x24
 8003748:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0201 	bic.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f82c 	bl	80037b8 <UART_SetConfig>
 8003760:	4603      	mov	r3, r0
 8003762:	2b01      	cmp	r3, #1
 8003764:	d101      	bne.n	800376a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e022      	b.n	80037b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 fad8 	bl	8003d28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003786:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003796:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 fb5f 	bl	8003e6c <UART_CheckIdleState>
 80037ae:	4603      	mov	r3, r0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037bc:	b08a      	sub	sp, #40	; 0x28
 80037be:	af00      	add	r7, sp, #0
 80037c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	4313      	orrs	r3, r2
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	4ba4      	ldr	r3, [pc, #656]	; (8003a78 <UART_SetConfig+0x2c0>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037f0:	430b      	orrs	r3, r1
 80037f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a99      	ldr	r2, [pc, #612]	; (8003a7c <UART_SetConfig+0x2c4>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d004      	beq.n	8003824 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003820:	4313      	orrs	r3, r2
 8003822:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003834:	430a      	orrs	r2, r1
 8003836:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a90      	ldr	r2, [pc, #576]	; (8003a80 <UART_SetConfig+0x2c8>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d126      	bne.n	8003890 <UART_SetConfig+0xd8>
 8003842:	4b90      	ldr	r3, [pc, #576]	; (8003a84 <UART_SetConfig+0x2cc>)
 8003844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b03      	cmp	r3, #3
 800384e:	d81b      	bhi.n	8003888 <UART_SetConfig+0xd0>
 8003850:	a201      	add	r2, pc, #4	; (adr r2, 8003858 <UART_SetConfig+0xa0>)
 8003852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003856:	bf00      	nop
 8003858:	08003869 	.word	0x08003869
 800385c:	08003879 	.word	0x08003879
 8003860:	08003871 	.word	0x08003871
 8003864:	08003881 	.word	0x08003881
 8003868:	2301      	movs	r3, #1
 800386a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800386e:	e116      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003870:	2302      	movs	r3, #2
 8003872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003876:	e112      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003878:	2304      	movs	r3, #4
 800387a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800387e:	e10e      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003880:	2308      	movs	r3, #8
 8003882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003886:	e10a      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003888:	2310      	movs	r3, #16
 800388a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800388e:	e106      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a7c      	ldr	r2, [pc, #496]	; (8003a88 <UART_SetConfig+0x2d0>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d138      	bne.n	800390c <UART_SetConfig+0x154>
 800389a:	4b7a      	ldr	r3, [pc, #488]	; (8003a84 <UART_SetConfig+0x2cc>)
 800389c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038a0:	f003 030c 	and.w	r3, r3, #12
 80038a4:	2b0c      	cmp	r3, #12
 80038a6:	d82d      	bhi.n	8003904 <UART_SetConfig+0x14c>
 80038a8:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <UART_SetConfig+0xf8>)
 80038aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ae:	bf00      	nop
 80038b0:	080038e5 	.word	0x080038e5
 80038b4:	08003905 	.word	0x08003905
 80038b8:	08003905 	.word	0x08003905
 80038bc:	08003905 	.word	0x08003905
 80038c0:	080038f5 	.word	0x080038f5
 80038c4:	08003905 	.word	0x08003905
 80038c8:	08003905 	.word	0x08003905
 80038cc:	08003905 	.word	0x08003905
 80038d0:	080038ed 	.word	0x080038ed
 80038d4:	08003905 	.word	0x08003905
 80038d8:	08003905 	.word	0x08003905
 80038dc:	08003905 	.word	0x08003905
 80038e0:	080038fd 	.word	0x080038fd
 80038e4:	2300      	movs	r3, #0
 80038e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ea:	e0d8      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80038ec:	2302      	movs	r3, #2
 80038ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038f2:	e0d4      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80038f4:	2304      	movs	r3, #4
 80038f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038fa:	e0d0      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80038fc:	2308      	movs	r3, #8
 80038fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003902:	e0cc      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003904:	2310      	movs	r3, #16
 8003906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800390a:	e0c8      	b.n	8003a9e <UART_SetConfig+0x2e6>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a5e      	ldr	r2, [pc, #376]	; (8003a8c <UART_SetConfig+0x2d4>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d125      	bne.n	8003962 <UART_SetConfig+0x1aa>
 8003916:	4b5b      	ldr	r3, [pc, #364]	; (8003a84 <UART_SetConfig+0x2cc>)
 8003918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003920:	2b30      	cmp	r3, #48	; 0x30
 8003922:	d016      	beq.n	8003952 <UART_SetConfig+0x19a>
 8003924:	2b30      	cmp	r3, #48	; 0x30
 8003926:	d818      	bhi.n	800395a <UART_SetConfig+0x1a2>
 8003928:	2b20      	cmp	r3, #32
 800392a:	d00a      	beq.n	8003942 <UART_SetConfig+0x18a>
 800392c:	2b20      	cmp	r3, #32
 800392e:	d814      	bhi.n	800395a <UART_SetConfig+0x1a2>
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <UART_SetConfig+0x182>
 8003934:	2b10      	cmp	r3, #16
 8003936:	d008      	beq.n	800394a <UART_SetConfig+0x192>
 8003938:	e00f      	b.n	800395a <UART_SetConfig+0x1a2>
 800393a:	2300      	movs	r3, #0
 800393c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003940:	e0ad      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003942:	2302      	movs	r3, #2
 8003944:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003948:	e0a9      	b.n	8003a9e <UART_SetConfig+0x2e6>
 800394a:	2304      	movs	r3, #4
 800394c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003950:	e0a5      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003952:	2308      	movs	r3, #8
 8003954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003958:	e0a1      	b.n	8003a9e <UART_SetConfig+0x2e6>
 800395a:	2310      	movs	r3, #16
 800395c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003960:	e09d      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a4a      	ldr	r2, [pc, #296]	; (8003a90 <UART_SetConfig+0x2d8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d125      	bne.n	80039b8 <UART_SetConfig+0x200>
 800396c:	4b45      	ldr	r3, [pc, #276]	; (8003a84 <UART_SetConfig+0x2cc>)
 800396e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003972:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003976:	2bc0      	cmp	r3, #192	; 0xc0
 8003978:	d016      	beq.n	80039a8 <UART_SetConfig+0x1f0>
 800397a:	2bc0      	cmp	r3, #192	; 0xc0
 800397c:	d818      	bhi.n	80039b0 <UART_SetConfig+0x1f8>
 800397e:	2b80      	cmp	r3, #128	; 0x80
 8003980:	d00a      	beq.n	8003998 <UART_SetConfig+0x1e0>
 8003982:	2b80      	cmp	r3, #128	; 0x80
 8003984:	d814      	bhi.n	80039b0 <UART_SetConfig+0x1f8>
 8003986:	2b00      	cmp	r3, #0
 8003988:	d002      	beq.n	8003990 <UART_SetConfig+0x1d8>
 800398a:	2b40      	cmp	r3, #64	; 0x40
 800398c:	d008      	beq.n	80039a0 <UART_SetConfig+0x1e8>
 800398e:	e00f      	b.n	80039b0 <UART_SetConfig+0x1f8>
 8003990:	2300      	movs	r3, #0
 8003992:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003996:	e082      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003998:	2302      	movs	r3, #2
 800399a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800399e:	e07e      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80039a0:	2304      	movs	r3, #4
 80039a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039a6:	e07a      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80039a8:	2308      	movs	r3, #8
 80039aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039ae:	e076      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80039b0:	2310      	movs	r3, #16
 80039b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039b6:	e072      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a35      	ldr	r2, [pc, #212]	; (8003a94 <UART_SetConfig+0x2dc>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d12a      	bne.n	8003a18 <UART_SetConfig+0x260>
 80039c2:	4b30      	ldr	r3, [pc, #192]	; (8003a84 <UART_SetConfig+0x2cc>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039d0:	d01a      	beq.n	8003a08 <UART_SetConfig+0x250>
 80039d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039d6:	d81b      	bhi.n	8003a10 <UART_SetConfig+0x258>
 80039d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039dc:	d00c      	beq.n	80039f8 <UART_SetConfig+0x240>
 80039de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e2:	d815      	bhi.n	8003a10 <UART_SetConfig+0x258>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <UART_SetConfig+0x238>
 80039e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ec:	d008      	beq.n	8003a00 <UART_SetConfig+0x248>
 80039ee:	e00f      	b.n	8003a10 <UART_SetConfig+0x258>
 80039f0:	2300      	movs	r3, #0
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039f6:	e052      	b.n	8003a9e <UART_SetConfig+0x2e6>
 80039f8:	2302      	movs	r3, #2
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039fe:	e04e      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a00:	2304      	movs	r3, #4
 8003a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a06:	e04a      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a08:	2308      	movs	r3, #8
 8003a0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a0e:	e046      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a10:	2310      	movs	r3, #16
 8003a12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a16:	e042      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a17      	ldr	r2, [pc, #92]	; (8003a7c <UART_SetConfig+0x2c4>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d13a      	bne.n	8003a98 <UART_SetConfig+0x2e0>
 8003a22:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <UART_SetConfig+0x2cc>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a30:	d01a      	beq.n	8003a68 <UART_SetConfig+0x2b0>
 8003a32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a36:	d81b      	bhi.n	8003a70 <UART_SetConfig+0x2b8>
 8003a38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a3c:	d00c      	beq.n	8003a58 <UART_SetConfig+0x2a0>
 8003a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a42:	d815      	bhi.n	8003a70 <UART_SetConfig+0x2b8>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <UART_SetConfig+0x298>
 8003a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4c:	d008      	beq.n	8003a60 <UART_SetConfig+0x2a8>
 8003a4e:	e00f      	b.n	8003a70 <UART_SetConfig+0x2b8>
 8003a50:	2300      	movs	r3, #0
 8003a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a56:	e022      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a58:	2302      	movs	r3, #2
 8003a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a5e:	e01e      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a60:	2304      	movs	r3, #4
 8003a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a66:	e01a      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a68:	2308      	movs	r3, #8
 8003a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a6e:	e016      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a70:	2310      	movs	r3, #16
 8003a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a76:	e012      	b.n	8003a9e <UART_SetConfig+0x2e6>
 8003a78:	efff69f3 	.word	0xefff69f3
 8003a7c:	40008000 	.word	0x40008000
 8003a80:	40013800 	.word	0x40013800
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40004400 	.word	0x40004400
 8003a8c:	40004800 	.word	0x40004800
 8003a90:	40004c00 	.word	0x40004c00
 8003a94:	40005000 	.word	0x40005000
 8003a98:	2310      	movs	r3, #16
 8003a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a9f      	ldr	r2, [pc, #636]	; (8003d20 <UART_SetConfig+0x568>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d17a      	bne.n	8003b9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d824      	bhi.n	8003afa <UART_SetConfig+0x342>
 8003ab0:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <UART_SetConfig+0x300>)
 8003ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab6:	bf00      	nop
 8003ab8:	08003add 	.word	0x08003add
 8003abc:	08003afb 	.word	0x08003afb
 8003ac0:	08003ae5 	.word	0x08003ae5
 8003ac4:	08003afb 	.word	0x08003afb
 8003ac8:	08003aeb 	.word	0x08003aeb
 8003acc:	08003afb 	.word	0x08003afb
 8003ad0:	08003afb 	.word	0x08003afb
 8003ad4:	08003afb 	.word	0x08003afb
 8003ad8:	08003af3 	.word	0x08003af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003adc:	f7ff f8d6 	bl	8002c8c <HAL_RCC_GetPCLK1Freq>
 8003ae0:	61f8      	str	r0, [r7, #28]
        break;
 8003ae2:	e010      	b.n	8003b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ae4:	4b8f      	ldr	r3, [pc, #572]	; (8003d24 <UART_SetConfig+0x56c>)
 8003ae6:	61fb      	str	r3, [r7, #28]
        break;
 8003ae8:	e00d      	b.n	8003b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aea:	f7ff f837 	bl	8002b5c <HAL_RCC_GetSysClockFreq>
 8003aee:	61f8      	str	r0, [r7, #28]
        break;
 8003af0:	e009      	b.n	8003b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003af6:	61fb      	str	r3, [r7, #28]
        break;
 8003af8:	e005      	b.n	8003b06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003b04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 80fb 	beq.w	8003d04 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	4413      	add	r3, r2
 8003b18:	69fa      	ldr	r2, [r7, #28]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d305      	bcc.n	8003b2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b24:	69fa      	ldr	r2, [r7, #28]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d903      	bls.n	8003b32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003b30:	e0e8      	b.n	8003d04 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	2200      	movs	r2, #0
 8003b36:	461c      	mov	r4, r3
 8003b38:	4615      	mov	r5, r2
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	f04f 0300 	mov.w	r3, #0
 8003b42:	022b      	lsls	r3, r5, #8
 8003b44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003b48:	0222      	lsls	r2, r4, #8
 8003b4a:	68f9      	ldr	r1, [r7, #12]
 8003b4c:	6849      	ldr	r1, [r1, #4]
 8003b4e:	0849      	lsrs	r1, r1, #1
 8003b50:	2000      	movs	r0, #0
 8003b52:	4688      	mov	r8, r1
 8003b54:	4681      	mov	r9, r0
 8003b56:	eb12 0a08 	adds.w	sl, r2, r8
 8003b5a:	eb43 0b09 	adc.w	fp, r3, r9
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	603b      	str	r3, [r7, #0]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b6c:	4650      	mov	r0, sl
 8003b6e:	4659      	mov	r1, fp
 8003b70:	f7fd f81a 	bl	8000ba8 <__aeabi_uldivmod>
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	4613      	mov	r3, r2
 8003b7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b82:	d308      	bcc.n	8003b96 <UART_SetConfig+0x3de>
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b8a:	d204      	bcs.n	8003b96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	60da      	str	r2, [r3, #12]
 8003b94:	e0b6      	b.n	8003d04 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003b9c:	e0b2      	b.n	8003d04 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ba6:	d15e      	bne.n	8003c66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d828      	bhi.n	8003c02 <UART_SetConfig+0x44a>
 8003bb0:	a201      	add	r2, pc, #4	; (adr r2, 8003bb8 <UART_SetConfig+0x400>)
 8003bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb6:	bf00      	nop
 8003bb8:	08003bdd 	.word	0x08003bdd
 8003bbc:	08003be5 	.word	0x08003be5
 8003bc0:	08003bed 	.word	0x08003bed
 8003bc4:	08003c03 	.word	0x08003c03
 8003bc8:	08003bf3 	.word	0x08003bf3
 8003bcc:	08003c03 	.word	0x08003c03
 8003bd0:	08003c03 	.word	0x08003c03
 8003bd4:	08003c03 	.word	0x08003c03
 8003bd8:	08003bfb 	.word	0x08003bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7ff f856 	bl	8002c8c <HAL_RCC_GetPCLK1Freq>
 8003be0:	61f8      	str	r0, [r7, #28]
        break;
 8003be2:	e014      	b.n	8003c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003be4:	f7ff f868 	bl	8002cb8 <HAL_RCC_GetPCLK2Freq>
 8003be8:	61f8      	str	r0, [r7, #28]
        break;
 8003bea:	e010      	b.n	8003c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bec:	4b4d      	ldr	r3, [pc, #308]	; (8003d24 <UART_SetConfig+0x56c>)
 8003bee:	61fb      	str	r3, [r7, #28]
        break;
 8003bf0:	e00d      	b.n	8003c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bf2:	f7fe ffb3 	bl	8002b5c <HAL_RCC_GetSysClockFreq>
 8003bf6:	61f8      	str	r0, [r7, #28]
        break;
 8003bf8:	e009      	b.n	8003c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bfe:	61fb      	str	r3, [r7, #28]
        break;
 8003c00:	e005      	b.n	8003c0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003c0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d077      	beq.n	8003d04 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	005a      	lsls	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	441a      	add	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b0f      	cmp	r3, #15
 8003c2e:	d916      	bls.n	8003c5e <UART_SetConfig+0x4a6>
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c36:	d212      	bcs.n	8003c5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	f023 030f 	bic.w	r3, r3, #15
 8003c40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	085b      	lsrs	r3, r3, #1
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	8afb      	ldrh	r3, [r7, #22]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	8afa      	ldrh	r2, [r7, #22]
 8003c5a:	60da      	str	r2, [r3, #12]
 8003c5c:	e052      	b.n	8003d04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003c64:	e04e      	b.n	8003d04 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c66:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d827      	bhi.n	8003cbe <UART_SetConfig+0x506>
 8003c6e:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <UART_SetConfig+0x4bc>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003c99 	.word	0x08003c99
 8003c78:	08003ca1 	.word	0x08003ca1
 8003c7c:	08003ca9 	.word	0x08003ca9
 8003c80:	08003cbf 	.word	0x08003cbf
 8003c84:	08003caf 	.word	0x08003caf
 8003c88:	08003cbf 	.word	0x08003cbf
 8003c8c:	08003cbf 	.word	0x08003cbf
 8003c90:	08003cbf 	.word	0x08003cbf
 8003c94:	08003cb7 	.word	0x08003cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c98:	f7fe fff8 	bl	8002c8c <HAL_RCC_GetPCLK1Freq>
 8003c9c:	61f8      	str	r0, [r7, #28]
        break;
 8003c9e:	e014      	b.n	8003cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca0:	f7ff f80a 	bl	8002cb8 <HAL_RCC_GetPCLK2Freq>
 8003ca4:	61f8      	str	r0, [r7, #28]
        break;
 8003ca6:	e010      	b.n	8003cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca8:	4b1e      	ldr	r3, [pc, #120]	; (8003d24 <UART_SetConfig+0x56c>)
 8003caa:	61fb      	str	r3, [r7, #28]
        break;
 8003cac:	e00d      	b.n	8003cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cae:	f7fe ff55 	bl	8002b5c <HAL_RCC_GetSysClockFreq>
 8003cb2:	61f8      	str	r0, [r7, #28]
        break;
 8003cb4:	e009      	b.n	8003cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cba:	61fb      	str	r3, [r7, #28]
        break;
 8003cbc:	e005      	b.n	8003cca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003cc8:	bf00      	nop
    }

    if (pclk != 0U)
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d019      	beq.n	8003d04 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	085a      	lsrs	r2, r3, #1
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	441a      	add	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2b0f      	cmp	r3, #15
 8003ce8:	d909      	bls.n	8003cfe <UART_SetConfig+0x546>
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf0:	d205      	bcs.n	8003cfe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60da      	str	r2, [r3, #12]
 8003cfc:	e002      	b.n	8003d04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003d10:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3728      	adds	r7, #40	; 0x28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d1e:	bf00      	nop
 8003d20:	40008000 	.word	0x40008000
 8003d24:	00f42400 	.word	0x00f42400

08003d28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00a      	beq.n	8003d52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00a      	beq.n	8003d96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	f003 0308 	and.w	r3, r3, #8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00a      	beq.n	8003dfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d01a      	beq.n	8003e3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e26:	d10a      	bne.n	8003e3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00a      	beq.n	8003e60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	605a      	str	r2, [r3, #4]
  }
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e7c:	f7fd fbd0 	bl	8001620 <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0308 	and.w	r3, r3, #8
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d10e      	bne.n	8003eae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f82d 	bl	8003efe <UART_WaitOnFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e023      	b.n	8003ef6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b04      	cmp	r3, #4
 8003eba:	d10e      	bne.n	8003eda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ebc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f817 	bl	8003efe <UART_WaitOnFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e00d      	b.n	8003ef6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2220      	movs	r2, #32
 8003ede:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b09c      	sub	sp, #112	; 0x70
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	603b      	str	r3, [r7, #0]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f0e:	e0a5      	b.n	800405c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f16:	f000 80a1 	beq.w	800405c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f1a:	f7fd fb81 	bl	8001620 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d302      	bcc.n	8003f30 <UART_WaitOnFlagUntilTimeout+0x32>
 8003f2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d13e      	bne.n	8003fae <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f38:	e853 3f00 	ldrex	r3, [r3]
 8003f3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003f3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f44:	667b      	str	r3, [r7, #100]	; 0x64
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003f54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f56:	e841 2300 	strex	r3, r2, [r1]
 8003f5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003f5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1e6      	bne.n	8003f30 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	3308      	adds	r3, #8
 8003f68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f6c:	e853 3f00 	ldrex	r3, [r3]
 8003f70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f74:	f023 0301 	bic.w	r3, r3, #1
 8003f78:	663b      	str	r3, [r7, #96]	; 0x60
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	3308      	adds	r3, #8
 8003f80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f82:	64ba      	str	r2, [r7, #72]	; 0x48
 8003f84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f8a:	e841 2300 	strex	r3, r2, [r1]
 8003f8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003f90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1e5      	bne.n	8003f62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e067      	b.n	800407e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d04f      	beq.n	800405c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fca:	d147      	bne.n	800405c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fd4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fde:	e853 3f00 	ldrex	r3, [r3]
 8003fe2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003fea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ff4:	637b      	str	r3, [r7, #52]	; 0x34
 8003ff6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ffa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ffc:	e841 2300 	strex	r3, r2, [r1]
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1e6      	bne.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3308      	adds	r3, #8
 800400e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	613b      	str	r3, [r7, #16]
   return(result);
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f023 0301 	bic.w	r3, r3, #1
 800401e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3308      	adds	r3, #8
 8004026:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004028:	623a      	str	r2, [r7, #32]
 800402a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	69f9      	ldr	r1, [r7, #28]
 800402e:	6a3a      	ldr	r2, [r7, #32]
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	61bb      	str	r3, [r7, #24]
   return(result);
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e5      	bne.n	8004008 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2220      	movs	r2, #32
 8004046:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2220      	movs	r2, #32
 800404c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e010      	b.n	800407e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	69da      	ldr	r2, [r3, #28]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	4013      	ands	r3, r2
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	429a      	cmp	r2, r3
 800406a:	bf0c      	ite	eq
 800406c:	2301      	moveq	r3, #1
 800406e:	2300      	movne	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	461a      	mov	r2, r3
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	429a      	cmp	r2, r3
 8004078:	f43f af4a 	beq.w	8003f10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3770      	adds	r7, #112	; 0x70
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <__errno>:
 8004088:	4b01      	ldr	r3, [pc, #4]	; (8004090 <__errno+0x8>)
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	2000000c 	.word	0x2000000c

08004094 <__libc_init_array>:
 8004094:	b570      	push	{r4, r5, r6, lr}
 8004096:	4d0d      	ldr	r5, [pc, #52]	; (80040cc <__libc_init_array+0x38>)
 8004098:	4c0d      	ldr	r4, [pc, #52]	; (80040d0 <__libc_init_array+0x3c>)
 800409a:	1b64      	subs	r4, r4, r5
 800409c:	10a4      	asrs	r4, r4, #2
 800409e:	2600      	movs	r6, #0
 80040a0:	42a6      	cmp	r6, r4
 80040a2:	d109      	bne.n	80040b8 <__libc_init_array+0x24>
 80040a4:	4d0b      	ldr	r5, [pc, #44]	; (80040d4 <__libc_init_array+0x40>)
 80040a6:	4c0c      	ldr	r4, [pc, #48]	; (80040d8 <__libc_init_array+0x44>)
 80040a8:	f002 fd38 	bl	8006b1c <_init>
 80040ac:	1b64      	subs	r4, r4, r5
 80040ae:	10a4      	asrs	r4, r4, #2
 80040b0:	2600      	movs	r6, #0
 80040b2:	42a6      	cmp	r6, r4
 80040b4:	d105      	bne.n	80040c2 <__libc_init_array+0x2e>
 80040b6:	bd70      	pop	{r4, r5, r6, pc}
 80040b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80040bc:	4798      	blx	r3
 80040be:	3601      	adds	r6, #1
 80040c0:	e7ee      	b.n	80040a0 <__libc_init_array+0xc>
 80040c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80040c6:	4798      	blx	r3
 80040c8:	3601      	adds	r6, #1
 80040ca:	e7f2      	b.n	80040b2 <__libc_init_array+0x1e>
 80040cc:	08007164 	.word	0x08007164
 80040d0:	08007164 	.word	0x08007164
 80040d4:	08007164 	.word	0x08007164
 80040d8:	08007168 	.word	0x08007168

080040dc <memcpy>:
 80040dc:	440a      	add	r2, r1
 80040de:	4291      	cmp	r1, r2
 80040e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80040e4:	d100      	bne.n	80040e8 <memcpy+0xc>
 80040e6:	4770      	bx	lr
 80040e8:	b510      	push	{r4, lr}
 80040ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040f2:	4291      	cmp	r1, r2
 80040f4:	d1f9      	bne.n	80040ea <memcpy+0xe>
 80040f6:	bd10      	pop	{r4, pc}

080040f8 <memset>:
 80040f8:	4402      	add	r2, r0
 80040fa:	4603      	mov	r3, r0
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d100      	bne.n	8004102 <memset+0xa>
 8004100:	4770      	bx	lr
 8004102:	f803 1b01 	strb.w	r1, [r3], #1
 8004106:	e7f9      	b.n	80040fc <memset+0x4>

08004108 <__cvt>:
 8004108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800410c:	ec55 4b10 	vmov	r4, r5, d0
 8004110:	2d00      	cmp	r5, #0
 8004112:	460e      	mov	r6, r1
 8004114:	4619      	mov	r1, r3
 8004116:	462b      	mov	r3, r5
 8004118:	bfbb      	ittet	lt
 800411a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800411e:	461d      	movlt	r5, r3
 8004120:	2300      	movge	r3, #0
 8004122:	232d      	movlt	r3, #45	; 0x2d
 8004124:	700b      	strb	r3, [r1, #0]
 8004126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004128:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800412c:	4691      	mov	r9, r2
 800412e:	f023 0820 	bic.w	r8, r3, #32
 8004132:	bfbc      	itt	lt
 8004134:	4622      	movlt	r2, r4
 8004136:	4614      	movlt	r4, r2
 8004138:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800413c:	d005      	beq.n	800414a <__cvt+0x42>
 800413e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004142:	d100      	bne.n	8004146 <__cvt+0x3e>
 8004144:	3601      	adds	r6, #1
 8004146:	2102      	movs	r1, #2
 8004148:	e000      	b.n	800414c <__cvt+0x44>
 800414a:	2103      	movs	r1, #3
 800414c:	ab03      	add	r3, sp, #12
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	ab02      	add	r3, sp, #8
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	ec45 4b10 	vmov	d0, r4, r5
 8004158:	4653      	mov	r3, sl
 800415a:	4632      	mov	r2, r6
 800415c:	f000 fccc 	bl	8004af8 <_dtoa_r>
 8004160:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004164:	4607      	mov	r7, r0
 8004166:	d102      	bne.n	800416e <__cvt+0x66>
 8004168:	f019 0f01 	tst.w	r9, #1
 800416c:	d022      	beq.n	80041b4 <__cvt+0xac>
 800416e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004172:	eb07 0906 	add.w	r9, r7, r6
 8004176:	d110      	bne.n	800419a <__cvt+0x92>
 8004178:	783b      	ldrb	r3, [r7, #0]
 800417a:	2b30      	cmp	r3, #48	; 0x30
 800417c:	d10a      	bne.n	8004194 <__cvt+0x8c>
 800417e:	2200      	movs	r2, #0
 8004180:	2300      	movs	r3, #0
 8004182:	4620      	mov	r0, r4
 8004184:	4629      	mov	r1, r5
 8004186:	f7fc fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800418a:	b918      	cbnz	r0, 8004194 <__cvt+0x8c>
 800418c:	f1c6 0601 	rsb	r6, r6, #1
 8004190:	f8ca 6000 	str.w	r6, [sl]
 8004194:	f8da 3000 	ldr.w	r3, [sl]
 8004198:	4499      	add	r9, r3
 800419a:	2200      	movs	r2, #0
 800419c:	2300      	movs	r3, #0
 800419e:	4620      	mov	r0, r4
 80041a0:	4629      	mov	r1, r5
 80041a2:	f7fc fc91 	bl	8000ac8 <__aeabi_dcmpeq>
 80041a6:	b108      	cbz	r0, 80041ac <__cvt+0xa4>
 80041a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80041ac:	2230      	movs	r2, #48	; 0x30
 80041ae:	9b03      	ldr	r3, [sp, #12]
 80041b0:	454b      	cmp	r3, r9
 80041b2:	d307      	bcc.n	80041c4 <__cvt+0xbc>
 80041b4:	9b03      	ldr	r3, [sp, #12]
 80041b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80041b8:	1bdb      	subs	r3, r3, r7
 80041ba:	4638      	mov	r0, r7
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	b004      	add	sp, #16
 80041c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c4:	1c59      	adds	r1, r3, #1
 80041c6:	9103      	str	r1, [sp, #12]
 80041c8:	701a      	strb	r2, [r3, #0]
 80041ca:	e7f0      	b.n	80041ae <__cvt+0xa6>

080041cc <__exponent>:
 80041cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041ce:	4603      	mov	r3, r0
 80041d0:	2900      	cmp	r1, #0
 80041d2:	bfb8      	it	lt
 80041d4:	4249      	neglt	r1, r1
 80041d6:	f803 2b02 	strb.w	r2, [r3], #2
 80041da:	bfb4      	ite	lt
 80041dc:	222d      	movlt	r2, #45	; 0x2d
 80041de:	222b      	movge	r2, #43	; 0x2b
 80041e0:	2909      	cmp	r1, #9
 80041e2:	7042      	strb	r2, [r0, #1]
 80041e4:	dd2a      	ble.n	800423c <__exponent+0x70>
 80041e6:	f10d 0407 	add.w	r4, sp, #7
 80041ea:	46a4      	mov	ip, r4
 80041ec:	270a      	movs	r7, #10
 80041ee:	46a6      	mov	lr, r4
 80041f0:	460a      	mov	r2, r1
 80041f2:	fb91 f6f7 	sdiv	r6, r1, r7
 80041f6:	fb07 1516 	mls	r5, r7, r6, r1
 80041fa:	3530      	adds	r5, #48	; 0x30
 80041fc:	2a63      	cmp	r2, #99	; 0x63
 80041fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8004202:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004206:	4631      	mov	r1, r6
 8004208:	dcf1      	bgt.n	80041ee <__exponent+0x22>
 800420a:	3130      	adds	r1, #48	; 0x30
 800420c:	f1ae 0502 	sub.w	r5, lr, #2
 8004210:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004214:	1c44      	adds	r4, r0, #1
 8004216:	4629      	mov	r1, r5
 8004218:	4561      	cmp	r1, ip
 800421a:	d30a      	bcc.n	8004232 <__exponent+0x66>
 800421c:	f10d 0209 	add.w	r2, sp, #9
 8004220:	eba2 020e 	sub.w	r2, r2, lr
 8004224:	4565      	cmp	r5, ip
 8004226:	bf88      	it	hi
 8004228:	2200      	movhi	r2, #0
 800422a:	4413      	add	r3, r2
 800422c:	1a18      	subs	r0, r3, r0
 800422e:	b003      	add	sp, #12
 8004230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004232:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004236:	f804 2f01 	strb.w	r2, [r4, #1]!
 800423a:	e7ed      	b.n	8004218 <__exponent+0x4c>
 800423c:	2330      	movs	r3, #48	; 0x30
 800423e:	3130      	adds	r1, #48	; 0x30
 8004240:	7083      	strb	r3, [r0, #2]
 8004242:	70c1      	strb	r1, [r0, #3]
 8004244:	1d03      	adds	r3, r0, #4
 8004246:	e7f1      	b.n	800422c <__exponent+0x60>

08004248 <_printf_float>:
 8004248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800424c:	ed2d 8b02 	vpush	{d8}
 8004250:	b08d      	sub	sp, #52	; 0x34
 8004252:	460c      	mov	r4, r1
 8004254:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004258:	4616      	mov	r6, r2
 800425a:	461f      	mov	r7, r3
 800425c:	4605      	mov	r5, r0
 800425e:	f001 fa39 	bl	80056d4 <_localeconv_r>
 8004262:	f8d0 a000 	ldr.w	sl, [r0]
 8004266:	4650      	mov	r0, sl
 8004268:	f7fb ffb2 	bl	80001d0 <strlen>
 800426c:	2300      	movs	r3, #0
 800426e:	930a      	str	r3, [sp, #40]	; 0x28
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	9305      	str	r3, [sp, #20]
 8004274:	f8d8 3000 	ldr.w	r3, [r8]
 8004278:	f894 b018 	ldrb.w	fp, [r4, #24]
 800427c:	3307      	adds	r3, #7
 800427e:	f023 0307 	bic.w	r3, r3, #7
 8004282:	f103 0208 	add.w	r2, r3, #8
 8004286:	f8c8 2000 	str.w	r2, [r8]
 800428a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004292:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004296:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800429a:	9307      	str	r3, [sp, #28]
 800429c:	f8cd 8018 	str.w	r8, [sp, #24]
 80042a0:	ee08 0a10 	vmov	s16, r0
 80042a4:	4b9f      	ldr	r3, [pc, #636]	; (8004524 <_printf_float+0x2dc>)
 80042a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042aa:	f04f 32ff 	mov.w	r2, #4294967295
 80042ae:	f7fc fc3d 	bl	8000b2c <__aeabi_dcmpun>
 80042b2:	bb88      	cbnz	r0, 8004318 <_printf_float+0xd0>
 80042b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042b8:	4b9a      	ldr	r3, [pc, #616]	; (8004524 <_printf_float+0x2dc>)
 80042ba:	f04f 32ff 	mov.w	r2, #4294967295
 80042be:	f7fc fc17 	bl	8000af0 <__aeabi_dcmple>
 80042c2:	bb48      	cbnz	r0, 8004318 <_printf_float+0xd0>
 80042c4:	2200      	movs	r2, #0
 80042c6:	2300      	movs	r3, #0
 80042c8:	4640      	mov	r0, r8
 80042ca:	4649      	mov	r1, r9
 80042cc:	f7fc fc06 	bl	8000adc <__aeabi_dcmplt>
 80042d0:	b110      	cbz	r0, 80042d8 <_printf_float+0x90>
 80042d2:	232d      	movs	r3, #45	; 0x2d
 80042d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042d8:	4b93      	ldr	r3, [pc, #588]	; (8004528 <_printf_float+0x2e0>)
 80042da:	4894      	ldr	r0, [pc, #592]	; (800452c <_printf_float+0x2e4>)
 80042dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80042e0:	bf94      	ite	ls
 80042e2:	4698      	movls	r8, r3
 80042e4:	4680      	movhi	r8, r0
 80042e6:	2303      	movs	r3, #3
 80042e8:	6123      	str	r3, [r4, #16]
 80042ea:	9b05      	ldr	r3, [sp, #20]
 80042ec:	f023 0204 	bic.w	r2, r3, #4
 80042f0:	6022      	str	r2, [r4, #0]
 80042f2:	f04f 0900 	mov.w	r9, #0
 80042f6:	9700      	str	r7, [sp, #0]
 80042f8:	4633      	mov	r3, r6
 80042fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80042fc:	4621      	mov	r1, r4
 80042fe:	4628      	mov	r0, r5
 8004300:	f000 f9d8 	bl	80046b4 <_printf_common>
 8004304:	3001      	adds	r0, #1
 8004306:	f040 8090 	bne.w	800442a <_printf_float+0x1e2>
 800430a:	f04f 30ff 	mov.w	r0, #4294967295
 800430e:	b00d      	add	sp, #52	; 0x34
 8004310:	ecbd 8b02 	vpop	{d8}
 8004314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004318:	4642      	mov	r2, r8
 800431a:	464b      	mov	r3, r9
 800431c:	4640      	mov	r0, r8
 800431e:	4649      	mov	r1, r9
 8004320:	f7fc fc04 	bl	8000b2c <__aeabi_dcmpun>
 8004324:	b140      	cbz	r0, 8004338 <_printf_float+0xf0>
 8004326:	464b      	mov	r3, r9
 8004328:	2b00      	cmp	r3, #0
 800432a:	bfbc      	itt	lt
 800432c:	232d      	movlt	r3, #45	; 0x2d
 800432e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004332:	487f      	ldr	r0, [pc, #508]	; (8004530 <_printf_float+0x2e8>)
 8004334:	4b7f      	ldr	r3, [pc, #508]	; (8004534 <_printf_float+0x2ec>)
 8004336:	e7d1      	b.n	80042dc <_printf_float+0x94>
 8004338:	6863      	ldr	r3, [r4, #4]
 800433a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800433e:	9206      	str	r2, [sp, #24]
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	d13f      	bne.n	80043c4 <_printf_float+0x17c>
 8004344:	2306      	movs	r3, #6
 8004346:	6063      	str	r3, [r4, #4]
 8004348:	9b05      	ldr	r3, [sp, #20]
 800434a:	6861      	ldr	r1, [r4, #4]
 800434c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004350:	2300      	movs	r3, #0
 8004352:	9303      	str	r3, [sp, #12]
 8004354:	ab0a      	add	r3, sp, #40	; 0x28
 8004356:	e9cd b301 	strd	fp, r3, [sp, #4]
 800435a:	ab09      	add	r3, sp, #36	; 0x24
 800435c:	ec49 8b10 	vmov	d0, r8, r9
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	6022      	str	r2, [r4, #0]
 8004364:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004368:	4628      	mov	r0, r5
 800436a:	f7ff fecd 	bl	8004108 <__cvt>
 800436e:	9b06      	ldr	r3, [sp, #24]
 8004370:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004372:	2b47      	cmp	r3, #71	; 0x47
 8004374:	4680      	mov	r8, r0
 8004376:	d108      	bne.n	800438a <_printf_float+0x142>
 8004378:	1cc8      	adds	r0, r1, #3
 800437a:	db02      	blt.n	8004382 <_printf_float+0x13a>
 800437c:	6863      	ldr	r3, [r4, #4]
 800437e:	4299      	cmp	r1, r3
 8004380:	dd41      	ble.n	8004406 <_printf_float+0x1be>
 8004382:	f1ab 0b02 	sub.w	fp, fp, #2
 8004386:	fa5f fb8b 	uxtb.w	fp, fp
 800438a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800438e:	d820      	bhi.n	80043d2 <_printf_float+0x18a>
 8004390:	3901      	subs	r1, #1
 8004392:	465a      	mov	r2, fp
 8004394:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004398:	9109      	str	r1, [sp, #36]	; 0x24
 800439a:	f7ff ff17 	bl	80041cc <__exponent>
 800439e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043a0:	1813      	adds	r3, r2, r0
 80043a2:	2a01      	cmp	r2, #1
 80043a4:	4681      	mov	r9, r0
 80043a6:	6123      	str	r3, [r4, #16]
 80043a8:	dc02      	bgt.n	80043b0 <_printf_float+0x168>
 80043aa:	6822      	ldr	r2, [r4, #0]
 80043ac:	07d2      	lsls	r2, r2, #31
 80043ae:	d501      	bpl.n	80043b4 <_printf_float+0x16c>
 80043b0:	3301      	adds	r3, #1
 80043b2:	6123      	str	r3, [r4, #16]
 80043b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d09c      	beq.n	80042f6 <_printf_float+0xae>
 80043bc:	232d      	movs	r3, #45	; 0x2d
 80043be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043c2:	e798      	b.n	80042f6 <_printf_float+0xae>
 80043c4:	9a06      	ldr	r2, [sp, #24]
 80043c6:	2a47      	cmp	r2, #71	; 0x47
 80043c8:	d1be      	bne.n	8004348 <_printf_float+0x100>
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1bc      	bne.n	8004348 <_printf_float+0x100>
 80043ce:	2301      	movs	r3, #1
 80043d0:	e7b9      	b.n	8004346 <_printf_float+0xfe>
 80043d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80043d6:	d118      	bne.n	800440a <_printf_float+0x1c2>
 80043d8:	2900      	cmp	r1, #0
 80043da:	6863      	ldr	r3, [r4, #4]
 80043dc:	dd0b      	ble.n	80043f6 <_printf_float+0x1ae>
 80043de:	6121      	str	r1, [r4, #16]
 80043e0:	b913      	cbnz	r3, 80043e8 <_printf_float+0x1a0>
 80043e2:	6822      	ldr	r2, [r4, #0]
 80043e4:	07d0      	lsls	r0, r2, #31
 80043e6:	d502      	bpl.n	80043ee <_printf_float+0x1a6>
 80043e8:	3301      	adds	r3, #1
 80043ea:	440b      	add	r3, r1
 80043ec:	6123      	str	r3, [r4, #16]
 80043ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80043f0:	f04f 0900 	mov.w	r9, #0
 80043f4:	e7de      	b.n	80043b4 <_printf_float+0x16c>
 80043f6:	b913      	cbnz	r3, 80043fe <_printf_float+0x1b6>
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	07d2      	lsls	r2, r2, #31
 80043fc:	d501      	bpl.n	8004402 <_printf_float+0x1ba>
 80043fe:	3302      	adds	r3, #2
 8004400:	e7f4      	b.n	80043ec <_printf_float+0x1a4>
 8004402:	2301      	movs	r3, #1
 8004404:	e7f2      	b.n	80043ec <_printf_float+0x1a4>
 8004406:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800440a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800440c:	4299      	cmp	r1, r3
 800440e:	db05      	blt.n	800441c <_printf_float+0x1d4>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	6121      	str	r1, [r4, #16]
 8004414:	07d8      	lsls	r0, r3, #31
 8004416:	d5ea      	bpl.n	80043ee <_printf_float+0x1a6>
 8004418:	1c4b      	adds	r3, r1, #1
 800441a:	e7e7      	b.n	80043ec <_printf_float+0x1a4>
 800441c:	2900      	cmp	r1, #0
 800441e:	bfd4      	ite	le
 8004420:	f1c1 0202 	rsble	r2, r1, #2
 8004424:	2201      	movgt	r2, #1
 8004426:	4413      	add	r3, r2
 8004428:	e7e0      	b.n	80043ec <_printf_float+0x1a4>
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	055a      	lsls	r2, r3, #21
 800442e:	d407      	bmi.n	8004440 <_printf_float+0x1f8>
 8004430:	6923      	ldr	r3, [r4, #16]
 8004432:	4642      	mov	r2, r8
 8004434:	4631      	mov	r1, r6
 8004436:	4628      	mov	r0, r5
 8004438:	47b8      	blx	r7
 800443a:	3001      	adds	r0, #1
 800443c:	d12c      	bne.n	8004498 <_printf_float+0x250>
 800443e:	e764      	b.n	800430a <_printf_float+0xc2>
 8004440:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004444:	f240 80e0 	bls.w	8004608 <_printf_float+0x3c0>
 8004448:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800444c:	2200      	movs	r2, #0
 800444e:	2300      	movs	r3, #0
 8004450:	f7fc fb3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004454:	2800      	cmp	r0, #0
 8004456:	d034      	beq.n	80044c2 <_printf_float+0x27a>
 8004458:	4a37      	ldr	r2, [pc, #220]	; (8004538 <_printf_float+0x2f0>)
 800445a:	2301      	movs	r3, #1
 800445c:	4631      	mov	r1, r6
 800445e:	4628      	mov	r0, r5
 8004460:	47b8      	blx	r7
 8004462:	3001      	adds	r0, #1
 8004464:	f43f af51 	beq.w	800430a <_printf_float+0xc2>
 8004468:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800446c:	429a      	cmp	r2, r3
 800446e:	db02      	blt.n	8004476 <_printf_float+0x22e>
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	07d8      	lsls	r0, r3, #31
 8004474:	d510      	bpl.n	8004498 <_printf_float+0x250>
 8004476:	ee18 3a10 	vmov	r3, s16
 800447a:	4652      	mov	r2, sl
 800447c:	4631      	mov	r1, r6
 800447e:	4628      	mov	r0, r5
 8004480:	47b8      	blx	r7
 8004482:	3001      	adds	r0, #1
 8004484:	f43f af41 	beq.w	800430a <_printf_float+0xc2>
 8004488:	f04f 0800 	mov.w	r8, #0
 800448c:	f104 091a 	add.w	r9, r4, #26
 8004490:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004492:	3b01      	subs	r3, #1
 8004494:	4543      	cmp	r3, r8
 8004496:	dc09      	bgt.n	80044ac <_printf_float+0x264>
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	079b      	lsls	r3, r3, #30
 800449c:	f100 8105 	bmi.w	80046aa <_printf_float+0x462>
 80044a0:	68e0      	ldr	r0, [r4, #12]
 80044a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044a4:	4298      	cmp	r0, r3
 80044a6:	bfb8      	it	lt
 80044a8:	4618      	movlt	r0, r3
 80044aa:	e730      	b.n	800430e <_printf_float+0xc6>
 80044ac:	2301      	movs	r3, #1
 80044ae:	464a      	mov	r2, r9
 80044b0:	4631      	mov	r1, r6
 80044b2:	4628      	mov	r0, r5
 80044b4:	47b8      	blx	r7
 80044b6:	3001      	adds	r0, #1
 80044b8:	f43f af27 	beq.w	800430a <_printf_float+0xc2>
 80044bc:	f108 0801 	add.w	r8, r8, #1
 80044c0:	e7e6      	b.n	8004490 <_printf_float+0x248>
 80044c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	dc39      	bgt.n	800453c <_printf_float+0x2f4>
 80044c8:	4a1b      	ldr	r2, [pc, #108]	; (8004538 <_printf_float+0x2f0>)
 80044ca:	2301      	movs	r3, #1
 80044cc:	4631      	mov	r1, r6
 80044ce:	4628      	mov	r0, r5
 80044d0:	47b8      	blx	r7
 80044d2:	3001      	adds	r0, #1
 80044d4:	f43f af19 	beq.w	800430a <_printf_float+0xc2>
 80044d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044dc:	4313      	orrs	r3, r2
 80044de:	d102      	bne.n	80044e6 <_printf_float+0x29e>
 80044e0:	6823      	ldr	r3, [r4, #0]
 80044e2:	07d9      	lsls	r1, r3, #31
 80044e4:	d5d8      	bpl.n	8004498 <_printf_float+0x250>
 80044e6:	ee18 3a10 	vmov	r3, s16
 80044ea:	4652      	mov	r2, sl
 80044ec:	4631      	mov	r1, r6
 80044ee:	4628      	mov	r0, r5
 80044f0:	47b8      	blx	r7
 80044f2:	3001      	adds	r0, #1
 80044f4:	f43f af09 	beq.w	800430a <_printf_float+0xc2>
 80044f8:	f04f 0900 	mov.w	r9, #0
 80044fc:	f104 0a1a 	add.w	sl, r4, #26
 8004500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004502:	425b      	negs	r3, r3
 8004504:	454b      	cmp	r3, r9
 8004506:	dc01      	bgt.n	800450c <_printf_float+0x2c4>
 8004508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800450a:	e792      	b.n	8004432 <_printf_float+0x1ea>
 800450c:	2301      	movs	r3, #1
 800450e:	4652      	mov	r2, sl
 8004510:	4631      	mov	r1, r6
 8004512:	4628      	mov	r0, r5
 8004514:	47b8      	blx	r7
 8004516:	3001      	adds	r0, #1
 8004518:	f43f aef7 	beq.w	800430a <_printf_float+0xc2>
 800451c:	f109 0901 	add.w	r9, r9, #1
 8004520:	e7ee      	b.n	8004500 <_printf_float+0x2b8>
 8004522:	bf00      	nop
 8004524:	7fefffff 	.word	0x7fefffff
 8004528:	08006d88 	.word	0x08006d88
 800452c:	08006d8c 	.word	0x08006d8c
 8004530:	08006d94 	.word	0x08006d94
 8004534:	08006d90 	.word	0x08006d90
 8004538:	08006d98 	.word	0x08006d98
 800453c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800453e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004540:	429a      	cmp	r2, r3
 8004542:	bfa8      	it	ge
 8004544:	461a      	movge	r2, r3
 8004546:	2a00      	cmp	r2, #0
 8004548:	4691      	mov	r9, r2
 800454a:	dc37      	bgt.n	80045bc <_printf_float+0x374>
 800454c:	f04f 0b00 	mov.w	fp, #0
 8004550:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004554:	f104 021a 	add.w	r2, r4, #26
 8004558:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800455a:	9305      	str	r3, [sp, #20]
 800455c:	eba3 0309 	sub.w	r3, r3, r9
 8004560:	455b      	cmp	r3, fp
 8004562:	dc33      	bgt.n	80045cc <_printf_float+0x384>
 8004564:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004568:	429a      	cmp	r2, r3
 800456a:	db3b      	blt.n	80045e4 <_printf_float+0x39c>
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	07da      	lsls	r2, r3, #31
 8004570:	d438      	bmi.n	80045e4 <_printf_float+0x39c>
 8004572:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004574:	9a05      	ldr	r2, [sp, #20]
 8004576:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004578:	1a9a      	subs	r2, r3, r2
 800457a:	eba3 0901 	sub.w	r9, r3, r1
 800457e:	4591      	cmp	r9, r2
 8004580:	bfa8      	it	ge
 8004582:	4691      	movge	r9, r2
 8004584:	f1b9 0f00 	cmp.w	r9, #0
 8004588:	dc35      	bgt.n	80045f6 <_printf_float+0x3ae>
 800458a:	f04f 0800 	mov.w	r8, #0
 800458e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004592:	f104 0a1a 	add.w	sl, r4, #26
 8004596:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	eba3 0309 	sub.w	r3, r3, r9
 80045a0:	4543      	cmp	r3, r8
 80045a2:	f77f af79 	ble.w	8004498 <_printf_float+0x250>
 80045a6:	2301      	movs	r3, #1
 80045a8:	4652      	mov	r2, sl
 80045aa:	4631      	mov	r1, r6
 80045ac:	4628      	mov	r0, r5
 80045ae:	47b8      	blx	r7
 80045b0:	3001      	adds	r0, #1
 80045b2:	f43f aeaa 	beq.w	800430a <_printf_float+0xc2>
 80045b6:	f108 0801 	add.w	r8, r8, #1
 80045ba:	e7ec      	b.n	8004596 <_printf_float+0x34e>
 80045bc:	4613      	mov	r3, r2
 80045be:	4631      	mov	r1, r6
 80045c0:	4642      	mov	r2, r8
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b8      	blx	r7
 80045c6:	3001      	adds	r0, #1
 80045c8:	d1c0      	bne.n	800454c <_printf_float+0x304>
 80045ca:	e69e      	b.n	800430a <_printf_float+0xc2>
 80045cc:	2301      	movs	r3, #1
 80045ce:	4631      	mov	r1, r6
 80045d0:	4628      	mov	r0, r5
 80045d2:	9205      	str	r2, [sp, #20]
 80045d4:	47b8      	blx	r7
 80045d6:	3001      	adds	r0, #1
 80045d8:	f43f ae97 	beq.w	800430a <_printf_float+0xc2>
 80045dc:	9a05      	ldr	r2, [sp, #20]
 80045de:	f10b 0b01 	add.w	fp, fp, #1
 80045e2:	e7b9      	b.n	8004558 <_printf_float+0x310>
 80045e4:	ee18 3a10 	vmov	r3, s16
 80045e8:	4652      	mov	r2, sl
 80045ea:	4631      	mov	r1, r6
 80045ec:	4628      	mov	r0, r5
 80045ee:	47b8      	blx	r7
 80045f0:	3001      	adds	r0, #1
 80045f2:	d1be      	bne.n	8004572 <_printf_float+0x32a>
 80045f4:	e689      	b.n	800430a <_printf_float+0xc2>
 80045f6:	9a05      	ldr	r2, [sp, #20]
 80045f8:	464b      	mov	r3, r9
 80045fa:	4442      	add	r2, r8
 80045fc:	4631      	mov	r1, r6
 80045fe:	4628      	mov	r0, r5
 8004600:	47b8      	blx	r7
 8004602:	3001      	adds	r0, #1
 8004604:	d1c1      	bne.n	800458a <_printf_float+0x342>
 8004606:	e680      	b.n	800430a <_printf_float+0xc2>
 8004608:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800460a:	2a01      	cmp	r2, #1
 800460c:	dc01      	bgt.n	8004612 <_printf_float+0x3ca>
 800460e:	07db      	lsls	r3, r3, #31
 8004610:	d538      	bpl.n	8004684 <_printf_float+0x43c>
 8004612:	2301      	movs	r3, #1
 8004614:	4642      	mov	r2, r8
 8004616:	4631      	mov	r1, r6
 8004618:	4628      	mov	r0, r5
 800461a:	47b8      	blx	r7
 800461c:	3001      	adds	r0, #1
 800461e:	f43f ae74 	beq.w	800430a <_printf_float+0xc2>
 8004622:	ee18 3a10 	vmov	r3, s16
 8004626:	4652      	mov	r2, sl
 8004628:	4631      	mov	r1, r6
 800462a:	4628      	mov	r0, r5
 800462c:	47b8      	blx	r7
 800462e:	3001      	adds	r0, #1
 8004630:	f43f ae6b 	beq.w	800430a <_printf_float+0xc2>
 8004634:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004638:	2200      	movs	r2, #0
 800463a:	2300      	movs	r3, #0
 800463c:	f7fc fa44 	bl	8000ac8 <__aeabi_dcmpeq>
 8004640:	b9d8      	cbnz	r0, 800467a <_printf_float+0x432>
 8004642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004644:	f108 0201 	add.w	r2, r8, #1
 8004648:	3b01      	subs	r3, #1
 800464a:	4631      	mov	r1, r6
 800464c:	4628      	mov	r0, r5
 800464e:	47b8      	blx	r7
 8004650:	3001      	adds	r0, #1
 8004652:	d10e      	bne.n	8004672 <_printf_float+0x42a>
 8004654:	e659      	b.n	800430a <_printf_float+0xc2>
 8004656:	2301      	movs	r3, #1
 8004658:	4652      	mov	r2, sl
 800465a:	4631      	mov	r1, r6
 800465c:	4628      	mov	r0, r5
 800465e:	47b8      	blx	r7
 8004660:	3001      	adds	r0, #1
 8004662:	f43f ae52 	beq.w	800430a <_printf_float+0xc2>
 8004666:	f108 0801 	add.w	r8, r8, #1
 800466a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800466c:	3b01      	subs	r3, #1
 800466e:	4543      	cmp	r3, r8
 8004670:	dcf1      	bgt.n	8004656 <_printf_float+0x40e>
 8004672:	464b      	mov	r3, r9
 8004674:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004678:	e6dc      	b.n	8004434 <_printf_float+0x1ec>
 800467a:	f04f 0800 	mov.w	r8, #0
 800467e:	f104 0a1a 	add.w	sl, r4, #26
 8004682:	e7f2      	b.n	800466a <_printf_float+0x422>
 8004684:	2301      	movs	r3, #1
 8004686:	4642      	mov	r2, r8
 8004688:	e7df      	b.n	800464a <_printf_float+0x402>
 800468a:	2301      	movs	r3, #1
 800468c:	464a      	mov	r2, r9
 800468e:	4631      	mov	r1, r6
 8004690:	4628      	mov	r0, r5
 8004692:	47b8      	blx	r7
 8004694:	3001      	adds	r0, #1
 8004696:	f43f ae38 	beq.w	800430a <_printf_float+0xc2>
 800469a:	f108 0801 	add.w	r8, r8, #1
 800469e:	68e3      	ldr	r3, [r4, #12]
 80046a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046a2:	1a5b      	subs	r3, r3, r1
 80046a4:	4543      	cmp	r3, r8
 80046a6:	dcf0      	bgt.n	800468a <_printf_float+0x442>
 80046a8:	e6fa      	b.n	80044a0 <_printf_float+0x258>
 80046aa:	f04f 0800 	mov.w	r8, #0
 80046ae:	f104 0919 	add.w	r9, r4, #25
 80046b2:	e7f4      	b.n	800469e <_printf_float+0x456>

080046b4 <_printf_common>:
 80046b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b8:	4616      	mov	r6, r2
 80046ba:	4699      	mov	r9, r3
 80046bc:	688a      	ldr	r2, [r1, #8]
 80046be:	690b      	ldr	r3, [r1, #16]
 80046c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046c4:	4293      	cmp	r3, r2
 80046c6:	bfb8      	it	lt
 80046c8:	4613      	movlt	r3, r2
 80046ca:	6033      	str	r3, [r6, #0]
 80046cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046d0:	4607      	mov	r7, r0
 80046d2:	460c      	mov	r4, r1
 80046d4:	b10a      	cbz	r2, 80046da <_printf_common+0x26>
 80046d6:	3301      	adds	r3, #1
 80046d8:	6033      	str	r3, [r6, #0]
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	0699      	lsls	r1, r3, #26
 80046de:	bf42      	ittt	mi
 80046e0:	6833      	ldrmi	r3, [r6, #0]
 80046e2:	3302      	addmi	r3, #2
 80046e4:	6033      	strmi	r3, [r6, #0]
 80046e6:	6825      	ldr	r5, [r4, #0]
 80046e8:	f015 0506 	ands.w	r5, r5, #6
 80046ec:	d106      	bne.n	80046fc <_printf_common+0x48>
 80046ee:	f104 0a19 	add.w	sl, r4, #25
 80046f2:	68e3      	ldr	r3, [r4, #12]
 80046f4:	6832      	ldr	r2, [r6, #0]
 80046f6:	1a9b      	subs	r3, r3, r2
 80046f8:	42ab      	cmp	r3, r5
 80046fa:	dc26      	bgt.n	800474a <_printf_common+0x96>
 80046fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004700:	1e13      	subs	r3, r2, #0
 8004702:	6822      	ldr	r2, [r4, #0]
 8004704:	bf18      	it	ne
 8004706:	2301      	movne	r3, #1
 8004708:	0692      	lsls	r2, r2, #26
 800470a:	d42b      	bmi.n	8004764 <_printf_common+0xb0>
 800470c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004710:	4649      	mov	r1, r9
 8004712:	4638      	mov	r0, r7
 8004714:	47c0      	blx	r8
 8004716:	3001      	adds	r0, #1
 8004718:	d01e      	beq.n	8004758 <_printf_common+0xa4>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	68e5      	ldr	r5, [r4, #12]
 800471e:	6832      	ldr	r2, [r6, #0]
 8004720:	f003 0306 	and.w	r3, r3, #6
 8004724:	2b04      	cmp	r3, #4
 8004726:	bf08      	it	eq
 8004728:	1aad      	subeq	r5, r5, r2
 800472a:	68a3      	ldr	r3, [r4, #8]
 800472c:	6922      	ldr	r2, [r4, #16]
 800472e:	bf0c      	ite	eq
 8004730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004734:	2500      	movne	r5, #0
 8004736:	4293      	cmp	r3, r2
 8004738:	bfc4      	itt	gt
 800473a:	1a9b      	subgt	r3, r3, r2
 800473c:	18ed      	addgt	r5, r5, r3
 800473e:	2600      	movs	r6, #0
 8004740:	341a      	adds	r4, #26
 8004742:	42b5      	cmp	r5, r6
 8004744:	d11a      	bne.n	800477c <_printf_common+0xc8>
 8004746:	2000      	movs	r0, #0
 8004748:	e008      	b.n	800475c <_printf_common+0xa8>
 800474a:	2301      	movs	r3, #1
 800474c:	4652      	mov	r2, sl
 800474e:	4649      	mov	r1, r9
 8004750:	4638      	mov	r0, r7
 8004752:	47c0      	blx	r8
 8004754:	3001      	adds	r0, #1
 8004756:	d103      	bne.n	8004760 <_printf_common+0xac>
 8004758:	f04f 30ff 	mov.w	r0, #4294967295
 800475c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004760:	3501      	adds	r5, #1
 8004762:	e7c6      	b.n	80046f2 <_printf_common+0x3e>
 8004764:	18e1      	adds	r1, r4, r3
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	2030      	movs	r0, #48	; 0x30
 800476a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800476e:	4422      	add	r2, r4
 8004770:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004774:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004778:	3302      	adds	r3, #2
 800477a:	e7c7      	b.n	800470c <_printf_common+0x58>
 800477c:	2301      	movs	r3, #1
 800477e:	4622      	mov	r2, r4
 8004780:	4649      	mov	r1, r9
 8004782:	4638      	mov	r0, r7
 8004784:	47c0      	blx	r8
 8004786:	3001      	adds	r0, #1
 8004788:	d0e6      	beq.n	8004758 <_printf_common+0xa4>
 800478a:	3601      	adds	r6, #1
 800478c:	e7d9      	b.n	8004742 <_printf_common+0x8e>
	...

08004790 <_printf_i>:
 8004790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004794:	7e0f      	ldrb	r7, [r1, #24]
 8004796:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004798:	2f78      	cmp	r7, #120	; 0x78
 800479a:	4691      	mov	r9, r2
 800479c:	4680      	mov	r8, r0
 800479e:	460c      	mov	r4, r1
 80047a0:	469a      	mov	sl, r3
 80047a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047a6:	d807      	bhi.n	80047b8 <_printf_i+0x28>
 80047a8:	2f62      	cmp	r7, #98	; 0x62
 80047aa:	d80a      	bhi.n	80047c2 <_printf_i+0x32>
 80047ac:	2f00      	cmp	r7, #0
 80047ae:	f000 80d8 	beq.w	8004962 <_printf_i+0x1d2>
 80047b2:	2f58      	cmp	r7, #88	; 0x58
 80047b4:	f000 80a3 	beq.w	80048fe <_printf_i+0x16e>
 80047b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80047c0:	e03a      	b.n	8004838 <_printf_i+0xa8>
 80047c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80047c6:	2b15      	cmp	r3, #21
 80047c8:	d8f6      	bhi.n	80047b8 <_printf_i+0x28>
 80047ca:	a101      	add	r1, pc, #4	; (adr r1, 80047d0 <_printf_i+0x40>)
 80047cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047d0:	08004829 	.word	0x08004829
 80047d4:	0800483d 	.word	0x0800483d
 80047d8:	080047b9 	.word	0x080047b9
 80047dc:	080047b9 	.word	0x080047b9
 80047e0:	080047b9 	.word	0x080047b9
 80047e4:	080047b9 	.word	0x080047b9
 80047e8:	0800483d 	.word	0x0800483d
 80047ec:	080047b9 	.word	0x080047b9
 80047f0:	080047b9 	.word	0x080047b9
 80047f4:	080047b9 	.word	0x080047b9
 80047f8:	080047b9 	.word	0x080047b9
 80047fc:	08004949 	.word	0x08004949
 8004800:	0800486d 	.word	0x0800486d
 8004804:	0800492b 	.word	0x0800492b
 8004808:	080047b9 	.word	0x080047b9
 800480c:	080047b9 	.word	0x080047b9
 8004810:	0800496b 	.word	0x0800496b
 8004814:	080047b9 	.word	0x080047b9
 8004818:	0800486d 	.word	0x0800486d
 800481c:	080047b9 	.word	0x080047b9
 8004820:	080047b9 	.word	0x080047b9
 8004824:	08004933 	.word	0x08004933
 8004828:	682b      	ldr	r3, [r5, #0]
 800482a:	1d1a      	adds	r2, r3, #4
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	602a      	str	r2, [r5, #0]
 8004830:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004834:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004838:	2301      	movs	r3, #1
 800483a:	e0a3      	b.n	8004984 <_printf_i+0x1f4>
 800483c:	6820      	ldr	r0, [r4, #0]
 800483e:	6829      	ldr	r1, [r5, #0]
 8004840:	0606      	lsls	r6, r0, #24
 8004842:	f101 0304 	add.w	r3, r1, #4
 8004846:	d50a      	bpl.n	800485e <_printf_i+0xce>
 8004848:	680e      	ldr	r6, [r1, #0]
 800484a:	602b      	str	r3, [r5, #0]
 800484c:	2e00      	cmp	r6, #0
 800484e:	da03      	bge.n	8004858 <_printf_i+0xc8>
 8004850:	232d      	movs	r3, #45	; 0x2d
 8004852:	4276      	negs	r6, r6
 8004854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004858:	485e      	ldr	r0, [pc, #376]	; (80049d4 <_printf_i+0x244>)
 800485a:	230a      	movs	r3, #10
 800485c:	e019      	b.n	8004892 <_printf_i+0x102>
 800485e:	680e      	ldr	r6, [r1, #0]
 8004860:	602b      	str	r3, [r5, #0]
 8004862:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004866:	bf18      	it	ne
 8004868:	b236      	sxthne	r6, r6
 800486a:	e7ef      	b.n	800484c <_printf_i+0xbc>
 800486c:	682b      	ldr	r3, [r5, #0]
 800486e:	6820      	ldr	r0, [r4, #0]
 8004870:	1d19      	adds	r1, r3, #4
 8004872:	6029      	str	r1, [r5, #0]
 8004874:	0601      	lsls	r1, r0, #24
 8004876:	d501      	bpl.n	800487c <_printf_i+0xec>
 8004878:	681e      	ldr	r6, [r3, #0]
 800487a:	e002      	b.n	8004882 <_printf_i+0xf2>
 800487c:	0646      	lsls	r6, r0, #25
 800487e:	d5fb      	bpl.n	8004878 <_printf_i+0xe8>
 8004880:	881e      	ldrh	r6, [r3, #0]
 8004882:	4854      	ldr	r0, [pc, #336]	; (80049d4 <_printf_i+0x244>)
 8004884:	2f6f      	cmp	r7, #111	; 0x6f
 8004886:	bf0c      	ite	eq
 8004888:	2308      	moveq	r3, #8
 800488a:	230a      	movne	r3, #10
 800488c:	2100      	movs	r1, #0
 800488e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004892:	6865      	ldr	r5, [r4, #4]
 8004894:	60a5      	str	r5, [r4, #8]
 8004896:	2d00      	cmp	r5, #0
 8004898:	bfa2      	ittt	ge
 800489a:	6821      	ldrge	r1, [r4, #0]
 800489c:	f021 0104 	bicge.w	r1, r1, #4
 80048a0:	6021      	strge	r1, [r4, #0]
 80048a2:	b90e      	cbnz	r6, 80048a8 <_printf_i+0x118>
 80048a4:	2d00      	cmp	r5, #0
 80048a6:	d04d      	beq.n	8004944 <_printf_i+0x1b4>
 80048a8:	4615      	mov	r5, r2
 80048aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80048ae:	fb03 6711 	mls	r7, r3, r1, r6
 80048b2:	5dc7      	ldrb	r7, [r0, r7]
 80048b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80048b8:	4637      	mov	r7, r6
 80048ba:	42bb      	cmp	r3, r7
 80048bc:	460e      	mov	r6, r1
 80048be:	d9f4      	bls.n	80048aa <_printf_i+0x11a>
 80048c0:	2b08      	cmp	r3, #8
 80048c2:	d10b      	bne.n	80048dc <_printf_i+0x14c>
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	07de      	lsls	r6, r3, #31
 80048c8:	d508      	bpl.n	80048dc <_printf_i+0x14c>
 80048ca:	6923      	ldr	r3, [r4, #16]
 80048cc:	6861      	ldr	r1, [r4, #4]
 80048ce:	4299      	cmp	r1, r3
 80048d0:	bfde      	ittt	le
 80048d2:	2330      	movle	r3, #48	; 0x30
 80048d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80048dc:	1b52      	subs	r2, r2, r5
 80048de:	6122      	str	r2, [r4, #16]
 80048e0:	f8cd a000 	str.w	sl, [sp]
 80048e4:	464b      	mov	r3, r9
 80048e6:	aa03      	add	r2, sp, #12
 80048e8:	4621      	mov	r1, r4
 80048ea:	4640      	mov	r0, r8
 80048ec:	f7ff fee2 	bl	80046b4 <_printf_common>
 80048f0:	3001      	adds	r0, #1
 80048f2:	d14c      	bne.n	800498e <_printf_i+0x1fe>
 80048f4:	f04f 30ff 	mov.w	r0, #4294967295
 80048f8:	b004      	add	sp, #16
 80048fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048fe:	4835      	ldr	r0, [pc, #212]	; (80049d4 <_printf_i+0x244>)
 8004900:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004904:	6829      	ldr	r1, [r5, #0]
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	f851 6b04 	ldr.w	r6, [r1], #4
 800490c:	6029      	str	r1, [r5, #0]
 800490e:	061d      	lsls	r5, r3, #24
 8004910:	d514      	bpl.n	800493c <_printf_i+0x1ac>
 8004912:	07df      	lsls	r7, r3, #31
 8004914:	bf44      	itt	mi
 8004916:	f043 0320 	orrmi.w	r3, r3, #32
 800491a:	6023      	strmi	r3, [r4, #0]
 800491c:	b91e      	cbnz	r6, 8004926 <_printf_i+0x196>
 800491e:	6823      	ldr	r3, [r4, #0]
 8004920:	f023 0320 	bic.w	r3, r3, #32
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	2310      	movs	r3, #16
 8004928:	e7b0      	b.n	800488c <_printf_i+0xfc>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	f043 0320 	orr.w	r3, r3, #32
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	2378      	movs	r3, #120	; 0x78
 8004934:	4828      	ldr	r0, [pc, #160]	; (80049d8 <_printf_i+0x248>)
 8004936:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800493a:	e7e3      	b.n	8004904 <_printf_i+0x174>
 800493c:	0659      	lsls	r1, r3, #25
 800493e:	bf48      	it	mi
 8004940:	b2b6      	uxthmi	r6, r6
 8004942:	e7e6      	b.n	8004912 <_printf_i+0x182>
 8004944:	4615      	mov	r5, r2
 8004946:	e7bb      	b.n	80048c0 <_printf_i+0x130>
 8004948:	682b      	ldr	r3, [r5, #0]
 800494a:	6826      	ldr	r6, [r4, #0]
 800494c:	6961      	ldr	r1, [r4, #20]
 800494e:	1d18      	adds	r0, r3, #4
 8004950:	6028      	str	r0, [r5, #0]
 8004952:	0635      	lsls	r5, r6, #24
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	d501      	bpl.n	800495c <_printf_i+0x1cc>
 8004958:	6019      	str	r1, [r3, #0]
 800495a:	e002      	b.n	8004962 <_printf_i+0x1d2>
 800495c:	0670      	lsls	r0, r6, #25
 800495e:	d5fb      	bpl.n	8004958 <_printf_i+0x1c8>
 8004960:	8019      	strh	r1, [r3, #0]
 8004962:	2300      	movs	r3, #0
 8004964:	6123      	str	r3, [r4, #16]
 8004966:	4615      	mov	r5, r2
 8004968:	e7ba      	b.n	80048e0 <_printf_i+0x150>
 800496a:	682b      	ldr	r3, [r5, #0]
 800496c:	1d1a      	adds	r2, r3, #4
 800496e:	602a      	str	r2, [r5, #0]
 8004970:	681d      	ldr	r5, [r3, #0]
 8004972:	6862      	ldr	r2, [r4, #4]
 8004974:	2100      	movs	r1, #0
 8004976:	4628      	mov	r0, r5
 8004978:	f7fb fc32 	bl	80001e0 <memchr>
 800497c:	b108      	cbz	r0, 8004982 <_printf_i+0x1f2>
 800497e:	1b40      	subs	r0, r0, r5
 8004980:	6060      	str	r0, [r4, #4]
 8004982:	6863      	ldr	r3, [r4, #4]
 8004984:	6123      	str	r3, [r4, #16]
 8004986:	2300      	movs	r3, #0
 8004988:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800498c:	e7a8      	b.n	80048e0 <_printf_i+0x150>
 800498e:	6923      	ldr	r3, [r4, #16]
 8004990:	462a      	mov	r2, r5
 8004992:	4649      	mov	r1, r9
 8004994:	4640      	mov	r0, r8
 8004996:	47d0      	blx	sl
 8004998:	3001      	adds	r0, #1
 800499a:	d0ab      	beq.n	80048f4 <_printf_i+0x164>
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	079b      	lsls	r3, r3, #30
 80049a0:	d413      	bmi.n	80049ca <_printf_i+0x23a>
 80049a2:	68e0      	ldr	r0, [r4, #12]
 80049a4:	9b03      	ldr	r3, [sp, #12]
 80049a6:	4298      	cmp	r0, r3
 80049a8:	bfb8      	it	lt
 80049aa:	4618      	movlt	r0, r3
 80049ac:	e7a4      	b.n	80048f8 <_printf_i+0x168>
 80049ae:	2301      	movs	r3, #1
 80049b0:	4632      	mov	r2, r6
 80049b2:	4649      	mov	r1, r9
 80049b4:	4640      	mov	r0, r8
 80049b6:	47d0      	blx	sl
 80049b8:	3001      	adds	r0, #1
 80049ba:	d09b      	beq.n	80048f4 <_printf_i+0x164>
 80049bc:	3501      	adds	r5, #1
 80049be:	68e3      	ldr	r3, [r4, #12]
 80049c0:	9903      	ldr	r1, [sp, #12]
 80049c2:	1a5b      	subs	r3, r3, r1
 80049c4:	42ab      	cmp	r3, r5
 80049c6:	dcf2      	bgt.n	80049ae <_printf_i+0x21e>
 80049c8:	e7eb      	b.n	80049a2 <_printf_i+0x212>
 80049ca:	2500      	movs	r5, #0
 80049cc:	f104 0619 	add.w	r6, r4, #25
 80049d0:	e7f5      	b.n	80049be <_printf_i+0x22e>
 80049d2:	bf00      	nop
 80049d4:	08006d9a 	.word	0x08006d9a
 80049d8:	08006dab 	.word	0x08006dab

080049dc <quorem>:
 80049dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049e0:	6903      	ldr	r3, [r0, #16]
 80049e2:	690c      	ldr	r4, [r1, #16]
 80049e4:	42a3      	cmp	r3, r4
 80049e6:	4607      	mov	r7, r0
 80049e8:	f2c0 8081 	blt.w	8004aee <quorem+0x112>
 80049ec:	3c01      	subs	r4, #1
 80049ee:	f101 0814 	add.w	r8, r1, #20
 80049f2:	f100 0514 	add.w	r5, r0, #20
 80049f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049fa:	9301      	str	r3, [sp, #4]
 80049fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a04:	3301      	adds	r3, #1
 8004a06:	429a      	cmp	r2, r3
 8004a08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004a0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a10:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a14:	d331      	bcc.n	8004a7a <quorem+0x9e>
 8004a16:	f04f 0e00 	mov.w	lr, #0
 8004a1a:	4640      	mov	r0, r8
 8004a1c:	46ac      	mov	ip, r5
 8004a1e:	46f2      	mov	sl, lr
 8004a20:	f850 2b04 	ldr.w	r2, [r0], #4
 8004a24:	b293      	uxth	r3, r2
 8004a26:	fb06 e303 	mla	r3, r6, r3, lr
 8004a2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	ebaa 0303 	sub.w	r3, sl, r3
 8004a34:	f8dc a000 	ldr.w	sl, [ip]
 8004a38:	0c12      	lsrs	r2, r2, #16
 8004a3a:	fa13 f38a 	uxtah	r3, r3, sl
 8004a3e:	fb06 e202 	mla	r2, r6, r2, lr
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	9b00      	ldr	r3, [sp, #0]
 8004a46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004a4a:	b292      	uxth	r2, r2
 8004a4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004a50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004a54:	f8bd 3000 	ldrh.w	r3, [sp]
 8004a58:	4581      	cmp	r9, r0
 8004a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a5e:	f84c 3b04 	str.w	r3, [ip], #4
 8004a62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004a66:	d2db      	bcs.n	8004a20 <quorem+0x44>
 8004a68:	f855 300b 	ldr.w	r3, [r5, fp]
 8004a6c:	b92b      	cbnz	r3, 8004a7a <quorem+0x9e>
 8004a6e:	9b01      	ldr	r3, [sp, #4]
 8004a70:	3b04      	subs	r3, #4
 8004a72:	429d      	cmp	r5, r3
 8004a74:	461a      	mov	r2, r3
 8004a76:	d32e      	bcc.n	8004ad6 <quorem+0xfa>
 8004a78:	613c      	str	r4, [r7, #16]
 8004a7a:	4638      	mov	r0, r7
 8004a7c:	f001 f8b8 	bl	8005bf0 <__mcmp>
 8004a80:	2800      	cmp	r0, #0
 8004a82:	db24      	blt.n	8004ace <quorem+0xf2>
 8004a84:	3601      	adds	r6, #1
 8004a86:	4628      	mov	r0, r5
 8004a88:	f04f 0c00 	mov.w	ip, #0
 8004a8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a90:	f8d0 e000 	ldr.w	lr, [r0]
 8004a94:	b293      	uxth	r3, r2
 8004a96:	ebac 0303 	sub.w	r3, ip, r3
 8004a9a:	0c12      	lsrs	r2, r2, #16
 8004a9c:	fa13 f38e 	uxtah	r3, r3, lr
 8004aa0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004aa4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004aae:	45c1      	cmp	r9, r8
 8004ab0:	f840 3b04 	str.w	r3, [r0], #4
 8004ab4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004ab8:	d2e8      	bcs.n	8004a8c <quorem+0xb0>
 8004aba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004abe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ac2:	b922      	cbnz	r2, 8004ace <quorem+0xf2>
 8004ac4:	3b04      	subs	r3, #4
 8004ac6:	429d      	cmp	r5, r3
 8004ac8:	461a      	mov	r2, r3
 8004aca:	d30a      	bcc.n	8004ae2 <quorem+0x106>
 8004acc:	613c      	str	r4, [r7, #16]
 8004ace:	4630      	mov	r0, r6
 8004ad0:	b003      	add	sp, #12
 8004ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad6:	6812      	ldr	r2, [r2, #0]
 8004ad8:	3b04      	subs	r3, #4
 8004ada:	2a00      	cmp	r2, #0
 8004adc:	d1cc      	bne.n	8004a78 <quorem+0x9c>
 8004ade:	3c01      	subs	r4, #1
 8004ae0:	e7c7      	b.n	8004a72 <quorem+0x96>
 8004ae2:	6812      	ldr	r2, [r2, #0]
 8004ae4:	3b04      	subs	r3, #4
 8004ae6:	2a00      	cmp	r2, #0
 8004ae8:	d1f0      	bne.n	8004acc <quorem+0xf0>
 8004aea:	3c01      	subs	r4, #1
 8004aec:	e7eb      	b.n	8004ac6 <quorem+0xea>
 8004aee:	2000      	movs	r0, #0
 8004af0:	e7ee      	b.n	8004ad0 <quorem+0xf4>
 8004af2:	0000      	movs	r0, r0
 8004af4:	0000      	movs	r0, r0
	...

08004af8 <_dtoa_r>:
 8004af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004afc:	ed2d 8b04 	vpush	{d8-d9}
 8004b00:	ec57 6b10 	vmov	r6, r7, d0
 8004b04:	b093      	sub	sp, #76	; 0x4c
 8004b06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004b0c:	9106      	str	r1, [sp, #24]
 8004b0e:	ee10 aa10 	vmov	sl, s0
 8004b12:	4604      	mov	r4, r0
 8004b14:	9209      	str	r2, [sp, #36]	; 0x24
 8004b16:	930c      	str	r3, [sp, #48]	; 0x30
 8004b18:	46bb      	mov	fp, r7
 8004b1a:	b975      	cbnz	r5, 8004b3a <_dtoa_r+0x42>
 8004b1c:	2010      	movs	r0, #16
 8004b1e:	f000 fddd 	bl	80056dc <malloc>
 8004b22:	4602      	mov	r2, r0
 8004b24:	6260      	str	r0, [r4, #36]	; 0x24
 8004b26:	b920      	cbnz	r0, 8004b32 <_dtoa_r+0x3a>
 8004b28:	4ba7      	ldr	r3, [pc, #668]	; (8004dc8 <_dtoa_r+0x2d0>)
 8004b2a:	21ea      	movs	r1, #234	; 0xea
 8004b2c:	48a7      	ldr	r0, [pc, #668]	; (8004dcc <_dtoa_r+0x2d4>)
 8004b2e:	f001 fa67 	bl	8006000 <__assert_func>
 8004b32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004b36:	6005      	str	r5, [r0, #0]
 8004b38:	60c5      	str	r5, [r0, #12]
 8004b3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b3c:	6819      	ldr	r1, [r3, #0]
 8004b3e:	b151      	cbz	r1, 8004b56 <_dtoa_r+0x5e>
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	604a      	str	r2, [r1, #4]
 8004b44:	2301      	movs	r3, #1
 8004b46:	4093      	lsls	r3, r2
 8004b48:	608b      	str	r3, [r1, #8]
 8004b4a:	4620      	mov	r0, r4
 8004b4c:	f000 fe0e 	bl	800576c <_Bfree>
 8004b50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	1e3b      	subs	r3, r7, #0
 8004b58:	bfaa      	itet	ge
 8004b5a:	2300      	movge	r3, #0
 8004b5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004b60:	f8c8 3000 	strge.w	r3, [r8]
 8004b64:	4b9a      	ldr	r3, [pc, #616]	; (8004dd0 <_dtoa_r+0x2d8>)
 8004b66:	bfbc      	itt	lt
 8004b68:	2201      	movlt	r2, #1
 8004b6a:	f8c8 2000 	strlt.w	r2, [r8]
 8004b6e:	ea33 030b 	bics.w	r3, r3, fp
 8004b72:	d11b      	bne.n	8004bac <_dtoa_r+0xb4>
 8004b74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b76:	f242 730f 	movw	r3, #9999	; 0x270f
 8004b7a:	6013      	str	r3, [r2, #0]
 8004b7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004b80:	4333      	orrs	r3, r6
 8004b82:	f000 8592 	beq.w	80056aa <_dtoa_r+0xbb2>
 8004b86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b88:	b963      	cbnz	r3, 8004ba4 <_dtoa_r+0xac>
 8004b8a:	4b92      	ldr	r3, [pc, #584]	; (8004dd4 <_dtoa_r+0x2dc>)
 8004b8c:	e022      	b.n	8004bd4 <_dtoa_r+0xdc>
 8004b8e:	4b92      	ldr	r3, [pc, #584]	; (8004dd8 <_dtoa_r+0x2e0>)
 8004b90:	9301      	str	r3, [sp, #4]
 8004b92:	3308      	adds	r3, #8
 8004b94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	9801      	ldr	r0, [sp, #4]
 8004b9a:	b013      	add	sp, #76	; 0x4c
 8004b9c:	ecbd 8b04 	vpop	{d8-d9}
 8004ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba4:	4b8b      	ldr	r3, [pc, #556]	; (8004dd4 <_dtoa_r+0x2dc>)
 8004ba6:	9301      	str	r3, [sp, #4]
 8004ba8:	3303      	adds	r3, #3
 8004baa:	e7f3      	b.n	8004b94 <_dtoa_r+0x9c>
 8004bac:	2200      	movs	r2, #0
 8004bae:	2300      	movs	r3, #0
 8004bb0:	4650      	mov	r0, sl
 8004bb2:	4659      	mov	r1, fp
 8004bb4:	f7fb ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bb8:	ec4b ab19 	vmov	d9, sl, fp
 8004bbc:	4680      	mov	r8, r0
 8004bbe:	b158      	cbz	r0, 8004bd8 <_dtoa_r+0xe0>
 8004bc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	6013      	str	r3, [r2, #0]
 8004bc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 856b 	beq.w	80056a4 <_dtoa_r+0xbac>
 8004bce:	4883      	ldr	r0, [pc, #524]	; (8004ddc <_dtoa_r+0x2e4>)
 8004bd0:	6018      	str	r0, [r3, #0]
 8004bd2:	1e43      	subs	r3, r0, #1
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	e7df      	b.n	8004b98 <_dtoa_r+0xa0>
 8004bd8:	ec4b ab10 	vmov	d0, sl, fp
 8004bdc:	aa10      	add	r2, sp, #64	; 0x40
 8004bde:	a911      	add	r1, sp, #68	; 0x44
 8004be0:	4620      	mov	r0, r4
 8004be2:	f001 f8ab 	bl	8005d3c <__d2b>
 8004be6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004bea:	ee08 0a10 	vmov	s16, r0
 8004bee:	2d00      	cmp	r5, #0
 8004bf0:	f000 8084 	beq.w	8004cfc <_dtoa_r+0x204>
 8004bf4:	ee19 3a90 	vmov	r3, s19
 8004bf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bfc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004c00:	4656      	mov	r6, sl
 8004c02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004c06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004c0e:	4b74      	ldr	r3, [pc, #464]	; (8004de0 <_dtoa_r+0x2e8>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	4630      	mov	r0, r6
 8004c14:	4639      	mov	r1, r7
 8004c16:	f7fb fb37 	bl	8000288 <__aeabi_dsub>
 8004c1a:	a365      	add	r3, pc, #404	; (adr r3, 8004db0 <_dtoa_r+0x2b8>)
 8004c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c20:	f7fb fcea 	bl	80005f8 <__aeabi_dmul>
 8004c24:	a364      	add	r3, pc, #400	; (adr r3, 8004db8 <_dtoa_r+0x2c0>)
 8004c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2a:	f7fb fb2f 	bl	800028c <__adddf3>
 8004c2e:	4606      	mov	r6, r0
 8004c30:	4628      	mov	r0, r5
 8004c32:	460f      	mov	r7, r1
 8004c34:	f7fb fc76 	bl	8000524 <__aeabi_i2d>
 8004c38:	a361      	add	r3, pc, #388	; (adr r3, 8004dc0 <_dtoa_r+0x2c8>)
 8004c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3e:	f7fb fcdb 	bl	80005f8 <__aeabi_dmul>
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	4630      	mov	r0, r6
 8004c48:	4639      	mov	r1, r7
 8004c4a:	f7fb fb1f 	bl	800028c <__adddf3>
 8004c4e:	4606      	mov	r6, r0
 8004c50:	460f      	mov	r7, r1
 8004c52:	f7fb ff81 	bl	8000b58 <__aeabi_d2iz>
 8004c56:	2200      	movs	r2, #0
 8004c58:	9000      	str	r0, [sp, #0]
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	4630      	mov	r0, r6
 8004c5e:	4639      	mov	r1, r7
 8004c60:	f7fb ff3c 	bl	8000adc <__aeabi_dcmplt>
 8004c64:	b150      	cbz	r0, 8004c7c <_dtoa_r+0x184>
 8004c66:	9800      	ldr	r0, [sp, #0]
 8004c68:	f7fb fc5c 	bl	8000524 <__aeabi_i2d>
 8004c6c:	4632      	mov	r2, r6
 8004c6e:	463b      	mov	r3, r7
 8004c70:	f7fb ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c74:	b910      	cbnz	r0, 8004c7c <_dtoa_r+0x184>
 8004c76:	9b00      	ldr	r3, [sp, #0]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	9b00      	ldr	r3, [sp, #0]
 8004c7e:	2b16      	cmp	r3, #22
 8004c80:	d85a      	bhi.n	8004d38 <_dtoa_r+0x240>
 8004c82:	9a00      	ldr	r2, [sp, #0]
 8004c84:	4b57      	ldr	r3, [pc, #348]	; (8004de4 <_dtoa_r+0x2ec>)
 8004c86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8e:	ec51 0b19 	vmov	r0, r1, d9
 8004c92:	f7fb ff23 	bl	8000adc <__aeabi_dcmplt>
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d050      	beq.n	8004d3c <_dtoa_r+0x244>
 8004c9a:	9b00      	ldr	r3, [sp, #0]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ca4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ca6:	1b5d      	subs	r5, r3, r5
 8004ca8:	1e6b      	subs	r3, r5, #1
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	bf45      	ittet	mi
 8004cae:	f1c5 0301 	rsbmi	r3, r5, #1
 8004cb2:	9304      	strmi	r3, [sp, #16]
 8004cb4:	2300      	movpl	r3, #0
 8004cb6:	2300      	movmi	r3, #0
 8004cb8:	bf4c      	ite	mi
 8004cba:	9305      	strmi	r3, [sp, #20]
 8004cbc:	9304      	strpl	r3, [sp, #16]
 8004cbe:	9b00      	ldr	r3, [sp, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	db3d      	blt.n	8004d40 <_dtoa_r+0x248>
 8004cc4:	9b05      	ldr	r3, [sp, #20]
 8004cc6:	9a00      	ldr	r2, [sp, #0]
 8004cc8:	920a      	str	r2, [sp, #40]	; 0x28
 8004cca:	4413      	add	r3, r2
 8004ccc:	9305      	str	r3, [sp, #20]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	9307      	str	r3, [sp, #28]
 8004cd2:	9b06      	ldr	r3, [sp, #24]
 8004cd4:	2b09      	cmp	r3, #9
 8004cd6:	f200 8089 	bhi.w	8004dec <_dtoa_r+0x2f4>
 8004cda:	2b05      	cmp	r3, #5
 8004cdc:	bfc4      	itt	gt
 8004cde:	3b04      	subgt	r3, #4
 8004ce0:	9306      	strgt	r3, [sp, #24]
 8004ce2:	9b06      	ldr	r3, [sp, #24]
 8004ce4:	f1a3 0302 	sub.w	r3, r3, #2
 8004ce8:	bfcc      	ite	gt
 8004cea:	2500      	movgt	r5, #0
 8004cec:	2501      	movle	r5, #1
 8004cee:	2b03      	cmp	r3, #3
 8004cf0:	f200 8087 	bhi.w	8004e02 <_dtoa_r+0x30a>
 8004cf4:	e8df f003 	tbb	[pc, r3]
 8004cf8:	59383a2d 	.word	0x59383a2d
 8004cfc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004d00:	441d      	add	r5, r3
 8004d02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004d06:	2b20      	cmp	r3, #32
 8004d08:	bfc1      	itttt	gt
 8004d0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004d12:	fa0b f303 	lslgt.w	r3, fp, r3
 8004d16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004d1a:	bfda      	itte	le
 8004d1c:	f1c3 0320 	rsble	r3, r3, #32
 8004d20:	fa06 f003 	lslle.w	r0, r6, r3
 8004d24:	4318      	orrgt	r0, r3
 8004d26:	f7fb fbed 	bl	8000504 <__aeabi_ui2d>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	4606      	mov	r6, r0
 8004d2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004d32:	3d01      	subs	r5, #1
 8004d34:	930e      	str	r3, [sp, #56]	; 0x38
 8004d36:	e76a      	b.n	8004c0e <_dtoa_r+0x116>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e7b2      	b.n	8004ca2 <_dtoa_r+0x1aa>
 8004d3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8004d3e:	e7b1      	b.n	8004ca4 <_dtoa_r+0x1ac>
 8004d40:	9b04      	ldr	r3, [sp, #16]
 8004d42:	9a00      	ldr	r2, [sp, #0]
 8004d44:	1a9b      	subs	r3, r3, r2
 8004d46:	9304      	str	r3, [sp, #16]
 8004d48:	4253      	negs	r3, r2
 8004d4a:	9307      	str	r3, [sp, #28]
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	930a      	str	r3, [sp, #40]	; 0x28
 8004d50:	e7bf      	b.n	8004cd2 <_dtoa_r+0x1da>
 8004d52:	2300      	movs	r3, #0
 8004d54:	9308      	str	r3, [sp, #32]
 8004d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	dc55      	bgt.n	8004e08 <_dtoa_r+0x310>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004d62:	461a      	mov	r2, r3
 8004d64:	9209      	str	r2, [sp, #36]	; 0x24
 8004d66:	e00c      	b.n	8004d82 <_dtoa_r+0x28a>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e7f3      	b.n	8004d54 <_dtoa_r+0x25c>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d70:	9308      	str	r3, [sp, #32]
 8004d72:	9b00      	ldr	r3, [sp, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	9302      	str	r3, [sp, #8]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	9303      	str	r3, [sp, #12]
 8004d7e:	bfb8      	it	lt
 8004d80:	2301      	movlt	r3, #1
 8004d82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004d84:	2200      	movs	r2, #0
 8004d86:	6042      	str	r2, [r0, #4]
 8004d88:	2204      	movs	r2, #4
 8004d8a:	f102 0614 	add.w	r6, r2, #20
 8004d8e:	429e      	cmp	r6, r3
 8004d90:	6841      	ldr	r1, [r0, #4]
 8004d92:	d93d      	bls.n	8004e10 <_dtoa_r+0x318>
 8004d94:	4620      	mov	r0, r4
 8004d96:	f000 fca9 	bl	80056ec <_Balloc>
 8004d9a:	9001      	str	r0, [sp, #4]
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d13b      	bne.n	8004e18 <_dtoa_r+0x320>
 8004da0:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <_dtoa_r+0x2f0>)
 8004da2:	4602      	mov	r2, r0
 8004da4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004da8:	e6c0      	b.n	8004b2c <_dtoa_r+0x34>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e7df      	b.n	8004d6e <_dtoa_r+0x276>
 8004dae:	bf00      	nop
 8004db0:	636f4361 	.word	0x636f4361
 8004db4:	3fd287a7 	.word	0x3fd287a7
 8004db8:	8b60c8b3 	.word	0x8b60c8b3
 8004dbc:	3fc68a28 	.word	0x3fc68a28
 8004dc0:	509f79fb 	.word	0x509f79fb
 8004dc4:	3fd34413 	.word	0x3fd34413
 8004dc8:	08006dc9 	.word	0x08006dc9
 8004dcc:	08006de0 	.word	0x08006de0
 8004dd0:	7ff00000 	.word	0x7ff00000
 8004dd4:	08006dc5 	.word	0x08006dc5
 8004dd8:	08006dbc 	.word	0x08006dbc
 8004ddc:	08006d99 	.word	0x08006d99
 8004de0:	3ff80000 	.word	0x3ff80000
 8004de4:	08006ed0 	.word	0x08006ed0
 8004de8:	08006e3b 	.word	0x08006e3b
 8004dec:	2501      	movs	r5, #1
 8004dee:	2300      	movs	r3, #0
 8004df0:	9306      	str	r3, [sp, #24]
 8004df2:	9508      	str	r5, [sp, #32]
 8004df4:	f04f 33ff 	mov.w	r3, #4294967295
 8004df8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2312      	movs	r3, #18
 8004e00:	e7b0      	b.n	8004d64 <_dtoa_r+0x26c>
 8004e02:	2301      	movs	r3, #1
 8004e04:	9308      	str	r3, [sp, #32]
 8004e06:	e7f5      	b.n	8004df4 <_dtoa_r+0x2fc>
 8004e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e0e:	e7b8      	b.n	8004d82 <_dtoa_r+0x28a>
 8004e10:	3101      	adds	r1, #1
 8004e12:	6041      	str	r1, [r0, #4]
 8004e14:	0052      	lsls	r2, r2, #1
 8004e16:	e7b8      	b.n	8004d8a <_dtoa_r+0x292>
 8004e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e1a:	9a01      	ldr	r2, [sp, #4]
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	9b03      	ldr	r3, [sp, #12]
 8004e20:	2b0e      	cmp	r3, #14
 8004e22:	f200 809d 	bhi.w	8004f60 <_dtoa_r+0x468>
 8004e26:	2d00      	cmp	r5, #0
 8004e28:	f000 809a 	beq.w	8004f60 <_dtoa_r+0x468>
 8004e2c:	9b00      	ldr	r3, [sp, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	dd32      	ble.n	8004e98 <_dtoa_r+0x3a0>
 8004e32:	4ab7      	ldr	r2, [pc, #732]	; (8005110 <_dtoa_r+0x618>)
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004e3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e40:	9b00      	ldr	r3, [sp, #0]
 8004e42:	05d8      	lsls	r0, r3, #23
 8004e44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004e48:	d516      	bpl.n	8004e78 <_dtoa_r+0x380>
 8004e4a:	4bb2      	ldr	r3, [pc, #712]	; (8005114 <_dtoa_r+0x61c>)
 8004e4c:	ec51 0b19 	vmov	r0, r1, d9
 8004e50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e54:	f7fb fcfa 	bl	800084c <__aeabi_ddiv>
 8004e58:	f007 070f 	and.w	r7, r7, #15
 8004e5c:	4682      	mov	sl, r0
 8004e5e:	468b      	mov	fp, r1
 8004e60:	2503      	movs	r5, #3
 8004e62:	4eac      	ldr	r6, [pc, #688]	; (8005114 <_dtoa_r+0x61c>)
 8004e64:	b957      	cbnz	r7, 8004e7c <_dtoa_r+0x384>
 8004e66:	4642      	mov	r2, r8
 8004e68:	464b      	mov	r3, r9
 8004e6a:	4650      	mov	r0, sl
 8004e6c:	4659      	mov	r1, fp
 8004e6e:	f7fb fced 	bl	800084c <__aeabi_ddiv>
 8004e72:	4682      	mov	sl, r0
 8004e74:	468b      	mov	fp, r1
 8004e76:	e028      	b.n	8004eca <_dtoa_r+0x3d2>
 8004e78:	2502      	movs	r5, #2
 8004e7a:	e7f2      	b.n	8004e62 <_dtoa_r+0x36a>
 8004e7c:	07f9      	lsls	r1, r7, #31
 8004e7e:	d508      	bpl.n	8004e92 <_dtoa_r+0x39a>
 8004e80:	4640      	mov	r0, r8
 8004e82:	4649      	mov	r1, r9
 8004e84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004e88:	f7fb fbb6 	bl	80005f8 <__aeabi_dmul>
 8004e8c:	3501      	adds	r5, #1
 8004e8e:	4680      	mov	r8, r0
 8004e90:	4689      	mov	r9, r1
 8004e92:	107f      	asrs	r7, r7, #1
 8004e94:	3608      	adds	r6, #8
 8004e96:	e7e5      	b.n	8004e64 <_dtoa_r+0x36c>
 8004e98:	f000 809b 	beq.w	8004fd2 <_dtoa_r+0x4da>
 8004e9c:	9b00      	ldr	r3, [sp, #0]
 8004e9e:	4f9d      	ldr	r7, [pc, #628]	; (8005114 <_dtoa_r+0x61c>)
 8004ea0:	425e      	negs	r6, r3
 8004ea2:	4b9b      	ldr	r3, [pc, #620]	; (8005110 <_dtoa_r+0x618>)
 8004ea4:	f006 020f 	and.w	r2, r6, #15
 8004ea8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb0:	ec51 0b19 	vmov	r0, r1, d9
 8004eb4:	f7fb fba0 	bl	80005f8 <__aeabi_dmul>
 8004eb8:	1136      	asrs	r6, r6, #4
 8004eba:	4682      	mov	sl, r0
 8004ebc:	468b      	mov	fp, r1
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	2502      	movs	r5, #2
 8004ec2:	2e00      	cmp	r6, #0
 8004ec4:	d17a      	bne.n	8004fbc <_dtoa_r+0x4c4>
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1d3      	bne.n	8004e72 <_dtoa_r+0x37a>
 8004eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 8082 	beq.w	8004fd6 <_dtoa_r+0x4de>
 8004ed2:	4b91      	ldr	r3, [pc, #580]	; (8005118 <_dtoa_r+0x620>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	4650      	mov	r0, sl
 8004ed8:	4659      	mov	r1, fp
 8004eda:	f7fb fdff 	bl	8000adc <__aeabi_dcmplt>
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d079      	beq.n	8004fd6 <_dtoa_r+0x4de>
 8004ee2:	9b03      	ldr	r3, [sp, #12]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d076      	beq.n	8004fd6 <_dtoa_r+0x4de>
 8004ee8:	9b02      	ldr	r3, [sp, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	dd36      	ble.n	8004f5c <_dtoa_r+0x464>
 8004eee:	9b00      	ldr	r3, [sp, #0]
 8004ef0:	4650      	mov	r0, sl
 8004ef2:	4659      	mov	r1, fp
 8004ef4:	1e5f      	subs	r7, r3, #1
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	4b88      	ldr	r3, [pc, #544]	; (800511c <_dtoa_r+0x624>)
 8004efa:	f7fb fb7d 	bl	80005f8 <__aeabi_dmul>
 8004efe:	9e02      	ldr	r6, [sp, #8]
 8004f00:	4682      	mov	sl, r0
 8004f02:	468b      	mov	fp, r1
 8004f04:	3501      	adds	r5, #1
 8004f06:	4628      	mov	r0, r5
 8004f08:	f7fb fb0c 	bl	8000524 <__aeabi_i2d>
 8004f0c:	4652      	mov	r2, sl
 8004f0e:	465b      	mov	r3, fp
 8004f10:	f7fb fb72 	bl	80005f8 <__aeabi_dmul>
 8004f14:	4b82      	ldr	r3, [pc, #520]	; (8005120 <_dtoa_r+0x628>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	f7fb f9b8 	bl	800028c <__adddf3>
 8004f1c:	46d0      	mov	r8, sl
 8004f1e:	46d9      	mov	r9, fp
 8004f20:	4682      	mov	sl, r0
 8004f22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004f26:	2e00      	cmp	r6, #0
 8004f28:	d158      	bne.n	8004fdc <_dtoa_r+0x4e4>
 8004f2a:	4b7e      	ldr	r3, [pc, #504]	; (8005124 <_dtoa_r+0x62c>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	4640      	mov	r0, r8
 8004f30:	4649      	mov	r1, r9
 8004f32:	f7fb f9a9 	bl	8000288 <__aeabi_dsub>
 8004f36:	4652      	mov	r2, sl
 8004f38:	465b      	mov	r3, fp
 8004f3a:	4680      	mov	r8, r0
 8004f3c:	4689      	mov	r9, r1
 8004f3e:	f7fb fdeb 	bl	8000b18 <__aeabi_dcmpgt>
 8004f42:	2800      	cmp	r0, #0
 8004f44:	f040 8295 	bne.w	8005472 <_dtoa_r+0x97a>
 8004f48:	4652      	mov	r2, sl
 8004f4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004f4e:	4640      	mov	r0, r8
 8004f50:	4649      	mov	r1, r9
 8004f52:	f7fb fdc3 	bl	8000adc <__aeabi_dcmplt>
 8004f56:	2800      	cmp	r0, #0
 8004f58:	f040 8289 	bne.w	800546e <_dtoa_r+0x976>
 8004f5c:	ec5b ab19 	vmov	sl, fp, d9
 8004f60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	f2c0 8148 	blt.w	80051f8 <_dtoa_r+0x700>
 8004f68:	9a00      	ldr	r2, [sp, #0]
 8004f6a:	2a0e      	cmp	r2, #14
 8004f6c:	f300 8144 	bgt.w	80051f8 <_dtoa_r+0x700>
 8004f70:	4b67      	ldr	r3, [pc, #412]	; (8005110 <_dtoa_r+0x618>)
 8004f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f280 80d5 	bge.w	800512c <_dtoa_r+0x634>
 8004f82:	9b03      	ldr	r3, [sp, #12]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f300 80d1 	bgt.w	800512c <_dtoa_r+0x634>
 8004f8a:	f040 826f 	bne.w	800546c <_dtoa_r+0x974>
 8004f8e:	4b65      	ldr	r3, [pc, #404]	; (8005124 <_dtoa_r+0x62c>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	4640      	mov	r0, r8
 8004f94:	4649      	mov	r1, r9
 8004f96:	f7fb fb2f 	bl	80005f8 <__aeabi_dmul>
 8004f9a:	4652      	mov	r2, sl
 8004f9c:	465b      	mov	r3, fp
 8004f9e:	f7fb fdb1 	bl	8000b04 <__aeabi_dcmpge>
 8004fa2:	9e03      	ldr	r6, [sp, #12]
 8004fa4:	4637      	mov	r7, r6
 8004fa6:	2800      	cmp	r0, #0
 8004fa8:	f040 8245 	bne.w	8005436 <_dtoa_r+0x93e>
 8004fac:	9d01      	ldr	r5, [sp, #4]
 8004fae:	2331      	movs	r3, #49	; 0x31
 8004fb0:	f805 3b01 	strb.w	r3, [r5], #1
 8004fb4:	9b00      	ldr	r3, [sp, #0]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	e240      	b.n	800543e <_dtoa_r+0x946>
 8004fbc:	07f2      	lsls	r2, r6, #31
 8004fbe:	d505      	bpl.n	8004fcc <_dtoa_r+0x4d4>
 8004fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fc4:	f7fb fb18 	bl	80005f8 <__aeabi_dmul>
 8004fc8:	3501      	adds	r5, #1
 8004fca:	2301      	movs	r3, #1
 8004fcc:	1076      	asrs	r6, r6, #1
 8004fce:	3708      	adds	r7, #8
 8004fd0:	e777      	b.n	8004ec2 <_dtoa_r+0x3ca>
 8004fd2:	2502      	movs	r5, #2
 8004fd4:	e779      	b.n	8004eca <_dtoa_r+0x3d2>
 8004fd6:	9f00      	ldr	r7, [sp, #0]
 8004fd8:	9e03      	ldr	r6, [sp, #12]
 8004fda:	e794      	b.n	8004f06 <_dtoa_r+0x40e>
 8004fdc:	9901      	ldr	r1, [sp, #4]
 8004fde:	4b4c      	ldr	r3, [pc, #304]	; (8005110 <_dtoa_r+0x618>)
 8004fe0:	4431      	add	r1, r6
 8004fe2:	910d      	str	r1, [sp, #52]	; 0x34
 8004fe4:	9908      	ldr	r1, [sp, #32]
 8004fe6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004fea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004fee:	2900      	cmp	r1, #0
 8004ff0:	d043      	beq.n	800507a <_dtoa_r+0x582>
 8004ff2:	494d      	ldr	r1, [pc, #308]	; (8005128 <_dtoa_r+0x630>)
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	f7fb fc29 	bl	800084c <__aeabi_ddiv>
 8004ffa:	4652      	mov	r2, sl
 8004ffc:	465b      	mov	r3, fp
 8004ffe:	f7fb f943 	bl	8000288 <__aeabi_dsub>
 8005002:	9d01      	ldr	r5, [sp, #4]
 8005004:	4682      	mov	sl, r0
 8005006:	468b      	mov	fp, r1
 8005008:	4649      	mov	r1, r9
 800500a:	4640      	mov	r0, r8
 800500c:	f7fb fda4 	bl	8000b58 <__aeabi_d2iz>
 8005010:	4606      	mov	r6, r0
 8005012:	f7fb fa87 	bl	8000524 <__aeabi_i2d>
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	4640      	mov	r0, r8
 800501c:	4649      	mov	r1, r9
 800501e:	f7fb f933 	bl	8000288 <__aeabi_dsub>
 8005022:	3630      	adds	r6, #48	; 0x30
 8005024:	f805 6b01 	strb.w	r6, [r5], #1
 8005028:	4652      	mov	r2, sl
 800502a:	465b      	mov	r3, fp
 800502c:	4680      	mov	r8, r0
 800502e:	4689      	mov	r9, r1
 8005030:	f7fb fd54 	bl	8000adc <__aeabi_dcmplt>
 8005034:	2800      	cmp	r0, #0
 8005036:	d163      	bne.n	8005100 <_dtoa_r+0x608>
 8005038:	4642      	mov	r2, r8
 800503a:	464b      	mov	r3, r9
 800503c:	4936      	ldr	r1, [pc, #216]	; (8005118 <_dtoa_r+0x620>)
 800503e:	2000      	movs	r0, #0
 8005040:	f7fb f922 	bl	8000288 <__aeabi_dsub>
 8005044:	4652      	mov	r2, sl
 8005046:	465b      	mov	r3, fp
 8005048:	f7fb fd48 	bl	8000adc <__aeabi_dcmplt>
 800504c:	2800      	cmp	r0, #0
 800504e:	f040 80b5 	bne.w	80051bc <_dtoa_r+0x6c4>
 8005052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005054:	429d      	cmp	r5, r3
 8005056:	d081      	beq.n	8004f5c <_dtoa_r+0x464>
 8005058:	4b30      	ldr	r3, [pc, #192]	; (800511c <_dtoa_r+0x624>)
 800505a:	2200      	movs	r2, #0
 800505c:	4650      	mov	r0, sl
 800505e:	4659      	mov	r1, fp
 8005060:	f7fb faca 	bl	80005f8 <__aeabi_dmul>
 8005064:	4b2d      	ldr	r3, [pc, #180]	; (800511c <_dtoa_r+0x624>)
 8005066:	4682      	mov	sl, r0
 8005068:	468b      	mov	fp, r1
 800506a:	4640      	mov	r0, r8
 800506c:	4649      	mov	r1, r9
 800506e:	2200      	movs	r2, #0
 8005070:	f7fb fac2 	bl	80005f8 <__aeabi_dmul>
 8005074:	4680      	mov	r8, r0
 8005076:	4689      	mov	r9, r1
 8005078:	e7c6      	b.n	8005008 <_dtoa_r+0x510>
 800507a:	4650      	mov	r0, sl
 800507c:	4659      	mov	r1, fp
 800507e:	f7fb fabb 	bl	80005f8 <__aeabi_dmul>
 8005082:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005084:	9d01      	ldr	r5, [sp, #4]
 8005086:	930f      	str	r3, [sp, #60]	; 0x3c
 8005088:	4682      	mov	sl, r0
 800508a:	468b      	mov	fp, r1
 800508c:	4649      	mov	r1, r9
 800508e:	4640      	mov	r0, r8
 8005090:	f7fb fd62 	bl	8000b58 <__aeabi_d2iz>
 8005094:	4606      	mov	r6, r0
 8005096:	f7fb fa45 	bl	8000524 <__aeabi_i2d>
 800509a:	3630      	adds	r6, #48	; 0x30
 800509c:	4602      	mov	r2, r0
 800509e:	460b      	mov	r3, r1
 80050a0:	4640      	mov	r0, r8
 80050a2:	4649      	mov	r1, r9
 80050a4:	f7fb f8f0 	bl	8000288 <__aeabi_dsub>
 80050a8:	f805 6b01 	strb.w	r6, [r5], #1
 80050ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ae:	429d      	cmp	r5, r3
 80050b0:	4680      	mov	r8, r0
 80050b2:	4689      	mov	r9, r1
 80050b4:	f04f 0200 	mov.w	r2, #0
 80050b8:	d124      	bne.n	8005104 <_dtoa_r+0x60c>
 80050ba:	4b1b      	ldr	r3, [pc, #108]	; (8005128 <_dtoa_r+0x630>)
 80050bc:	4650      	mov	r0, sl
 80050be:	4659      	mov	r1, fp
 80050c0:	f7fb f8e4 	bl	800028c <__adddf3>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4640      	mov	r0, r8
 80050ca:	4649      	mov	r1, r9
 80050cc:	f7fb fd24 	bl	8000b18 <__aeabi_dcmpgt>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	d173      	bne.n	80051bc <_dtoa_r+0x6c4>
 80050d4:	4652      	mov	r2, sl
 80050d6:	465b      	mov	r3, fp
 80050d8:	4913      	ldr	r1, [pc, #76]	; (8005128 <_dtoa_r+0x630>)
 80050da:	2000      	movs	r0, #0
 80050dc:	f7fb f8d4 	bl	8000288 <__aeabi_dsub>
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	4640      	mov	r0, r8
 80050e6:	4649      	mov	r1, r9
 80050e8:	f7fb fcf8 	bl	8000adc <__aeabi_dcmplt>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	f43f af35 	beq.w	8004f5c <_dtoa_r+0x464>
 80050f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80050f4:	1e6b      	subs	r3, r5, #1
 80050f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80050f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80050fc:	2b30      	cmp	r3, #48	; 0x30
 80050fe:	d0f8      	beq.n	80050f2 <_dtoa_r+0x5fa>
 8005100:	9700      	str	r7, [sp, #0]
 8005102:	e049      	b.n	8005198 <_dtoa_r+0x6a0>
 8005104:	4b05      	ldr	r3, [pc, #20]	; (800511c <_dtoa_r+0x624>)
 8005106:	f7fb fa77 	bl	80005f8 <__aeabi_dmul>
 800510a:	4680      	mov	r8, r0
 800510c:	4689      	mov	r9, r1
 800510e:	e7bd      	b.n	800508c <_dtoa_r+0x594>
 8005110:	08006ed0 	.word	0x08006ed0
 8005114:	08006ea8 	.word	0x08006ea8
 8005118:	3ff00000 	.word	0x3ff00000
 800511c:	40240000 	.word	0x40240000
 8005120:	401c0000 	.word	0x401c0000
 8005124:	40140000 	.word	0x40140000
 8005128:	3fe00000 	.word	0x3fe00000
 800512c:	9d01      	ldr	r5, [sp, #4]
 800512e:	4656      	mov	r6, sl
 8005130:	465f      	mov	r7, fp
 8005132:	4642      	mov	r2, r8
 8005134:	464b      	mov	r3, r9
 8005136:	4630      	mov	r0, r6
 8005138:	4639      	mov	r1, r7
 800513a:	f7fb fb87 	bl	800084c <__aeabi_ddiv>
 800513e:	f7fb fd0b 	bl	8000b58 <__aeabi_d2iz>
 8005142:	4682      	mov	sl, r0
 8005144:	f7fb f9ee 	bl	8000524 <__aeabi_i2d>
 8005148:	4642      	mov	r2, r8
 800514a:	464b      	mov	r3, r9
 800514c:	f7fb fa54 	bl	80005f8 <__aeabi_dmul>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4630      	mov	r0, r6
 8005156:	4639      	mov	r1, r7
 8005158:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800515c:	f7fb f894 	bl	8000288 <__aeabi_dsub>
 8005160:	f805 6b01 	strb.w	r6, [r5], #1
 8005164:	9e01      	ldr	r6, [sp, #4]
 8005166:	9f03      	ldr	r7, [sp, #12]
 8005168:	1bae      	subs	r6, r5, r6
 800516a:	42b7      	cmp	r7, r6
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	d135      	bne.n	80051de <_dtoa_r+0x6e6>
 8005172:	f7fb f88b 	bl	800028c <__adddf3>
 8005176:	4642      	mov	r2, r8
 8005178:	464b      	mov	r3, r9
 800517a:	4606      	mov	r6, r0
 800517c:	460f      	mov	r7, r1
 800517e:	f7fb fccb 	bl	8000b18 <__aeabi_dcmpgt>
 8005182:	b9d0      	cbnz	r0, 80051ba <_dtoa_r+0x6c2>
 8005184:	4642      	mov	r2, r8
 8005186:	464b      	mov	r3, r9
 8005188:	4630      	mov	r0, r6
 800518a:	4639      	mov	r1, r7
 800518c:	f7fb fc9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005190:	b110      	cbz	r0, 8005198 <_dtoa_r+0x6a0>
 8005192:	f01a 0f01 	tst.w	sl, #1
 8005196:	d110      	bne.n	80051ba <_dtoa_r+0x6c2>
 8005198:	4620      	mov	r0, r4
 800519a:	ee18 1a10 	vmov	r1, s16
 800519e:	f000 fae5 	bl	800576c <_Bfree>
 80051a2:	2300      	movs	r3, #0
 80051a4:	9800      	ldr	r0, [sp, #0]
 80051a6:	702b      	strb	r3, [r5, #0]
 80051a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051aa:	3001      	adds	r0, #1
 80051ac:	6018      	str	r0, [r3, #0]
 80051ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f43f acf1 	beq.w	8004b98 <_dtoa_r+0xa0>
 80051b6:	601d      	str	r5, [r3, #0]
 80051b8:	e4ee      	b.n	8004b98 <_dtoa_r+0xa0>
 80051ba:	9f00      	ldr	r7, [sp, #0]
 80051bc:	462b      	mov	r3, r5
 80051be:	461d      	mov	r5, r3
 80051c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051c4:	2a39      	cmp	r2, #57	; 0x39
 80051c6:	d106      	bne.n	80051d6 <_dtoa_r+0x6de>
 80051c8:	9a01      	ldr	r2, [sp, #4]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d1f7      	bne.n	80051be <_dtoa_r+0x6c6>
 80051ce:	9901      	ldr	r1, [sp, #4]
 80051d0:	2230      	movs	r2, #48	; 0x30
 80051d2:	3701      	adds	r7, #1
 80051d4:	700a      	strb	r2, [r1, #0]
 80051d6:	781a      	ldrb	r2, [r3, #0]
 80051d8:	3201      	adds	r2, #1
 80051da:	701a      	strb	r2, [r3, #0]
 80051dc:	e790      	b.n	8005100 <_dtoa_r+0x608>
 80051de:	4ba6      	ldr	r3, [pc, #664]	; (8005478 <_dtoa_r+0x980>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	f7fb fa09 	bl	80005f8 <__aeabi_dmul>
 80051e6:	2200      	movs	r2, #0
 80051e8:	2300      	movs	r3, #0
 80051ea:	4606      	mov	r6, r0
 80051ec:	460f      	mov	r7, r1
 80051ee:	f7fb fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	d09d      	beq.n	8005132 <_dtoa_r+0x63a>
 80051f6:	e7cf      	b.n	8005198 <_dtoa_r+0x6a0>
 80051f8:	9a08      	ldr	r2, [sp, #32]
 80051fa:	2a00      	cmp	r2, #0
 80051fc:	f000 80d7 	beq.w	80053ae <_dtoa_r+0x8b6>
 8005200:	9a06      	ldr	r2, [sp, #24]
 8005202:	2a01      	cmp	r2, #1
 8005204:	f300 80ba 	bgt.w	800537c <_dtoa_r+0x884>
 8005208:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800520a:	2a00      	cmp	r2, #0
 800520c:	f000 80b2 	beq.w	8005374 <_dtoa_r+0x87c>
 8005210:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005214:	9e07      	ldr	r6, [sp, #28]
 8005216:	9d04      	ldr	r5, [sp, #16]
 8005218:	9a04      	ldr	r2, [sp, #16]
 800521a:	441a      	add	r2, r3
 800521c:	9204      	str	r2, [sp, #16]
 800521e:	9a05      	ldr	r2, [sp, #20]
 8005220:	2101      	movs	r1, #1
 8005222:	441a      	add	r2, r3
 8005224:	4620      	mov	r0, r4
 8005226:	9205      	str	r2, [sp, #20]
 8005228:	f000 fb58 	bl	80058dc <__i2b>
 800522c:	4607      	mov	r7, r0
 800522e:	2d00      	cmp	r5, #0
 8005230:	dd0c      	ble.n	800524c <_dtoa_r+0x754>
 8005232:	9b05      	ldr	r3, [sp, #20]
 8005234:	2b00      	cmp	r3, #0
 8005236:	dd09      	ble.n	800524c <_dtoa_r+0x754>
 8005238:	42ab      	cmp	r3, r5
 800523a:	9a04      	ldr	r2, [sp, #16]
 800523c:	bfa8      	it	ge
 800523e:	462b      	movge	r3, r5
 8005240:	1ad2      	subs	r2, r2, r3
 8005242:	9204      	str	r2, [sp, #16]
 8005244:	9a05      	ldr	r2, [sp, #20]
 8005246:	1aed      	subs	r5, r5, r3
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	9305      	str	r3, [sp, #20]
 800524c:	9b07      	ldr	r3, [sp, #28]
 800524e:	b31b      	cbz	r3, 8005298 <_dtoa_r+0x7a0>
 8005250:	9b08      	ldr	r3, [sp, #32]
 8005252:	2b00      	cmp	r3, #0
 8005254:	f000 80af 	beq.w	80053b6 <_dtoa_r+0x8be>
 8005258:	2e00      	cmp	r6, #0
 800525a:	dd13      	ble.n	8005284 <_dtoa_r+0x78c>
 800525c:	4639      	mov	r1, r7
 800525e:	4632      	mov	r2, r6
 8005260:	4620      	mov	r0, r4
 8005262:	f000 fbfb 	bl	8005a5c <__pow5mult>
 8005266:	ee18 2a10 	vmov	r2, s16
 800526a:	4601      	mov	r1, r0
 800526c:	4607      	mov	r7, r0
 800526e:	4620      	mov	r0, r4
 8005270:	f000 fb4a 	bl	8005908 <__multiply>
 8005274:	ee18 1a10 	vmov	r1, s16
 8005278:	4680      	mov	r8, r0
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fa76 	bl	800576c <_Bfree>
 8005280:	ee08 8a10 	vmov	s16, r8
 8005284:	9b07      	ldr	r3, [sp, #28]
 8005286:	1b9a      	subs	r2, r3, r6
 8005288:	d006      	beq.n	8005298 <_dtoa_r+0x7a0>
 800528a:	ee18 1a10 	vmov	r1, s16
 800528e:	4620      	mov	r0, r4
 8005290:	f000 fbe4 	bl	8005a5c <__pow5mult>
 8005294:	ee08 0a10 	vmov	s16, r0
 8005298:	2101      	movs	r1, #1
 800529a:	4620      	mov	r0, r4
 800529c:	f000 fb1e 	bl	80058dc <__i2b>
 80052a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	4606      	mov	r6, r0
 80052a6:	f340 8088 	ble.w	80053ba <_dtoa_r+0x8c2>
 80052aa:	461a      	mov	r2, r3
 80052ac:	4601      	mov	r1, r0
 80052ae:	4620      	mov	r0, r4
 80052b0:	f000 fbd4 	bl	8005a5c <__pow5mult>
 80052b4:	9b06      	ldr	r3, [sp, #24]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	4606      	mov	r6, r0
 80052ba:	f340 8081 	ble.w	80053c0 <_dtoa_r+0x8c8>
 80052be:	f04f 0800 	mov.w	r8, #0
 80052c2:	6933      	ldr	r3, [r6, #16]
 80052c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80052c8:	6918      	ldr	r0, [r3, #16]
 80052ca:	f000 fab7 	bl	800583c <__hi0bits>
 80052ce:	f1c0 0020 	rsb	r0, r0, #32
 80052d2:	9b05      	ldr	r3, [sp, #20]
 80052d4:	4418      	add	r0, r3
 80052d6:	f010 001f 	ands.w	r0, r0, #31
 80052da:	f000 8092 	beq.w	8005402 <_dtoa_r+0x90a>
 80052de:	f1c0 0320 	rsb	r3, r0, #32
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	f340 808a 	ble.w	80053fc <_dtoa_r+0x904>
 80052e8:	f1c0 001c 	rsb	r0, r0, #28
 80052ec:	9b04      	ldr	r3, [sp, #16]
 80052ee:	4403      	add	r3, r0
 80052f0:	9304      	str	r3, [sp, #16]
 80052f2:	9b05      	ldr	r3, [sp, #20]
 80052f4:	4403      	add	r3, r0
 80052f6:	4405      	add	r5, r0
 80052f8:	9305      	str	r3, [sp, #20]
 80052fa:	9b04      	ldr	r3, [sp, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dd07      	ble.n	8005310 <_dtoa_r+0x818>
 8005300:	ee18 1a10 	vmov	r1, s16
 8005304:	461a      	mov	r2, r3
 8005306:	4620      	mov	r0, r4
 8005308:	f000 fc02 	bl	8005b10 <__lshift>
 800530c:	ee08 0a10 	vmov	s16, r0
 8005310:	9b05      	ldr	r3, [sp, #20]
 8005312:	2b00      	cmp	r3, #0
 8005314:	dd05      	ble.n	8005322 <_dtoa_r+0x82a>
 8005316:	4631      	mov	r1, r6
 8005318:	461a      	mov	r2, r3
 800531a:	4620      	mov	r0, r4
 800531c:	f000 fbf8 	bl	8005b10 <__lshift>
 8005320:	4606      	mov	r6, r0
 8005322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005324:	2b00      	cmp	r3, #0
 8005326:	d06e      	beq.n	8005406 <_dtoa_r+0x90e>
 8005328:	ee18 0a10 	vmov	r0, s16
 800532c:	4631      	mov	r1, r6
 800532e:	f000 fc5f 	bl	8005bf0 <__mcmp>
 8005332:	2800      	cmp	r0, #0
 8005334:	da67      	bge.n	8005406 <_dtoa_r+0x90e>
 8005336:	9b00      	ldr	r3, [sp, #0]
 8005338:	3b01      	subs	r3, #1
 800533a:	ee18 1a10 	vmov	r1, s16
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	220a      	movs	r2, #10
 8005342:	2300      	movs	r3, #0
 8005344:	4620      	mov	r0, r4
 8005346:	f000 fa33 	bl	80057b0 <__multadd>
 800534a:	9b08      	ldr	r3, [sp, #32]
 800534c:	ee08 0a10 	vmov	s16, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 81b1 	beq.w	80056b8 <_dtoa_r+0xbc0>
 8005356:	2300      	movs	r3, #0
 8005358:	4639      	mov	r1, r7
 800535a:	220a      	movs	r2, #10
 800535c:	4620      	mov	r0, r4
 800535e:	f000 fa27 	bl	80057b0 <__multadd>
 8005362:	9b02      	ldr	r3, [sp, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	4607      	mov	r7, r0
 8005368:	f300 808e 	bgt.w	8005488 <_dtoa_r+0x990>
 800536c:	9b06      	ldr	r3, [sp, #24]
 800536e:	2b02      	cmp	r3, #2
 8005370:	dc51      	bgt.n	8005416 <_dtoa_r+0x91e>
 8005372:	e089      	b.n	8005488 <_dtoa_r+0x990>
 8005374:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005376:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800537a:	e74b      	b.n	8005214 <_dtoa_r+0x71c>
 800537c:	9b03      	ldr	r3, [sp, #12]
 800537e:	1e5e      	subs	r6, r3, #1
 8005380:	9b07      	ldr	r3, [sp, #28]
 8005382:	42b3      	cmp	r3, r6
 8005384:	bfbf      	itttt	lt
 8005386:	9b07      	ldrlt	r3, [sp, #28]
 8005388:	9607      	strlt	r6, [sp, #28]
 800538a:	1af2      	sublt	r2, r6, r3
 800538c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800538e:	bfb6      	itet	lt
 8005390:	189b      	addlt	r3, r3, r2
 8005392:	1b9e      	subge	r6, r3, r6
 8005394:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005396:	9b03      	ldr	r3, [sp, #12]
 8005398:	bfb8      	it	lt
 800539a:	2600      	movlt	r6, #0
 800539c:	2b00      	cmp	r3, #0
 800539e:	bfb7      	itett	lt
 80053a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80053a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80053a8:	1a9d      	sublt	r5, r3, r2
 80053aa:	2300      	movlt	r3, #0
 80053ac:	e734      	b.n	8005218 <_dtoa_r+0x720>
 80053ae:	9e07      	ldr	r6, [sp, #28]
 80053b0:	9d04      	ldr	r5, [sp, #16]
 80053b2:	9f08      	ldr	r7, [sp, #32]
 80053b4:	e73b      	b.n	800522e <_dtoa_r+0x736>
 80053b6:	9a07      	ldr	r2, [sp, #28]
 80053b8:	e767      	b.n	800528a <_dtoa_r+0x792>
 80053ba:	9b06      	ldr	r3, [sp, #24]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	dc18      	bgt.n	80053f2 <_dtoa_r+0x8fa>
 80053c0:	f1ba 0f00 	cmp.w	sl, #0
 80053c4:	d115      	bne.n	80053f2 <_dtoa_r+0x8fa>
 80053c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80053ca:	b993      	cbnz	r3, 80053f2 <_dtoa_r+0x8fa>
 80053cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80053d0:	0d1b      	lsrs	r3, r3, #20
 80053d2:	051b      	lsls	r3, r3, #20
 80053d4:	b183      	cbz	r3, 80053f8 <_dtoa_r+0x900>
 80053d6:	9b04      	ldr	r3, [sp, #16]
 80053d8:	3301      	adds	r3, #1
 80053da:	9304      	str	r3, [sp, #16]
 80053dc:	9b05      	ldr	r3, [sp, #20]
 80053de:	3301      	adds	r3, #1
 80053e0:	9305      	str	r3, [sp, #20]
 80053e2:	f04f 0801 	mov.w	r8, #1
 80053e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f47f af6a 	bne.w	80052c2 <_dtoa_r+0x7ca>
 80053ee:	2001      	movs	r0, #1
 80053f0:	e76f      	b.n	80052d2 <_dtoa_r+0x7da>
 80053f2:	f04f 0800 	mov.w	r8, #0
 80053f6:	e7f6      	b.n	80053e6 <_dtoa_r+0x8ee>
 80053f8:	4698      	mov	r8, r3
 80053fa:	e7f4      	b.n	80053e6 <_dtoa_r+0x8ee>
 80053fc:	f43f af7d 	beq.w	80052fa <_dtoa_r+0x802>
 8005400:	4618      	mov	r0, r3
 8005402:	301c      	adds	r0, #28
 8005404:	e772      	b.n	80052ec <_dtoa_r+0x7f4>
 8005406:	9b03      	ldr	r3, [sp, #12]
 8005408:	2b00      	cmp	r3, #0
 800540a:	dc37      	bgt.n	800547c <_dtoa_r+0x984>
 800540c:	9b06      	ldr	r3, [sp, #24]
 800540e:	2b02      	cmp	r3, #2
 8005410:	dd34      	ble.n	800547c <_dtoa_r+0x984>
 8005412:	9b03      	ldr	r3, [sp, #12]
 8005414:	9302      	str	r3, [sp, #8]
 8005416:	9b02      	ldr	r3, [sp, #8]
 8005418:	b96b      	cbnz	r3, 8005436 <_dtoa_r+0x93e>
 800541a:	4631      	mov	r1, r6
 800541c:	2205      	movs	r2, #5
 800541e:	4620      	mov	r0, r4
 8005420:	f000 f9c6 	bl	80057b0 <__multadd>
 8005424:	4601      	mov	r1, r0
 8005426:	4606      	mov	r6, r0
 8005428:	ee18 0a10 	vmov	r0, s16
 800542c:	f000 fbe0 	bl	8005bf0 <__mcmp>
 8005430:	2800      	cmp	r0, #0
 8005432:	f73f adbb 	bgt.w	8004fac <_dtoa_r+0x4b4>
 8005436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005438:	9d01      	ldr	r5, [sp, #4]
 800543a:	43db      	mvns	r3, r3
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	f04f 0800 	mov.w	r8, #0
 8005442:	4631      	mov	r1, r6
 8005444:	4620      	mov	r0, r4
 8005446:	f000 f991 	bl	800576c <_Bfree>
 800544a:	2f00      	cmp	r7, #0
 800544c:	f43f aea4 	beq.w	8005198 <_dtoa_r+0x6a0>
 8005450:	f1b8 0f00 	cmp.w	r8, #0
 8005454:	d005      	beq.n	8005462 <_dtoa_r+0x96a>
 8005456:	45b8      	cmp	r8, r7
 8005458:	d003      	beq.n	8005462 <_dtoa_r+0x96a>
 800545a:	4641      	mov	r1, r8
 800545c:	4620      	mov	r0, r4
 800545e:	f000 f985 	bl	800576c <_Bfree>
 8005462:	4639      	mov	r1, r7
 8005464:	4620      	mov	r0, r4
 8005466:	f000 f981 	bl	800576c <_Bfree>
 800546a:	e695      	b.n	8005198 <_dtoa_r+0x6a0>
 800546c:	2600      	movs	r6, #0
 800546e:	4637      	mov	r7, r6
 8005470:	e7e1      	b.n	8005436 <_dtoa_r+0x93e>
 8005472:	9700      	str	r7, [sp, #0]
 8005474:	4637      	mov	r7, r6
 8005476:	e599      	b.n	8004fac <_dtoa_r+0x4b4>
 8005478:	40240000 	.word	0x40240000
 800547c:	9b08      	ldr	r3, [sp, #32]
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 80ca 	beq.w	8005618 <_dtoa_r+0xb20>
 8005484:	9b03      	ldr	r3, [sp, #12]
 8005486:	9302      	str	r3, [sp, #8]
 8005488:	2d00      	cmp	r5, #0
 800548a:	dd05      	ble.n	8005498 <_dtoa_r+0x9a0>
 800548c:	4639      	mov	r1, r7
 800548e:	462a      	mov	r2, r5
 8005490:	4620      	mov	r0, r4
 8005492:	f000 fb3d 	bl	8005b10 <__lshift>
 8005496:	4607      	mov	r7, r0
 8005498:	f1b8 0f00 	cmp.w	r8, #0
 800549c:	d05b      	beq.n	8005556 <_dtoa_r+0xa5e>
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4620      	mov	r0, r4
 80054a2:	f000 f923 	bl	80056ec <_Balloc>
 80054a6:	4605      	mov	r5, r0
 80054a8:	b928      	cbnz	r0, 80054b6 <_dtoa_r+0x9be>
 80054aa:	4b87      	ldr	r3, [pc, #540]	; (80056c8 <_dtoa_r+0xbd0>)
 80054ac:	4602      	mov	r2, r0
 80054ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80054b2:	f7ff bb3b 	b.w	8004b2c <_dtoa_r+0x34>
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	3202      	adds	r2, #2
 80054ba:	0092      	lsls	r2, r2, #2
 80054bc:	f107 010c 	add.w	r1, r7, #12
 80054c0:	300c      	adds	r0, #12
 80054c2:	f7fe fe0b 	bl	80040dc <memcpy>
 80054c6:	2201      	movs	r2, #1
 80054c8:	4629      	mov	r1, r5
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 fb20 	bl	8005b10 <__lshift>
 80054d0:	9b01      	ldr	r3, [sp, #4]
 80054d2:	f103 0901 	add.w	r9, r3, #1
 80054d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80054da:	4413      	add	r3, r2
 80054dc:	9305      	str	r3, [sp, #20]
 80054de:	f00a 0301 	and.w	r3, sl, #1
 80054e2:	46b8      	mov	r8, r7
 80054e4:	9304      	str	r3, [sp, #16]
 80054e6:	4607      	mov	r7, r0
 80054e8:	4631      	mov	r1, r6
 80054ea:	ee18 0a10 	vmov	r0, s16
 80054ee:	f7ff fa75 	bl	80049dc <quorem>
 80054f2:	4641      	mov	r1, r8
 80054f4:	9002      	str	r0, [sp, #8]
 80054f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80054fa:	ee18 0a10 	vmov	r0, s16
 80054fe:	f000 fb77 	bl	8005bf0 <__mcmp>
 8005502:	463a      	mov	r2, r7
 8005504:	9003      	str	r0, [sp, #12]
 8005506:	4631      	mov	r1, r6
 8005508:	4620      	mov	r0, r4
 800550a:	f000 fb8d 	bl	8005c28 <__mdiff>
 800550e:	68c2      	ldr	r2, [r0, #12]
 8005510:	f109 3bff 	add.w	fp, r9, #4294967295
 8005514:	4605      	mov	r5, r0
 8005516:	bb02      	cbnz	r2, 800555a <_dtoa_r+0xa62>
 8005518:	4601      	mov	r1, r0
 800551a:	ee18 0a10 	vmov	r0, s16
 800551e:	f000 fb67 	bl	8005bf0 <__mcmp>
 8005522:	4602      	mov	r2, r0
 8005524:	4629      	mov	r1, r5
 8005526:	4620      	mov	r0, r4
 8005528:	9207      	str	r2, [sp, #28]
 800552a:	f000 f91f 	bl	800576c <_Bfree>
 800552e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005532:	ea43 0102 	orr.w	r1, r3, r2
 8005536:	9b04      	ldr	r3, [sp, #16]
 8005538:	430b      	orrs	r3, r1
 800553a:	464d      	mov	r5, r9
 800553c:	d10f      	bne.n	800555e <_dtoa_r+0xa66>
 800553e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005542:	d02a      	beq.n	800559a <_dtoa_r+0xaa2>
 8005544:	9b03      	ldr	r3, [sp, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	dd02      	ble.n	8005550 <_dtoa_r+0xa58>
 800554a:	9b02      	ldr	r3, [sp, #8]
 800554c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005550:	f88b a000 	strb.w	sl, [fp]
 8005554:	e775      	b.n	8005442 <_dtoa_r+0x94a>
 8005556:	4638      	mov	r0, r7
 8005558:	e7ba      	b.n	80054d0 <_dtoa_r+0x9d8>
 800555a:	2201      	movs	r2, #1
 800555c:	e7e2      	b.n	8005524 <_dtoa_r+0xa2c>
 800555e:	9b03      	ldr	r3, [sp, #12]
 8005560:	2b00      	cmp	r3, #0
 8005562:	db04      	blt.n	800556e <_dtoa_r+0xa76>
 8005564:	9906      	ldr	r1, [sp, #24]
 8005566:	430b      	orrs	r3, r1
 8005568:	9904      	ldr	r1, [sp, #16]
 800556a:	430b      	orrs	r3, r1
 800556c:	d122      	bne.n	80055b4 <_dtoa_r+0xabc>
 800556e:	2a00      	cmp	r2, #0
 8005570:	ddee      	ble.n	8005550 <_dtoa_r+0xa58>
 8005572:	ee18 1a10 	vmov	r1, s16
 8005576:	2201      	movs	r2, #1
 8005578:	4620      	mov	r0, r4
 800557a:	f000 fac9 	bl	8005b10 <__lshift>
 800557e:	4631      	mov	r1, r6
 8005580:	ee08 0a10 	vmov	s16, r0
 8005584:	f000 fb34 	bl	8005bf0 <__mcmp>
 8005588:	2800      	cmp	r0, #0
 800558a:	dc03      	bgt.n	8005594 <_dtoa_r+0xa9c>
 800558c:	d1e0      	bne.n	8005550 <_dtoa_r+0xa58>
 800558e:	f01a 0f01 	tst.w	sl, #1
 8005592:	d0dd      	beq.n	8005550 <_dtoa_r+0xa58>
 8005594:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005598:	d1d7      	bne.n	800554a <_dtoa_r+0xa52>
 800559a:	2339      	movs	r3, #57	; 0x39
 800559c:	f88b 3000 	strb.w	r3, [fp]
 80055a0:	462b      	mov	r3, r5
 80055a2:	461d      	mov	r5, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80055aa:	2a39      	cmp	r2, #57	; 0x39
 80055ac:	d071      	beq.n	8005692 <_dtoa_r+0xb9a>
 80055ae:	3201      	adds	r2, #1
 80055b0:	701a      	strb	r2, [r3, #0]
 80055b2:	e746      	b.n	8005442 <_dtoa_r+0x94a>
 80055b4:	2a00      	cmp	r2, #0
 80055b6:	dd07      	ble.n	80055c8 <_dtoa_r+0xad0>
 80055b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80055bc:	d0ed      	beq.n	800559a <_dtoa_r+0xaa2>
 80055be:	f10a 0301 	add.w	r3, sl, #1
 80055c2:	f88b 3000 	strb.w	r3, [fp]
 80055c6:	e73c      	b.n	8005442 <_dtoa_r+0x94a>
 80055c8:	9b05      	ldr	r3, [sp, #20]
 80055ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80055ce:	4599      	cmp	r9, r3
 80055d0:	d047      	beq.n	8005662 <_dtoa_r+0xb6a>
 80055d2:	ee18 1a10 	vmov	r1, s16
 80055d6:	2300      	movs	r3, #0
 80055d8:	220a      	movs	r2, #10
 80055da:	4620      	mov	r0, r4
 80055dc:	f000 f8e8 	bl	80057b0 <__multadd>
 80055e0:	45b8      	cmp	r8, r7
 80055e2:	ee08 0a10 	vmov	s16, r0
 80055e6:	f04f 0300 	mov.w	r3, #0
 80055ea:	f04f 020a 	mov.w	r2, #10
 80055ee:	4641      	mov	r1, r8
 80055f0:	4620      	mov	r0, r4
 80055f2:	d106      	bne.n	8005602 <_dtoa_r+0xb0a>
 80055f4:	f000 f8dc 	bl	80057b0 <__multadd>
 80055f8:	4680      	mov	r8, r0
 80055fa:	4607      	mov	r7, r0
 80055fc:	f109 0901 	add.w	r9, r9, #1
 8005600:	e772      	b.n	80054e8 <_dtoa_r+0x9f0>
 8005602:	f000 f8d5 	bl	80057b0 <__multadd>
 8005606:	4639      	mov	r1, r7
 8005608:	4680      	mov	r8, r0
 800560a:	2300      	movs	r3, #0
 800560c:	220a      	movs	r2, #10
 800560e:	4620      	mov	r0, r4
 8005610:	f000 f8ce 	bl	80057b0 <__multadd>
 8005614:	4607      	mov	r7, r0
 8005616:	e7f1      	b.n	80055fc <_dtoa_r+0xb04>
 8005618:	9b03      	ldr	r3, [sp, #12]
 800561a:	9302      	str	r3, [sp, #8]
 800561c:	9d01      	ldr	r5, [sp, #4]
 800561e:	ee18 0a10 	vmov	r0, s16
 8005622:	4631      	mov	r1, r6
 8005624:	f7ff f9da 	bl	80049dc <quorem>
 8005628:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800562c:	9b01      	ldr	r3, [sp, #4]
 800562e:	f805 ab01 	strb.w	sl, [r5], #1
 8005632:	1aea      	subs	r2, r5, r3
 8005634:	9b02      	ldr	r3, [sp, #8]
 8005636:	4293      	cmp	r3, r2
 8005638:	dd09      	ble.n	800564e <_dtoa_r+0xb56>
 800563a:	ee18 1a10 	vmov	r1, s16
 800563e:	2300      	movs	r3, #0
 8005640:	220a      	movs	r2, #10
 8005642:	4620      	mov	r0, r4
 8005644:	f000 f8b4 	bl	80057b0 <__multadd>
 8005648:	ee08 0a10 	vmov	s16, r0
 800564c:	e7e7      	b.n	800561e <_dtoa_r+0xb26>
 800564e:	9b02      	ldr	r3, [sp, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	bfc8      	it	gt
 8005654:	461d      	movgt	r5, r3
 8005656:	9b01      	ldr	r3, [sp, #4]
 8005658:	bfd8      	it	le
 800565a:	2501      	movle	r5, #1
 800565c:	441d      	add	r5, r3
 800565e:	f04f 0800 	mov.w	r8, #0
 8005662:	ee18 1a10 	vmov	r1, s16
 8005666:	2201      	movs	r2, #1
 8005668:	4620      	mov	r0, r4
 800566a:	f000 fa51 	bl	8005b10 <__lshift>
 800566e:	4631      	mov	r1, r6
 8005670:	ee08 0a10 	vmov	s16, r0
 8005674:	f000 fabc 	bl	8005bf0 <__mcmp>
 8005678:	2800      	cmp	r0, #0
 800567a:	dc91      	bgt.n	80055a0 <_dtoa_r+0xaa8>
 800567c:	d102      	bne.n	8005684 <_dtoa_r+0xb8c>
 800567e:	f01a 0f01 	tst.w	sl, #1
 8005682:	d18d      	bne.n	80055a0 <_dtoa_r+0xaa8>
 8005684:	462b      	mov	r3, r5
 8005686:	461d      	mov	r5, r3
 8005688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800568c:	2a30      	cmp	r2, #48	; 0x30
 800568e:	d0fa      	beq.n	8005686 <_dtoa_r+0xb8e>
 8005690:	e6d7      	b.n	8005442 <_dtoa_r+0x94a>
 8005692:	9a01      	ldr	r2, [sp, #4]
 8005694:	429a      	cmp	r2, r3
 8005696:	d184      	bne.n	80055a2 <_dtoa_r+0xaaa>
 8005698:	9b00      	ldr	r3, [sp, #0]
 800569a:	3301      	adds	r3, #1
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	2331      	movs	r3, #49	; 0x31
 80056a0:	7013      	strb	r3, [r2, #0]
 80056a2:	e6ce      	b.n	8005442 <_dtoa_r+0x94a>
 80056a4:	4b09      	ldr	r3, [pc, #36]	; (80056cc <_dtoa_r+0xbd4>)
 80056a6:	f7ff ba95 	b.w	8004bd4 <_dtoa_r+0xdc>
 80056aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f47f aa6e 	bne.w	8004b8e <_dtoa_r+0x96>
 80056b2:	4b07      	ldr	r3, [pc, #28]	; (80056d0 <_dtoa_r+0xbd8>)
 80056b4:	f7ff ba8e 	b.w	8004bd4 <_dtoa_r+0xdc>
 80056b8:	9b02      	ldr	r3, [sp, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	dcae      	bgt.n	800561c <_dtoa_r+0xb24>
 80056be:	9b06      	ldr	r3, [sp, #24]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	f73f aea8 	bgt.w	8005416 <_dtoa_r+0x91e>
 80056c6:	e7a9      	b.n	800561c <_dtoa_r+0xb24>
 80056c8:	08006e3b 	.word	0x08006e3b
 80056cc:	08006d98 	.word	0x08006d98
 80056d0:	08006dbc 	.word	0x08006dbc

080056d4 <_localeconv_r>:
 80056d4:	4800      	ldr	r0, [pc, #0]	; (80056d8 <_localeconv_r+0x4>)
 80056d6:	4770      	bx	lr
 80056d8:	20000160 	.word	0x20000160

080056dc <malloc>:
 80056dc:	4b02      	ldr	r3, [pc, #8]	; (80056e8 <malloc+0xc>)
 80056de:	4601      	mov	r1, r0
 80056e0:	6818      	ldr	r0, [r3, #0]
 80056e2:	f000 bc09 	b.w	8005ef8 <_malloc_r>
 80056e6:	bf00      	nop
 80056e8:	2000000c 	.word	0x2000000c

080056ec <_Balloc>:
 80056ec:	b570      	push	{r4, r5, r6, lr}
 80056ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80056f0:	4604      	mov	r4, r0
 80056f2:	460d      	mov	r5, r1
 80056f4:	b976      	cbnz	r6, 8005714 <_Balloc+0x28>
 80056f6:	2010      	movs	r0, #16
 80056f8:	f7ff fff0 	bl	80056dc <malloc>
 80056fc:	4602      	mov	r2, r0
 80056fe:	6260      	str	r0, [r4, #36]	; 0x24
 8005700:	b920      	cbnz	r0, 800570c <_Balloc+0x20>
 8005702:	4b18      	ldr	r3, [pc, #96]	; (8005764 <_Balloc+0x78>)
 8005704:	4818      	ldr	r0, [pc, #96]	; (8005768 <_Balloc+0x7c>)
 8005706:	2166      	movs	r1, #102	; 0x66
 8005708:	f000 fc7a 	bl	8006000 <__assert_func>
 800570c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005710:	6006      	str	r6, [r0, #0]
 8005712:	60c6      	str	r6, [r0, #12]
 8005714:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005716:	68f3      	ldr	r3, [r6, #12]
 8005718:	b183      	cbz	r3, 800573c <_Balloc+0x50>
 800571a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005722:	b9b8      	cbnz	r0, 8005754 <_Balloc+0x68>
 8005724:	2101      	movs	r1, #1
 8005726:	fa01 f605 	lsl.w	r6, r1, r5
 800572a:	1d72      	adds	r2, r6, #5
 800572c:	0092      	lsls	r2, r2, #2
 800572e:	4620      	mov	r0, r4
 8005730:	f000 fb60 	bl	8005df4 <_calloc_r>
 8005734:	b160      	cbz	r0, 8005750 <_Balloc+0x64>
 8005736:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800573a:	e00e      	b.n	800575a <_Balloc+0x6e>
 800573c:	2221      	movs	r2, #33	; 0x21
 800573e:	2104      	movs	r1, #4
 8005740:	4620      	mov	r0, r4
 8005742:	f000 fb57 	bl	8005df4 <_calloc_r>
 8005746:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005748:	60f0      	str	r0, [r6, #12]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1e4      	bne.n	800571a <_Balloc+0x2e>
 8005750:	2000      	movs	r0, #0
 8005752:	bd70      	pop	{r4, r5, r6, pc}
 8005754:	6802      	ldr	r2, [r0, #0]
 8005756:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800575a:	2300      	movs	r3, #0
 800575c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005760:	e7f7      	b.n	8005752 <_Balloc+0x66>
 8005762:	bf00      	nop
 8005764:	08006dc9 	.word	0x08006dc9
 8005768:	08006e4c 	.word	0x08006e4c

0800576c <_Bfree>:
 800576c:	b570      	push	{r4, r5, r6, lr}
 800576e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005770:	4605      	mov	r5, r0
 8005772:	460c      	mov	r4, r1
 8005774:	b976      	cbnz	r6, 8005794 <_Bfree+0x28>
 8005776:	2010      	movs	r0, #16
 8005778:	f7ff ffb0 	bl	80056dc <malloc>
 800577c:	4602      	mov	r2, r0
 800577e:	6268      	str	r0, [r5, #36]	; 0x24
 8005780:	b920      	cbnz	r0, 800578c <_Bfree+0x20>
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <_Bfree+0x3c>)
 8005784:	4809      	ldr	r0, [pc, #36]	; (80057ac <_Bfree+0x40>)
 8005786:	218a      	movs	r1, #138	; 0x8a
 8005788:	f000 fc3a 	bl	8006000 <__assert_func>
 800578c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005790:	6006      	str	r6, [r0, #0]
 8005792:	60c6      	str	r6, [r0, #12]
 8005794:	b13c      	cbz	r4, 80057a6 <_Bfree+0x3a>
 8005796:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005798:	6862      	ldr	r2, [r4, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057a0:	6021      	str	r1, [r4, #0]
 80057a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80057a6:	bd70      	pop	{r4, r5, r6, pc}
 80057a8:	08006dc9 	.word	0x08006dc9
 80057ac:	08006e4c 	.word	0x08006e4c

080057b0 <__multadd>:
 80057b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b4:	690d      	ldr	r5, [r1, #16]
 80057b6:	4607      	mov	r7, r0
 80057b8:	460c      	mov	r4, r1
 80057ba:	461e      	mov	r6, r3
 80057bc:	f101 0c14 	add.w	ip, r1, #20
 80057c0:	2000      	movs	r0, #0
 80057c2:	f8dc 3000 	ldr.w	r3, [ip]
 80057c6:	b299      	uxth	r1, r3
 80057c8:	fb02 6101 	mla	r1, r2, r1, r6
 80057cc:	0c1e      	lsrs	r6, r3, #16
 80057ce:	0c0b      	lsrs	r3, r1, #16
 80057d0:	fb02 3306 	mla	r3, r2, r6, r3
 80057d4:	b289      	uxth	r1, r1
 80057d6:	3001      	adds	r0, #1
 80057d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80057dc:	4285      	cmp	r5, r0
 80057de:	f84c 1b04 	str.w	r1, [ip], #4
 80057e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80057e6:	dcec      	bgt.n	80057c2 <__multadd+0x12>
 80057e8:	b30e      	cbz	r6, 800582e <__multadd+0x7e>
 80057ea:	68a3      	ldr	r3, [r4, #8]
 80057ec:	42ab      	cmp	r3, r5
 80057ee:	dc19      	bgt.n	8005824 <__multadd+0x74>
 80057f0:	6861      	ldr	r1, [r4, #4]
 80057f2:	4638      	mov	r0, r7
 80057f4:	3101      	adds	r1, #1
 80057f6:	f7ff ff79 	bl	80056ec <_Balloc>
 80057fa:	4680      	mov	r8, r0
 80057fc:	b928      	cbnz	r0, 800580a <__multadd+0x5a>
 80057fe:	4602      	mov	r2, r0
 8005800:	4b0c      	ldr	r3, [pc, #48]	; (8005834 <__multadd+0x84>)
 8005802:	480d      	ldr	r0, [pc, #52]	; (8005838 <__multadd+0x88>)
 8005804:	21b5      	movs	r1, #181	; 0xb5
 8005806:	f000 fbfb 	bl	8006000 <__assert_func>
 800580a:	6922      	ldr	r2, [r4, #16]
 800580c:	3202      	adds	r2, #2
 800580e:	f104 010c 	add.w	r1, r4, #12
 8005812:	0092      	lsls	r2, r2, #2
 8005814:	300c      	adds	r0, #12
 8005816:	f7fe fc61 	bl	80040dc <memcpy>
 800581a:	4621      	mov	r1, r4
 800581c:	4638      	mov	r0, r7
 800581e:	f7ff ffa5 	bl	800576c <_Bfree>
 8005822:	4644      	mov	r4, r8
 8005824:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005828:	3501      	adds	r5, #1
 800582a:	615e      	str	r6, [r3, #20]
 800582c:	6125      	str	r5, [r4, #16]
 800582e:	4620      	mov	r0, r4
 8005830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005834:	08006e3b 	.word	0x08006e3b
 8005838:	08006e4c 	.word	0x08006e4c

0800583c <__hi0bits>:
 800583c:	0c03      	lsrs	r3, r0, #16
 800583e:	041b      	lsls	r3, r3, #16
 8005840:	b9d3      	cbnz	r3, 8005878 <__hi0bits+0x3c>
 8005842:	0400      	lsls	r0, r0, #16
 8005844:	2310      	movs	r3, #16
 8005846:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800584a:	bf04      	itt	eq
 800584c:	0200      	lsleq	r0, r0, #8
 800584e:	3308      	addeq	r3, #8
 8005850:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005854:	bf04      	itt	eq
 8005856:	0100      	lsleq	r0, r0, #4
 8005858:	3304      	addeq	r3, #4
 800585a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800585e:	bf04      	itt	eq
 8005860:	0080      	lsleq	r0, r0, #2
 8005862:	3302      	addeq	r3, #2
 8005864:	2800      	cmp	r0, #0
 8005866:	db05      	blt.n	8005874 <__hi0bits+0x38>
 8005868:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800586c:	f103 0301 	add.w	r3, r3, #1
 8005870:	bf08      	it	eq
 8005872:	2320      	moveq	r3, #32
 8005874:	4618      	mov	r0, r3
 8005876:	4770      	bx	lr
 8005878:	2300      	movs	r3, #0
 800587a:	e7e4      	b.n	8005846 <__hi0bits+0xa>

0800587c <__lo0bits>:
 800587c:	6803      	ldr	r3, [r0, #0]
 800587e:	f013 0207 	ands.w	r2, r3, #7
 8005882:	4601      	mov	r1, r0
 8005884:	d00b      	beq.n	800589e <__lo0bits+0x22>
 8005886:	07da      	lsls	r2, r3, #31
 8005888:	d423      	bmi.n	80058d2 <__lo0bits+0x56>
 800588a:	0798      	lsls	r0, r3, #30
 800588c:	bf49      	itett	mi
 800588e:	085b      	lsrmi	r3, r3, #1
 8005890:	089b      	lsrpl	r3, r3, #2
 8005892:	2001      	movmi	r0, #1
 8005894:	600b      	strmi	r3, [r1, #0]
 8005896:	bf5c      	itt	pl
 8005898:	600b      	strpl	r3, [r1, #0]
 800589a:	2002      	movpl	r0, #2
 800589c:	4770      	bx	lr
 800589e:	b298      	uxth	r0, r3
 80058a0:	b9a8      	cbnz	r0, 80058ce <__lo0bits+0x52>
 80058a2:	0c1b      	lsrs	r3, r3, #16
 80058a4:	2010      	movs	r0, #16
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	b90a      	cbnz	r2, 80058ae <__lo0bits+0x32>
 80058aa:	3008      	adds	r0, #8
 80058ac:	0a1b      	lsrs	r3, r3, #8
 80058ae:	071a      	lsls	r2, r3, #28
 80058b0:	bf04      	itt	eq
 80058b2:	091b      	lsreq	r3, r3, #4
 80058b4:	3004      	addeq	r0, #4
 80058b6:	079a      	lsls	r2, r3, #30
 80058b8:	bf04      	itt	eq
 80058ba:	089b      	lsreq	r3, r3, #2
 80058bc:	3002      	addeq	r0, #2
 80058be:	07da      	lsls	r2, r3, #31
 80058c0:	d403      	bmi.n	80058ca <__lo0bits+0x4e>
 80058c2:	085b      	lsrs	r3, r3, #1
 80058c4:	f100 0001 	add.w	r0, r0, #1
 80058c8:	d005      	beq.n	80058d6 <__lo0bits+0x5a>
 80058ca:	600b      	str	r3, [r1, #0]
 80058cc:	4770      	bx	lr
 80058ce:	4610      	mov	r0, r2
 80058d0:	e7e9      	b.n	80058a6 <__lo0bits+0x2a>
 80058d2:	2000      	movs	r0, #0
 80058d4:	4770      	bx	lr
 80058d6:	2020      	movs	r0, #32
 80058d8:	4770      	bx	lr
	...

080058dc <__i2b>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	460c      	mov	r4, r1
 80058e0:	2101      	movs	r1, #1
 80058e2:	f7ff ff03 	bl	80056ec <_Balloc>
 80058e6:	4602      	mov	r2, r0
 80058e8:	b928      	cbnz	r0, 80058f6 <__i2b+0x1a>
 80058ea:	4b05      	ldr	r3, [pc, #20]	; (8005900 <__i2b+0x24>)
 80058ec:	4805      	ldr	r0, [pc, #20]	; (8005904 <__i2b+0x28>)
 80058ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80058f2:	f000 fb85 	bl	8006000 <__assert_func>
 80058f6:	2301      	movs	r3, #1
 80058f8:	6144      	str	r4, [r0, #20]
 80058fa:	6103      	str	r3, [r0, #16]
 80058fc:	bd10      	pop	{r4, pc}
 80058fe:	bf00      	nop
 8005900:	08006e3b 	.word	0x08006e3b
 8005904:	08006e4c 	.word	0x08006e4c

08005908 <__multiply>:
 8005908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800590c:	4691      	mov	r9, r2
 800590e:	690a      	ldr	r2, [r1, #16]
 8005910:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005914:	429a      	cmp	r2, r3
 8005916:	bfb8      	it	lt
 8005918:	460b      	movlt	r3, r1
 800591a:	460c      	mov	r4, r1
 800591c:	bfbc      	itt	lt
 800591e:	464c      	movlt	r4, r9
 8005920:	4699      	movlt	r9, r3
 8005922:	6927      	ldr	r7, [r4, #16]
 8005924:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005928:	68a3      	ldr	r3, [r4, #8]
 800592a:	6861      	ldr	r1, [r4, #4]
 800592c:	eb07 060a 	add.w	r6, r7, sl
 8005930:	42b3      	cmp	r3, r6
 8005932:	b085      	sub	sp, #20
 8005934:	bfb8      	it	lt
 8005936:	3101      	addlt	r1, #1
 8005938:	f7ff fed8 	bl	80056ec <_Balloc>
 800593c:	b930      	cbnz	r0, 800594c <__multiply+0x44>
 800593e:	4602      	mov	r2, r0
 8005940:	4b44      	ldr	r3, [pc, #272]	; (8005a54 <__multiply+0x14c>)
 8005942:	4845      	ldr	r0, [pc, #276]	; (8005a58 <__multiply+0x150>)
 8005944:	f240 115d 	movw	r1, #349	; 0x15d
 8005948:	f000 fb5a 	bl	8006000 <__assert_func>
 800594c:	f100 0514 	add.w	r5, r0, #20
 8005950:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005954:	462b      	mov	r3, r5
 8005956:	2200      	movs	r2, #0
 8005958:	4543      	cmp	r3, r8
 800595a:	d321      	bcc.n	80059a0 <__multiply+0x98>
 800595c:	f104 0314 	add.w	r3, r4, #20
 8005960:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005964:	f109 0314 	add.w	r3, r9, #20
 8005968:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800596c:	9202      	str	r2, [sp, #8]
 800596e:	1b3a      	subs	r2, r7, r4
 8005970:	3a15      	subs	r2, #21
 8005972:	f022 0203 	bic.w	r2, r2, #3
 8005976:	3204      	adds	r2, #4
 8005978:	f104 0115 	add.w	r1, r4, #21
 800597c:	428f      	cmp	r7, r1
 800597e:	bf38      	it	cc
 8005980:	2204      	movcc	r2, #4
 8005982:	9201      	str	r2, [sp, #4]
 8005984:	9a02      	ldr	r2, [sp, #8]
 8005986:	9303      	str	r3, [sp, #12]
 8005988:	429a      	cmp	r2, r3
 800598a:	d80c      	bhi.n	80059a6 <__multiply+0x9e>
 800598c:	2e00      	cmp	r6, #0
 800598e:	dd03      	ble.n	8005998 <__multiply+0x90>
 8005990:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005994:	2b00      	cmp	r3, #0
 8005996:	d05a      	beq.n	8005a4e <__multiply+0x146>
 8005998:	6106      	str	r6, [r0, #16]
 800599a:	b005      	add	sp, #20
 800599c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a0:	f843 2b04 	str.w	r2, [r3], #4
 80059a4:	e7d8      	b.n	8005958 <__multiply+0x50>
 80059a6:	f8b3 a000 	ldrh.w	sl, [r3]
 80059aa:	f1ba 0f00 	cmp.w	sl, #0
 80059ae:	d024      	beq.n	80059fa <__multiply+0xf2>
 80059b0:	f104 0e14 	add.w	lr, r4, #20
 80059b4:	46a9      	mov	r9, r5
 80059b6:	f04f 0c00 	mov.w	ip, #0
 80059ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 80059be:	f8d9 1000 	ldr.w	r1, [r9]
 80059c2:	fa1f fb82 	uxth.w	fp, r2
 80059c6:	b289      	uxth	r1, r1
 80059c8:	fb0a 110b 	mla	r1, sl, fp, r1
 80059cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80059d0:	f8d9 2000 	ldr.w	r2, [r9]
 80059d4:	4461      	add	r1, ip
 80059d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80059da:	fb0a c20b 	mla	r2, sl, fp, ip
 80059de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80059e2:	b289      	uxth	r1, r1
 80059e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80059e8:	4577      	cmp	r7, lr
 80059ea:	f849 1b04 	str.w	r1, [r9], #4
 80059ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80059f2:	d8e2      	bhi.n	80059ba <__multiply+0xb2>
 80059f4:	9a01      	ldr	r2, [sp, #4]
 80059f6:	f845 c002 	str.w	ip, [r5, r2]
 80059fa:	9a03      	ldr	r2, [sp, #12]
 80059fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005a00:	3304      	adds	r3, #4
 8005a02:	f1b9 0f00 	cmp.w	r9, #0
 8005a06:	d020      	beq.n	8005a4a <__multiply+0x142>
 8005a08:	6829      	ldr	r1, [r5, #0]
 8005a0a:	f104 0c14 	add.w	ip, r4, #20
 8005a0e:	46ae      	mov	lr, r5
 8005a10:	f04f 0a00 	mov.w	sl, #0
 8005a14:	f8bc b000 	ldrh.w	fp, [ip]
 8005a18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005a1c:	fb09 220b 	mla	r2, r9, fp, r2
 8005a20:	4492      	add	sl, r2
 8005a22:	b289      	uxth	r1, r1
 8005a24:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005a28:	f84e 1b04 	str.w	r1, [lr], #4
 8005a2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005a30:	f8be 1000 	ldrh.w	r1, [lr]
 8005a34:	0c12      	lsrs	r2, r2, #16
 8005a36:	fb09 1102 	mla	r1, r9, r2, r1
 8005a3a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005a3e:	4567      	cmp	r7, ip
 8005a40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005a44:	d8e6      	bhi.n	8005a14 <__multiply+0x10c>
 8005a46:	9a01      	ldr	r2, [sp, #4]
 8005a48:	50a9      	str	r1, [r5, r2]
 8005a4a:	3504      	adds	r5, #4
 8005a4c:	e79a      	b.n	8005984 <__multiply+0x7c>
 8005a4e:	3e01      	subs	r6, #1
 8005a50:	e79c      	b.n	800598c <__multiply+0x84>
 8005a52:	bf00      	nop
 8005a54:	08006e3b 	.word	0x08006e3b
 8005a58:	08006e4c 	.word	0x08006e4c

08005a5c <__pow5mult>:
 8005a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a60:	4615      	mov	r5, r2
 8005a62:	f012 0203 	ands.w	r2, r2, #3
 8005a66:	4606      	mov	r6, r0
 8005a68:	460f      	mov	r7, r1
 8005a6a:	d007      	beq.n	8005a7c <__pow5mult+0x20>
 8005a6c:	4c25      	ldr	r4, [pc, #148]	; (8005b04 <__pow5mult+0xa8>)
 8005a6e:	3a01      	subs	r2, #1
 8005a70:	2300      	movs	r3, #0
 8005a72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005a76:	f7ff fe9b 	bl	80057b0 <__multadd>
 8005a7a:	4607      	mov	r7, r0
 8005a7c:	10ad      	asrs	r5, r5, #2
 8005a7e:	d03d      	beq.n	8005afc <__pow5mult+0xa0>
 8005a80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005a82:	b97c      	cbnz	r4, 8005aa4 <__pow5mult+0x48>
 8005a84:	2010      	movs	r0, #16
 8005a86:	f7ff fe29 	bl	80056dc <malloc>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	6270      	str	r0, [r6, #36]	; 0x24
 8005a8e:	b928      	cbnz	r0, 8005a9c <__pow5mult+0x40>
 8005a90:	4b1d      	ldr	r3, [pc, #116]	; (8005b08 <__pow5mult+0xac>)
 8005a92:	481e      	ldr	r0, [pc, #120]	; (8005b0c <__pow5mult+0xb0>)
 8005a94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005a98:	f000 fab2 	bl	8006000 <__assert_func>
 8005a9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005aa0:	6004      	str	r4, [r0, #0]
 8005aa2:	60c4      	str	r4, [r0, #12]
 8005aa4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005aa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005aac:	b94c      	cbnz	r4, 8005ac2 <__pow5mult+0x66>
 8005aae:	f240 2171 	movw	r1, #625	; 0x271
 8005ab2:	4630      	mov	r0, r6
 8005ab4:	f7ff ff12 	bl	80058dc <__i2b>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f8c8 0008 	str.w	r0, [r8, #8]
 8005abe:	4604      	mov	r4, r0
 8005ac0:	6003      	str	r3, [r0, #0]
 8005ac2:	f04f 0900 	mov.w	r9, #0
 8005ac6:	07eb      	lsls	r3, r5, #31
 8005ac8:	d50a      	bpl.n	8005ae0 <__pow5mult+0x84>
 8005aca:	4639      	mov	r1, r7
 8005acc:	4622      	mov	r2, r4
 8005ace:	4630      	mov	r0, r6
 8005ad0:	f7ff ff1a 	bl	8005908 <__multiply>
 8005ad4:	4639      	mov	r1, r7
 8005ad6:	4680      	mov	r8, r0
 8005ad8:	4630      	mov	r0, r6
 8005ada:	f7ff fe47 	bl	800576c <_Bfree>
 8005ade:	4647      	mov	r7, r8
 8005ae0:	106d      	asrs	r5, r5, #1
 8005ae2:	d00b      	beq.n	8005afc <__pow5mult+0xa0>
 8005ae4:	6820      	ldr	r0, [r4, #0]
 8005ae6:	b938      	cbnz	r0, 8005af8 <__pow5mult+0x9c>
 8005ae8:	4622      	mov	r2, r4
 8005aea:	4621      	mov	r1, r4
 8005aec:	4630      	mov	r0, r6
 8005aee:	f7ff ff0b 	bl	8005908 <__multiply>
 8005af2:	6020      	str	r0, [r4, #0]
 8005af4:	f8c0 9000 	str.w	r9, [r0]
 8005af8:	4604      	mov	r4, r0
 8005afa:	e7e4      	b.n	8005ac6 <__pow5mult+0x6a>
 8005afc:	4638      	mov	r0, r7
 8005afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b02:	bf00      	nop
 8005b04:	08006f98 	.word	0x08006f98
 8005b08:	08006dc9 	.word	0x08006dc9
 8005b0c:	08006e4c 	.word	0x08006e4c

08005b10 <__lshift>:
 8005b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b14:	460c      	mov	r4, r1
 8005b16:	6849      	ldr	r1, [r1, #4]
 8005b18:	6923      	ldr	r3, [r4, #16]
 8005b1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005b1e:	68a3      	ldr	r3, [r4, #8]
 8005b20:	4607      	mov	r7, r0
 8005b22:	4691      	mov	r9, r2
 8005b24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005b28:	f108 0601 	add.w	r6, r8, #1
 8005b2c:	42b3      	cmp	r3, r6
 8005b2e:	db0b      	blt.n	8005b48 <__lshift+0x38>
 8005b30:	4638      	mov	r0, r7
 8005b32:	f7ff fddb 	bl	80056ec <_Balloc>
 8005b36:	4605      	mov	r5, r0
 8005b38:	b948      	cbnz	r0, 8005b4e <__lshift+0x3e>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	4b2a      	ldr	r3, [pc, #168]	; (8005be8 <__lshift+0xd8>)
 8005b3e:	482b      	ldr	r0, [pc, #172]	; (8005bec <__lshift+0xdc>)
 8005b40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005b44:	f000 fa5c 	bl	8006000 <__assert_func>
 8005b48:	3101      	adds	r1, #1
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	e7ee      	b.n	8005b2c <__lshift+0x1c>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	f100 0114 	add.w	r1, r0, #20
 8005b54:	f100 0210 	add.w	r2, r0, #16
 8005b58:	4618      	mov	r0, r3
 8005b5a:	4553      	cmp	r3, sl
 8005b5c:	db37      	blt.n	8005bce <__lshift+0xbe>
 8005b5e:	6920      	ldr	r0, [r4, #16]
 8005b60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005b64:	f104 0314 	add.w	r3, r4, #20
 8005b68:	f019 091f 	ands.w	r9, r9, #31
 8005b6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005b70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005b74:	d02f      	beq.n	8005bd6 <__lshift+0xc6>
 8005b76:	f1c9 0e20 	rsb	lr, r9, #32
 8005b7a:	468a      	mov	sl, r1
 8005b7c:	f04f 0c00 	mov.w	ip, #0
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	fa02 f209 	lsl.w	r2, r2, r9
 8005b86:	ea42 020c 	orr.w	r2, r2, ip
 8005b8a:	f84a 2b04 	str.w	r2, [sl], #4
 8005b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b92:	4298      	cmp	r0, r3
 8005b94:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005b98:	d8f2      	bhi.n	8005b80 <__lshift+0x70>
 8005b9a:	1b03      	subs	r3, r0, r4
 8005b9c:	3b15      	subs	r3, #21
 8005b9e:	f023 0303 	bic.w	r3, r3, #3
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	f104 0215 	add.w	r2, r4, #21
 8005ba8:	4290      	cmp	r0, r2
 8005baa:	bf38      	it	cc
 8005bac:	2304      	movcc	r3, #4
 8005bae:	f841 c003 	str.w	ip, [r1, r3]
 8005bb2:	f1bc 0f00 	cmp.w	ip, #0
 8005bb6:	d001      	beq.n	8005bbc <__lshift+0xac>
 8005bb8:	f108 0602 	add.w	r6, r8, #2
 8005bbc:	3e01      	subs	r6, #1
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	612e      	str	r6, [r5, #16]
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	f7ff fdd2 	bl	800576c <_Bfree>
 8005bc8:	4628      	mov	r0, r5
 8005bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bce:	f842 0f04 	str.w	r0, [r2, #4]!
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	e7c1      	b.n	8005b5a <__lshift+0x4a>
 8005bd6:	3904      	subs	r1, #4
 8005bd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bdc:	f841 2f04 	str.w	r2, [r1, #4]!
 8005be0:	4298      	cmp	r0, r3
 8005be2:	d8f9      	bhi.n	8005bd8 <__lshift+0xc8>
 8005be4:	e7ea      	b.n	8005bbc <__lshift+0xac>
 8005be6:	bf00      	nop
 8005be8:	08006e3b 	.word	0x08006e3b
 8005bec:	08006e4c 	.word	0x08006e4c

08005bf0 <__mcmp>:
 8005bf0:	b530      	push	{r4, r5, lr}
 8005bf2:	6902      	ldr	r2, [r0, #16]
 8005bf4:	690c      	ldr	r4, [r1, #16]
 8005bf6:	1b12      	subs	r2, r2, r4
 8005bf8:	d10e      	bne.n	8005c18 <__mcmp+0x28>
 8005bfa:	f100 0314 	add.w	r3, r0, #20
 8005bfe:	3114      	adds	r1, #20
 8005c00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005c04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005c08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005c0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005c10:	42a5      	cmp	r5, r4
 8005c12:	d003      	beq.n	8005c1c <__mcmp+0x2c>
 8005c14:	d305      	bcc.n	8005c22 <__mcmp+0x32>
 8005c16:	2201      	movs	r2, #1
 8005c18:	4610      	mov	r0, r2
 8005c1a:	bd30      	pop	{r4, r5, pc}
 8005c1c:	4283      	cmp	r3, r0
 8005c1e:	d3f3      	bcc.n	8005c08 <__mcmp+0x18>
 8005c20:	e7fa      	b.n	8005c18 <__mcmp+0x28>
 8005c22:	f04f 32ff 	mov.w	r2, #4294967295
 8005c26:	e7f7      	b.n	8005c18 <__mcmp+0x28>

08005c28 <__mdiff>:
 8005c28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c2c:	460c      	mov	r4, r1
 8005c2e:	4606      	mov	r6, r0
 8005c30:	4611      	mov	r1, r2
 8005c32:	4620      	mov	r0, r4
 8005c34:	4690      	mov	r8, r2
 8005c36:	f7ff ffdb 	bl	8005bf0 <__mcmp>
 8005c3a:	1e05      	subs	r5, r0, #0
 8005c3c:	d110      	bne.n	8005c60 <__mdiff+0x38>
 8005c3e:	4629      	mov	r1, r5
 8005c40:	4630      	mov	r0, r6
 8005c42:	f7ff fd53 	bl	80056ec <_Balloc>
 8005c46:	b930      	cbnz	r0, 8005c56 <__mdiff+0x2e>
 8005c48:	4b3a      	ldr	r3, [pc, #232]	; (8005d34 <__mdiff+0x10c>)
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	f240 2132 	movw	r1, #562	; 0x232
 8005c50:	4839      	ldr	r0, [pc, #228]	; (8005d38 <__mdiff+0x110>)
 8005c52:	f000 f9d5 	bl	8006000 <__assert_func>
 8005c56:	2301      	movs	r3, #1
 8005c58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005c5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c60:	bfa4      	itt	ge
 8005c62:	4643      	movge	r3, r8
 8005c64:	46a0      	movge	r8, r4
 8005c66:	4630      	mov	r0, r6
 8005c68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005c6c:	bfa6      	itte	ge
 8005c6e:	461c      	movge	r4, r3
 8005c70:	2500      	movge	r5, #0
 8005c72:	2501      	movlt	r5, #1
 8005c74:	f7ff fd3a 	bl	80056ec <_Balloc>
 8005c78:	b920      	cbnz	r0, 8005c84 <__mdiff+0x5c>
 8005c7a:	4b2e      	ldr	r3, [pc, #184]	; (8005d34 <__mdiff+0x10c>)
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005c82:	e7e5      	b.n	8005c50 <__mdiff+0x28>
 8005c84:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005c88:	6926      	ldr	r6, [r4, #16]
 8005c8a:	60c5      	str	r5, [r0, #12]
 8005c8c:	f104 0914 	add.w	r9, r4, #20
 8005c90:	f108 0514 	add.w	r5, r8, #20
 8005c94:	f100 0e14 	add.w	lr, r0, #20
 8005c98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005c9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005ca0:	f108 0210 	add.w	r2, r8, #16
 8005ca4:	46f2      	mov	sl, lr
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	f859 3b04 	ldr.w	r3, [r9], #4
 8005cac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005cb0:	fa1f f883 	uxth.w	r8, r3
 8005cb4:	fa11 f18b 	uxtah	r1, r1, fp
 8005cb8:	0c1b      	lsrs	r3, r3, #16
 8005cba:	eba1 0808 	sub.w	r8, r1, r8
 8005cbe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005cc2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005cc6:	fa1f f888 	uxth.w	r8, r8
 8005cca:	1419      	asrs	r1, r3, #16
 8005ccc:	454e      	cmp	r6, r9
 8005cce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005cd2:	f84a 3b04 	str.w	r3, [sl], #4
 8005cd6:	d8e7      	bhi.n	8005ca8 <__mdiff+0x80>
 8005cd8:	1b33      	subs	r3, r6, r4
 8005cda:	3b15      	subs	r3, #21
 8005cdc:	f023 0303 	bic.w	r3, r3, #3
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	3415      	adds	r4, #21
 8005ce4:	42a6      	cmp	r6, r4
 8005ce6:	bf38      	it	cc
 8005ce8:	2304      	movcc	r3, #4
 8005cea:	441d      	add	r5, r3
 8005cec:	4473      	add	r3, lr
 8005cee:	469e      	mov	lr, r3
 8005cf0:	462e      	mov	r6, r5
 8005cf2:	4566      	cmp	r6, ip
 8005cf4:	d30e      	bcc.n	8005d14 <__mdiff+0xec>
 8005cf6:	f10c 0203 	add.w	r2, ip, #3
 8005cfa:	1b52      	subs	r2, r2, r5
 8005cfc:	f022 0203 	bic.w	r2, r2, #3
 8005d00:	3d03      	subs	r5, #3
 8005d02:	45ac      	cmp	ip, r5
 8005d04:	bf38      	it	cc
 8005d06:	2200      	movcc	r2, #0
 8005d08:	441a      	add	r2, r3
 8005d0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005d0e:	b17b      	cbz	r3, 8005d30 <__mdiff+0x108>
 8005d10:	6107      	str	r7, [r0, #16]
 8005d12:	e7a3      	b.n	8005c5c <__mdiff+0x34>
 8005d14:	f856 8b04 	ldr.w	r8, [r6], #4
 8005d18:	fa11 f288 	uxtah	r2, r1, r8
 8005d1c:	1414      	asrs	r4, r2, #16
 8005d1e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005d22:	b292      	uxth	r2, r2
 8005d24:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005d28:	f84e 2b04 	str.w	r2, [lr], #4
 8005d2c:	1421      	asrs	r1, r4, #16
 8005d2e:	e7e0      	b.n	8005cf2 <__mdiff+0xca>
 8005d30:	3f01      	subs	r7, #1
 8005d32:	e7ea      	b.n	8005d0a <__mdiff+0xe2>
 8005d34:	08006e3b 	.word	0x08006e3b
 8005d38:	08006e4c 	.word	0x08006e4c

08005d3c <__d2b>:
 8005d3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d40:	4689      	mov	r9, r1
 8005d42:	2101      	movs	r1, #1
 8005d44:	ec57 6b10 	vmov	r6, r7, d0
 8005d48:	4690      	mov	r8, r2
 8005d4a:	f7ff fccf 	bl	80056ec <_Balloc>
 8005d4e:	4604      	mov	r4, r0
 8005d50:	b930      	cbnz	r0, 8005d60 <__d2b+0x24>
 8005d52:	4602      	mov	r2, r0
 8005d54:	4b25      	ldr	r3, [pc, #148]	; (8005dec <__d2b+0xb0>)
 8005d56:	4826      	ldr	r0, [pc, #152]	; (8005df0 <__d2b+0xb4>)
 8005d58:	f240 310a 	movw	r1, #778	; 0x30a
 8005d5c:	f000 f950 	bl	8006000 <__assert_func>
 8005d60:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005d64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005d68:	bb35      	cbnz	r5, 8005db8 <__d2b+0x7c>
 8005d6a:	2e00      	cmp	r6, #0
 8005d6c:	9301      	str	r3, [sp, #4]
 8005d6e:	d028      	beq.n	8005dc2 <__d2b+0x86>
 8005d70:	4668      	mov	r0, sp
 8005d72:	9600      	str	r6, [sp, #0]
 8005d74:	f7ff fd82 	bl	800587c <__lo0bits>
 8005d78:	9900      	ldr	r1, [sp, #0]
 8005d7a:	b300      	cbz	r0, 8005dbe <__d2b+0x82>
 8005d7c:	9a01      	ldr	r2, [sp, #4]
 8005d7e:	f1c0 0320 	rsb	r3, r0, #32
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	430b      	orrs	r3, r1
 8005d88:	40c2      	lsrs	r2, r0
 8005d8a:	6163      	str	r3, [r4, #20]
 8005d8c:	9201      	str	r2, [sp, #4]
 8005d8e:	9b01      	ldr	r3, [sp, #4]
 8005d90:	61a3      	str	r3, [r4, #24]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	bf14      	ite	ne
 8005d96:	2202      	movne	r2, #2
 8005d98:	2201      	moveq	r2, #1
 8005d9a:	6122      	str	r2, [r4, #16]
 8005d9c:	b1d5      	cbz	r5, 8005dd4 <__d2b+0x98>
 8005d9e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005da2:	4405      	add	r5, r0
 8005da4:	f8c9 5000 	str.w	r5, [r9]
 8005da8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005dac:	f8c8 0000 	str.w	r0, [r8]
 8005db0:	4620      	mov	r0, r4
 8005db2:	b003      	add	sp, #12
 8005db4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dbc:	e7d5      	b.n	8005d6a <__d2b+0x2e>
 8005dbe:	6161      	str	r1, [r4, #20]
 8005dc0:	e7e5      	b.n	8005d8e <__d2b+0x52>
 8005dc2:	a801      	add	r0, sp, #4
 8005dc4:	f7ff fd5a 	bl	800587c <__lo0bits>
 8005dc8:	9b01      	ldr	r3, [sp, #4]
 8005dca:	6163      	str	r3, [r4, #20]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	6122      	str	r2, [r4, #16]
 8005dd0:	3020      	adds	r0, #32
 8005dd2:	e7e3      	b.n	8005d9c <__d2b+0x60>
 8005dd4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005dd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005ddc:	f8c9 0000 	str.w	r0, [r9]
 8005de0:	6918      	ldr	r0, [r3, #16]
 8005de2:	f7ff fd2b 	bl	800583c <__hi0bits>
 8005de6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005dea:	e7df      	b.n	8005dac <__d2b+0x70>
 8005dec:	08006e3b 	.word	0x08006e3b
 8005df0:	08006e4c 	.word	0x08006e4c

08005df4 <_calloc_r>:
 8005df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005df6:	fba1 2402 	umull	r2, r4, r1, r2
 8005dfa:	b94c      	cbnz	r4, 8005e10 <_calloc_r+0x1c>
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	9201      	str	r2, [sp, #4]
 8005e00:	f000 f87a 	bl	8005ef8 <_malloc_r>
 8005e04:	9a01      	ldr	r2, [sp, #4]
 8005e06:	4605      	mov	r5, r0
 8005e08:	b930      	cbnz	r0, 8005e18 <_calloc_r+0x24>
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	b003      	add	sp, #12
 8005e0e:	bd30      	pop	{r4, r5, pc}
 8005e10:	220c      	movs	r2, #12
 8005e12:	6002      	str	r2, [r0, #0]
 8005e14:	2500      	movs	r5, #0
 8005e16:	e7f8      	b.n	8005e0a <_calloc_r+0x16>
 8005e18:	4621      	mov	r1, r4
 8005e1a:	f7fe f96d 	bl	80040f8 <memset>
 8005e1e:	e7f4      	b.n	8005e0a <_calloc_r+0x16>

08005e20 <_free_r>:
 8005e20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e22:	2900      	cmp	r1, #0
 8005e24:	d044      	beq.n	8005eb0 <_free_r+0x90>
 8005e26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e2a:	9001      	str	r0, [sp, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f1a1 0404 	sub.w	r4, r1, #4
 8005e32:	bfb8      	it	lt
 8005e34:	18e4      	addlt	r4, r4, r3
 8005e36:	f000 f925 	bl	8006084 <__malloc_lock>
 8005e3a:	4a1e      	ldr	r2, [pc, #120]	; (8005eb4 <_free_r+0x94>)
 8005e3c:	9801      	ldr	r0, [sp, #4]
 8005e3e:	6813      	ldr	r3, [r2, #0]
 8005e40:	b933      	cbnz	r3, 8005e50 <_free_r+0x30>
 8005e42:	6063      	str	r3, [r4, #4]
 8005e44:	6014      	str	r4, [r2, #0]
 8005e46:	b003      	add	sp, #12
 8005e48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e4c:	f000 b920 	b.w	8006090 <__malloc_unlock>
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	d908      	bls.n	8005e66 <_free_r+0x46>
 8005e54:	6825      	ldr	r5, [r4, #0]
 8005e56:	1961      	adds	r1, r4, r5
 8005e58:	428b      	cmp	r3, r1
 8005e5a:	bf01      	itttt	eq
 8005e5c:	6819      	ldreq	r1, [r3, #0]
 8005e5e:	685b      	ldreq	r3, [r3, #4]
 8005e60:	1949      	addeq	r1, r1, r5
 8005e62:	6021      	streq	r1, [r4, #0]
 8005e64:	e7ed      	b.n	8005e42 <_free_r+0x22>
 8005e66:	461a      	mov	r2, r3
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	b10b      	cbz	r3, 8005e70 <_free_r+0x50>
 8005e6c:	42a3      	cmp	r3, r4
 8005e6e:	d9fa      	bls.n	8005e66 <_free_r+0x46>
 8005e70:	6811      	ldr	r1, [r2, #0]
 8005e72:	1855      	adds	r5, r2, r1
 8005e74:	42a5      	cmp	r5, r4
 8005e76:	d10b      	bne.n	8005e90 <_free_r+0x70>
 8005e78:	6824      	ldr	r4, [r4, #0]
 8005e7a:	4421      	add	r1, r4
 8005e7c:	1854      	adds	r4, r2, r1
 8005e7e:	42a3      	cmp	r3, r4
 8005e80:	6011      	str	r1, [r2, #0]
 8005e82:	d1e0      	bne.n	8005e46 <_free_r+0x26>
 8005e84:	681c      	ldr	r4, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	6053      	str	r3, [r2, #4]
 8005e8a:	4421      	add	r1, r4
 8005e8c:	6011      	str	r1, [r2, #0]
 8005e8e:	e7da      	b.n	8005e46 <_free_r+0x26>
 8005e90:	d902      	bls.n	8005e98 <_free_r+0x78>
 8005e92:	230c      	movs	r3, #12
 8005e94:	6003      	str	r3, [r0, #0]
 8005e96:	e7d6      	b.n	8005e46 <_free_r+0x26>
 8005e98:	6825      	ldr	r5, [r4, #0]
 8005e9a:	1961      	adds	r1, r4, r5
 8005e9c:	428b      	cmp	r3, r1
 8005e9e:	bf04      	itt	eq
 8005ea0:	6819      	ldreq	r1, [r3, #0]
 8005ea2:	685b      	ldreq	r3, [r3, #4]
 8005ea4:	6063      	str	r3, [r4, #4]
 8005ea6:	bf04      	itt	eq
 8005ea8:	1949      	addeq	r1, r1, r5
 8005eaa:	6021      	streq	r1, [r4, #0]
 8005eac:	6054      	str	r4, [r2, #4]
 8005eae:	e7ca      	b.n	8005e46 <_free_r+0x26>
 8005eb0:	b003      	add	sp, #12
 8005eb2:	bd30      	pop	{r4, r5, pc}
 8005eb4:	200002cc 	.word	0x200002cc

08005eb8 <sbrk_aligned>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	4e0e      	ldr	r6, [pc, #56]	; (8005ef4 <sbrk_aligned+0x3c>)
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	6831      	ldr	r1, [r6, #0]
 8005ec0:	4605      	mov	r5, r0
 8005ec2:	b911      	cbnz	r1, 8005eca <sbrk_aligned+0x12>
 8005ec4:	f000 f88c 	bl	8005fe0 <_sbrk_r>
 8005ec8:	6030      	str	r0, [r6, #0]
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f000 f887 	bl	8005fe0 <_sbrk_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	d00a      	beq.n	8005eec <sbrk_aligned+0x34>
 8005ed6:	1cc4      	adds	r4, r0, #3
 8005ed8:	f024 0403 	bic.w	r4, r4, #3
 8005edc:	42a0      	cmp	r0, r4
 8005ede:	d007      	beq.n	8005ef0 <sbrk_aligned+0x38>
 8005ee0:	1a21      	subs	r1, r4, r0
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f000 f87c 	bl	8005fe0 <_sbrk_r>
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d101      	bne.n	8005ef0 <sbrk_aligned+0x38>
 8005eec:	f04f 34ff 	mov.w	r4, #4294967295
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	bd70      	pop	{r4, r5, r6, pc}
 8005ef4:	200002d0 	.word	0x200002d0

08005ef8 <_malloc_r>:
 8005ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005efc:	1ccd      	adds	r5, r1, #3
 8005efe:	f025 0503 	bic.w	r5, r5, #3
 8005f02:	3508      	adds	r5, #8
 8005f04:	2d0c      	cmp	r5, #12
 8005f06:	bf38      	it	cc
 8005f08:	250c      	movcc	r5, #12
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	4607      	mov	r7, r0
 8005f0e:	db01      	blt.n	8005f14 <_malloc_r+0x1c>
 8005f10:	42a9      	cmp	r1, r5
 8005f12:	d905      	bls.n	8005f20 <_malloc_r+0x28>
 8005f14:	230c      	movs	r3, #12
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	2600      	movs	r6, #0
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f20:	4e2e      	ldr	r6, [pc, #184]	; (8005fdc <_malloc_r+0xe4>)
 8005f22:	f000 f8af 	bl	8006084 <__malloc_lock>
 8005f26:	6833      	ldr	r3, [r6, #0]
 8005f28:	461c      	mov	r4, r3
 8005f2a:	bb34      	cbnz	r4, 8005f7a <_malloc_r+0x82>
 8005f2c:	4629      	mov	r1, r5
 8005f2e:	4638      	mov	r0, r7
 8005f30:	f7ff ffc2 	bl	8005eb8 <sbrk_aligned>
 8005f34:	1c43      	adds	r3, r0, #1
 8005f36:	4604      	mov	r4, r0
 8005f38:	d14d      	bne.n	8005fd6 <_malloc_r+0xde>
 8005f3a:	6834      	ldr	r4, [r6, #0]
 8005f3c:	4626      	mov	r6, r4
 8005f3e:	2e00      	cmp	r6, #0
 8005f40:	d140      	bne.n	8005fc4 <_malloc_r+0xcc>
 8005f42:	6823      	ldr	r3, [r4, #0]
 8005f44:	4631      	mov	r1, r6
 8005f46:	4638      	mov	r0, r7
 8005f48:	eb04 0803 	add.w	r8, r4, r3
 8005f4c:	f000 f848 	bl	8005fe0 <_sbrk_r>
 8005f50:	4580      	cmp	r8, r0
 8005f52:	d13a      	bne.n	8005fca <_malloc_r+0xd2>
 8005f54:	6821      	ldr	r1, [r4, #0]
 8005f56:	3503      	adds	r5, #3
 8005f58:	1a6d      	subs	r5, r5, r1
 8005f5a:	f025 0503 	bic.w	r5, r5, #3
 8005f5e:	3508      	adds	r5, #8
 8005f60:	2d0c      	cmp	r5, #12
 8005f62:	bf38      	it	cc
 8005f64:	250c      	movcc	r5, #12
 8005f66:	4629      	mov	r1, r5
 8005f68:	4638      	mov	r0, r7
 8005f6a:	f7ff ffa5 	bl	8005eb8 <sbrk_aligned>
 8005f6e:	3001      	adds	r0, #1
 8005f70:	d02b      	beq.n	8005fca <_malloc_r+0xd2>
 8005f72:	6823      	ldr	r3, [r4, #0]
 8005f74:	442b      	add	r3, r5
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	e00e      	b.n	8005f98 <_malloc_r+0xa0>
 8005f7a:	6822      	ldr	r2, [r4, #0]
 8005f7c:	1b52      	subs	r2, r2, r5
 8005f7e:	d41e      	bmi.n	8005fbe <_malloc_r+0xc6>
 8005f80:	2a0b      	cmp	r2, #11
 8005f82:	d916      	bls.n	8005fb2 <_malloc_r+0xba>
 8005f84:	1961      	adds	r1, r4, r5
 8005f86:	42a3      	cmp	r3, r4
 8005f88:	6025      	str	r5, [r4, #0]
 8005f8a:	bf18      	it	ne
 8005f8c:	6059      	strne	r1, [r3, #4]
 8005f8e:	6863      	ldr	r3, [r4, #4]
 8005f90:	bf08      	it	eq
 8005f92:	6031      	streq	r1, [r6, #0]
 8005f94:	5162      	str	r2, [r4, r5]
 8005f96:	604b      	str	r3, [r1, #4]
 8005f98:	4638      	mov	r0, r7
 8005f9a:	f104 060b 	add.w	r6, r4, #11
 8005f9e:	f000 f877 	bl	8006090 <__malloc_unlock>
 8005fa2:	f026 0607 	bic.w	r6, r6, #7
 8005fa6:	1d23      	adds	r3, r4, #4
 8005fa8:	1af2      	subs	r2, r6, r3
 8005faa:	d0b6      	beq.n	8005f1a <_malloc_r+0x22>
 8005fac:	1b9b      	subs	r3, r3, r6
 8005fae:	50a3      	str	r3, [r4, r2]
 8005fb0:	e7b3      	b.n	8005f1a <_malloc_r+0x22>
 8005fb2:	6862      	ldr	r2, [r4, #4]
 8005fb4:	42a3      	cmp	r3, r4
 8005fb6:	bf0c      	ite	eq
 8005fb8:	6032      	streq	r2, [r6, #0]
 8005fba:	605a      	strne	r2, [r3, #4]
 8005fbc:	e7ec      	b.n	8005f98 <_malloc_r+0xa0>
 8005fbe:	4623      	mov	r3, r4
 8005fc0:	6864      	ldr	r4, [r4, #4]
 8005fc2:	e7b2      	b.n	8005f2a <_malloc_r+0x32>
 8005fc4:	4634      	mov	r4, r6
 8005fc6:	6876      	ldr	r6, [r6, #4]
 8005fc8:	e7b9      	b.n	8005f3e <_malloc_r+0x46>
 8005fca:	230c      	movs	r3, #12
 8005fcc:	603b      	str	r3, [r7, #0]
 8005fce:	4638      	mov	r0, r7
 8005fd0:	f000 f85e 	bl	8006090 <__malloc_unlock>
 8005fd4:	e7a1      	b.n	8005f1a <_malloc_r+0x22>
 8005fd6:	6025      	str	r5, [r4, #0]
 8005fd8:	e7de      	b.n	8005f98 <_malloc_r+0xa0>
 8005fda:	bf00      	nop
 8005fdc:	200002cc 	.word	0x200002cc

08005fe0 <_sbrk_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4d06      	ldr	r5, [pc, #24]	; (8005ffc <_sbrk_r+0x1c>)
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	4608      	mov	r0, r1
 8005fea:	602b      	str	r3, [r5, #0]
 8005fec:	f7fb f97c 	bl	80012e8 <_sbrk>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_sbrk_r+0x1a>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_sbrk_r+0x1a>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	200002d4 	.word	0x200002d4

08006000 <__assert_func>:
 8006000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006002:	4614      	mov	r4, r2
 8006004:	461a      	mov	r2, r3
 8006006:	4b09      	ldr	r3, [pc, #36]	; (800602c <__assert_func+0x2c>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4605      	mov	r5, r0
 800600c:	68d8      	ldr	r0, [r3, #12]
 800600e:	b14c      	cbz	r4, 8006024 <__assert_func+0x24>
 8006010:	4b07      	ldr	r3, [pc, #28]	; (8006030 <__assert_func+0x30>)
 8006012:	9100      	str	r1, [sp, #0]
 8006014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006018:	4906      	ldr	r1, [pc, #24]	; (8006034 <__assert_func+0x34>)
 800601a:	462b      	mov	r3, r5
 800601c:	f000 f80e 	bl	800603c <fiprintf>
 8006020:	f000 fa64 	bl	80064ec <abort>
 8006024:	4b04      	ldr	r3, [pc, #16]	; (8006038 <__assert_func+0x38>)
 8006026:	461c      	mov	r4, r3
 8006028:	e7f3      	b.n	8006012 <__assert_func+0x12>
 800602a:	bf00      	nop
 800602c:	2000000c 	.word	0x2000000c
 8006030:	08006fa4 	.word	0x08006fa4
 8006034:	08006fb1 	.word	0x08006fb1
 8006038:	08006fdf 	.word	0x08006fdf

0800603c <fiprintf>:
 800603c:	b40e      	push	{r1, r2, r3}
 800603e:	b503      	push	{r0, r1, lr}
 8006040:	4601      	mov	r1, r0
 8006042:	ab03      	add	r3, sp, #12
 8006044:	4805      	ldr	r0, [pc, #20]	; (800605c <fiprintf+0x20>)
 8006046:	f853 2b04 	ldr.w	r2, [r3], #4
 800604a:	6800      	ldr	r0, [r0, #0]
 800604c:	9301      	str	r3, [sp, #4]
 800604e:	f000 f84f 	bl	80060f0 <_vfiprintf_r>
 8006052:	b002      	add	sp, #8
 8006054:	f85d eb04 	ldr.w	lr, [sp], #4
 8006058:	b003      	add	sp, #12
 800605a:	4770      	bx	lr
 800605c:	2000000c 	.word	0x2000000c

08006060 <__ascii_mbtowc>:
 8006060:	b082      	sub	sp, #8
 8006062:	b901      	cbnz	r1, 8006066 <__ascii_mbtowc+0x6>
 8006064:	a901      	add	r1, sp, #4
 8006066:	b142      	cbz	r2, 800607a <__ascii_mbtowc+0x1a>
 8006068:	b14b      	cbz	r3, 800607e <__ascii_mbtowc+0x1e>
 800606a:	7813      	ldrb	r3, [r2, #0]
 800606c:	600b      	str	r3, [r1, #0]
 800606e:	7812      	ldrb	r2, [r2, #0]
 8006070:	1e10      	subs	r0, r2, #0
 8006072:	bf18      	it	ne
 8006074:	2001      	movne	r0, #1
 8006076:	b002      	add	sp, #8
 8006078:	4770      	bx	lr
 800607a:	4610      	mov	r0, r2
 800607c:	e7fb      	b.n	8006076 <__ascii_mbtowc+0x16>
 800607e:	f06f 0001 	mvn.w	r0, #1
 8006082:	e7f8      	b.n	8006076 <__ascii_mbtowc+0x16>

08006084 <__malloc_lock>:
 8006084:	4801      	ldr	r0, [pc, #4]	; (800608c <__malloc_lock+0x8>)
 8006086:	f000 bbf1 	b.w	800686c <__retarget_lock_acquire_recursive>
 800608a:	bf00      	nop
 800608c:	200002d8 	.word	0x200002d8

08006090 <__malloc_unlock>:
 8006090:	4801      	ldr	r0, [pc, #4]	; (8006098 <__malloc_unlock+0x8>)
 8006092:	f000 bbec 	b.w	800686e <__retarget_lock_release_recursive>
 8006096:	bf00      	nop
 8006098:	200002d8 	.word	0x200002d8

0800609c <__sfputc_r>:
 800609c:	6893      	ldr	r3, [r2, #8]
 800609e:	3b01      	subs	r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	b410      	push	{r4}
 80060a4:	6093      	str	r3, [r2, #8]
 80060a6:	da08      	bge.n	80060ba <__sfputc_r+0x1e>
 80060a8:	6994      	ldr	r4, [r2, #24]
 80060aa:	42a3      	cmp	r3, r4
 80060ac:	db01      	blt.n	80060b2 <__sfputc_r+0x16>
 80060ae:	290a      	cmp	r1, #10
 80060b0:	d103      	bne.n	80060ba <__sfputc_r+0x1e>
 80060b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060b6:	f000 b94b 	b.w	8006350 <__swbuf_r>
 80060ba:	6813      	ldr	r3, [r2, #0]
 80060bc:	1c58      	adds	r0, r3, #1
 80060be:	6010      	str	r0, [r2, #0]
 80060c0:	7019      	strb	r1, [r3, #0]
 80060c2:	4608      	mov	r0, r1
 80060c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <__sfputs_r>:
 80060ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060cc:	4606      	mov	r6, r0
 80060ce:	460f      	mov	r7, r1
 80060d0:	4614      	mov	r4, r2
 80060d2:	18d5      	adds	r5, r2, r3
 80060d4:	42ac      	cmp	r4, r5
 80060d6:	d101      	bne.n	80060dc <__sfputs_r+0x12>
 80060d8:	2000      	movs	r0, #0
 80060da:	e007      	b.n	80060ec <__sfputs_r+0x22>
 80060dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e0:	463a      	mov	r2, r7
 80060e2:	4630      	mov	r0, r6
 80060e4:	f7ff ffda 	bl	800609c <__sfputc_r>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d1f3      	bne.n	80060d4 <__sfputs_r+0xa>
 80060ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080060f0 <_vfiprintf_r>:
 80060f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f4:	460d      	mov	r5, r1
 80060f6:	b09d      	sub	sp, #116	; 0x74
 80060f8:	4614      	mov	r4, r2
 80060fa:	4698      	mov	r8, r3
 80060fc:	4606      	mov	r6, r0
 80060fe:	b118      	cbz	r0, 8006108 <_vfiprintf_r+0x18>
 8006100:	6983      	ldr	r3, [r0, #24]
 8006102:	b90b      	cbnz	r3, 8006108 <_vfiprintf_r+0x18>
 8006104:	f000 fb14 	bl	8006730 <__sinit>
 8006108:	4b89      	ldr	r3, [pc, #548]	; (8006330 <_vfiprintf_r+0x240>)
 800610a:	429d      	cmp	r5, r3
 800610c:	d11b      	bne.n	8006146 <_vfiprintf_r+0x56>
 800610e:	6875      	ldr	r5, [r6, #4]
 8006110:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006112:	07d9      	lsls	r1, r3, #31
 8006114:	d405      	bmi.n	8006122 <_vfiprintf_r+0x32>
 8006116:	89ab      	ldrh	r3, [r5, #12]
 8006118:	059a      	lsls	r2, r3, #22
 800611a:	d402      	bmi.n	8006122 <_vfiprintf_r+0x32>
 800611c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800611e:	f000 fba5 	bl	800686c <__retarget_lock_acquire_recursive>
 8006122:	89ab      	ldrh	r3, [r5, #12]
 8006124:	071b      	lsls	r3, r3, #28
 8006126:	d501      	bpl.n	800612c <_vfiprintf_r+0x3c>
 8006128:	692b      	ldr	r3, [r5, #16]
 800612a:	b9eb      	cbnz	r3, 8006168 <_vfiprintf_r+0x78>
 800612c:	4629      	mov	r1, r5
 800612e:	4630      	mov	r0, r6
 8006130:	f000 f96e 	bl	8006410 <__swsetup_r>
 8006134:	b1c0      	cbz	r0, 8006168 <_vfiprintf_r+0x78>
 8006136:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006138:	07dc      	lsls	r4, r3, #31
 800613a:	d50e      	bpl.n	800615a <_vfiprintf_r+0x6a>
 800613c:	f04f 30ff 	mov.w	r0, #4294967295
 8006140:	b01d      	add	sp, #116	; 0x74
 8006142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006146:	4b7b      	ldr	r3, [pc, #492]	; (8006334 <_vfiprintf_r+0x244>)
 8006148:	429d      	cmp	r5, r3
 800614a:	d101      	bne.n	8006150 <_vfiprintf_r+0x60>
 800614c:	68b5      	ldr	r5, [r6, #8]
 800614e:	e7df      	b.n	8006110 <_vfiprintf_r+0x20>
 8006150:	4b79      	ldr	r3, [pc, #484]	; (8006338 <_vfiprintf_r+0x248>)
 8006152:	429d      	cmp	r5, r3
 8006154:	bf08      	it	eq
 8006156:	68f5      	ldreq	r5, [r6, #12]
 8006158:	e7da      	b.n	8006110 <_vfiprintf_r+0x20>
 800615a:	89ab      	ldrh	r3, [r5, #12]
 800615c:	0598      	lsls	r0, r3, #22
 800615e:	d4ed      	bmi.n	800613c <_vfiprintf_r+0x4c>
 8006160:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006162:	f000 fb84 	bl	800686e <__retarget_lock_release_recursive>
 8006166:	e7e9      	b.n	800613c <_vfiprintf_r+0x4c>
 8006168:	2300      	movs	r3, #0
 800616a:	9309      	str	r3, [sp, #36]	; 0x24
 800616c:	2320      	movs	r3, #32
 800616e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006172:	f8cd 800c 	str.w	r8, [sp, #12]
 8006176:	2330      	movs	r3, #48	; 0x30
 8006178:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800633c <_vfiprintf_r+0x24c>
 800617c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006180:	f04f 0901 	mov.w	r9, #1
 8006184:	4623      	mov	r3, r4
 8006186:	469a      	mov	sl, r3
 8006188:	f813 2b01 	ldrb.w	r2, [r3], #1
 800618c:	b10a      	cbz	r2, 8006192 <_vfiprintf_r+0xa2>
 800618e:	2a25      	cmp	r2, #37	; 0x25
 8006190:	d1f9      	bne.n	8006186 <_vfiprintf_r+0x96>
 8006192:	ebba 0b04 	subs.w	fp, sl, r4
 8006196:	d00b      	beq.n	80061b0 <_vfiprintf_r+0xc0>
 8006198:	465b      	mov	r3, fp
 800619a:	4622      	mov	r2, r4
 800619c:	4629      	mov	r1, r5
 800619e:	4630      	mov	r0, r6
 80061a0:	f7ff ff93 	bl	80060ca <__sfputs_r>
 80061a4:	3001      	adds	r0, #1
 80061a6:	f000 80aa 	beq.w	80062fe <_vfiprintf_r+0x20e>
 80061aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061ac:	445a      	add	r2, fp
 80061ae:	9209      	str	r2, [sp, #36]	; 0x24
 80061b0:	f89a 3000 	ldrb.w	r3, [sl]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 80a2 	beq.w	80062fe <_vfiprintf_r+0x20e>
 80061ba:	2300      	movs	r3, #0
 80061bc:	f04f 32ff 	mov.w	r2, #4294967295
 80061c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061c4:	f10a 0a01 	add.w	sl, sl, #1
 80061c8:	9304      	str	r3, [sp, #16]
 80061ca:	9307      	str	r3, [sp, #28]
 80061cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061d0:	931a      	str	r3, [sp, #104]	; 0x68
 80061d2:	4654      	mov	r4, sl
 80061d4:	2205      	movs	r2, #5
 80061d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061da:	4858      	ldr	r0, [pc, #352]	; (800633c <_vfiprintf_r+0x24c>)
 80061dc:	f7fa f800 	bl	80001e0 <memchr>
 80061e0:	9a04      	ldr	r2, [sp, #16]
 80061e2:	b9d8      	cbnz	r0, 800621c <_vfiprintf_r+0x12c>
 80061e4:	06d1      	lsls	r1, r2, #27
 80061e6:	bf44      	itt	mi
 80061e8:	2320      	movmi	r3, #32
 80061ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061ee:	0713      	lsls	r3, r2, #28
 80061f0:	bf44      	itt	mi
 80061f2:	232b      	movmi	r3, #43	; 0x2b
 80061f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061f8:	f89a 3000 	ldrb.w	r3, [sl]
 80061fc:	2b2a      	cmp	r3, #42	; 0x2a
 80061fe:	d015      	beq.n	800622c <_vfiprintf_r+0x13c>
 8006200:	9a07      	ldr	r2, [sp, #28]
 8006202:	4654      	mov	r4, sl
 8006204:	2000      	movs	r0, #0
 8006206:	f04f 0c0a 	mov.w	ip, #10
 800620a:	4621      	mov	r1, r4
 800620c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006210:	3b30      	subs	r3, #48	; 0x30
 8006212:	2b09      	cmp	r3, #9
 8006214:	d94e      	bls.n	80062b4 <_vfiprintf_r+0x1c4>
 8006216:	b1b0      	cbz	r0, 8006246 <_vfiprintf_r+0x156>
 8006218:	9207      	str	r2, [sp, #28]
 800621a:	e014      	b.n	8006246 <_vfiprintf_r+0x156>
 800621c:	eba0 0308 	sub.w	r3, r0, r8
 8006220:	fa09 f303 	lsl.w	r3, r9, r3
 8006224:	4313      	orrs	r3, r2
 8006226:	9304      	str	r3, [sp, #16]
 8006228:	46a2      	mov	sl, r4
 800622a:	e7d2      	b.n	80061d2 <_vfiprintf_r+0xe2>
 800622c:	9b03      	ldr	r3, [sp, #12]
 800622e:	1d19      	adds	r1, r3, #4
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	9103      	str	r1, [sp, #12]
 8006234:	2b00      	cmp	r3, #0
 8006236:	bfbb      	ittet	lt
 8006238:	425b      	neglt	r3, r3
 800623a:	f042 0202 	orrlt.w	r2, r2, #2
 800623e:	9307      	strge	r3, [sp, #28]
 8006240:	9307      	strlt	r3, [sp, #28]
 8006242:	bfb8      	it	lt
 8006244:	9204      	strlt	r2, [sp, #16]
 8006246:	7823      	ldrb	r3, [r4, #0]
 8006248:	2b2e      	cmp	r3, #46	; 0x2e
 800624a:	d10c      	bne.n	8006266 <_vfiprintf_r+0x176>
 800624c:	7863      	ldrb	r3, [r4, #1]
 800624e:	2b2a      	cmp	r3, #42	; 0x2a
 8006250:	d135      	bne.n	80062be <_vfiprintf_r+0x1ce>
 8006252:	9b03      	ldr	r3, [sp, #12]
 8006254:	1d1a      	adds	r2, r3, #4
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	9203      	str	r2, [sp, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	bfb8      	it	lt
 800625e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006262:	3402      	adds	r4, #2
 8006264:	9305      	str	r3, [sp, #20]
 8006266:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800634c <_vfiprintf_r+0x25c>
 800626a:	7821      	ldrb	r1, [r4, #0]
 800626c:	2203      	movs	r2, #3
 800626e:	4650      	mov	r0, sl
 8006270:	f7f9 ffb6 	bl	80001e0 <memchr>
 8006274:	b140      	cbz	r0, 8006288 <_vfiprintf_r+0x198>
 8006276:	2340      	movs	r3, #64	; 0x40
 8006278:	eba0 000a 	sub.w	r0, r0, sl
 800627c:	fa03 f000 	lsl.w	r0, r3, r0
 8006280:	9b04      	ldr	r3, [sp, #16]
 8006282:	4303      	orrs	r3, r0
 8006284:	3401      	adds	r4, #1
 8006286:	9304      	str	r3, [sp, #16]
 8006288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800628c:	482c      	ldr	r0, [pc, #176]	; (8006340 <_vfiprintf_r+0x250>)
 800628e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006292:	2206      	movs	r2, #6
 8006294:	f7f9 ffa4 	bl	80001e0 <memchr>
 8006298:	2800      	cmp	r0, #0
 800629a:	d03f      	beq.n	800631c <_vfiprintf_r+0x22c>
 800629c:	4b29      	ldr	r3, [pc, #164]	; (8006344 <_vfiprintf_r+0x254>)
 800629e:	bb1b      	cbnz	r3, 80062e8 <_vfiprintf_r+0x1f8>
 80062a0:	9b03      	ldr	r3, [sp, #12]
 80062a2:	3307      	adds	r3, #7
 80062a4:	f023 0307 	bic.w	r3, r3, #7
 80062a8:	3308      	adds	r3, #8
 80062aa:	9303      	str	r3, [sp, #12]
 80062ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ae:	443b      	add	r3, r7
 80062b0:	9309      	str	r3, [sp, #36]	; 0x24
 80062b2:	e767      	b.n	8006184 <_vfiprintf_r+0x94>
 80062b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80062b8:	460c      	mov	r4, r1
 80062ba:	2001      	movs	r0, #1
 80062bc:	e7a5      	b.n	800620a <_vfiprintf_r+0x11a>
 80062be:	2300      	movs	r3, #0
 80062c0:	3401      	adds	r4, #1
 80062c2:	9305      	str	r3, [sp, #20]
 80062c4:	4619      	mov	r1, r3
 80062c6:	f04f 0c0a 	mov.w	ip, #10
 80062ca:	4620      	mov	r0, r4
 80062cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062d0:	3a30      	subs	r2, #48	; 0x30
 80062d2:	2a09      	cmp	r2, #9
 80062d4:	d903      	bls.n	80062de <_vfiprintf_r+0x1ee>
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0c5      	beq.n	8006266 <_vfiprintf_r+0x176>
 80062da:	9105      	str	r1, [sp, #20]
 80062dc:	e7c3      	b.n	8006266 <_vfiprintf_r+0x176>
 80062de:	fb0c 2101 	mla	r1, ip, r1, r2
 80062e2:	4604      	mov	r4, r0
 80062e4:	2301      	movs	r3, #1
 80062e6:	e7f0      	b.n	80062ca <_vfiprintf_r+0x1da>
 80062e8:	ab03      	add	r3, sp, #12
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	462a      	mov	r2, r5
 80062ee:	4b16      	ldr	r3, [pc, #88]	; (8006348 <_vfiprintf_r+0x258>)
 80062f0:	a904      	add	r1, sp, #16
 80062f2:	4630      	mov	r0, r6
 80062f4:	f7fd ffa8 	bl	8004248 <_printf_float>
 80062f8:	4607      	mov	r7, r0
 80062fa:	1c78      	adds	r0, r7, #1
 80062fc:	d1d6      	bne.n	80062ac <_vfiprintf_r+0x1bc>
 80062fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006300:	07d9      	lsls	r1, r3, #31
 8006302:	d405      	bmi.n	8006310 <_vfiprintf_r+0x220>
 8006304:	89ab      	ldrh	r3, [r5, #12]
 8006306:	059a      	lsls	r2, r3, #22
 8006308:	d402      	bmi.n	8006310 <_vfiprintf_r+0x220>
 800630a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800630c:	f000 faaf 	bl	800686e <__retarget_lock_release_recursive>
 8006310:	89ab      	ldrh	r3, [r5, #12]
 8006312:	065b      	lsls	r3, r3, #25
 8006314:	f53f af12 	bmi.w	800613c <_vfiprintf_r+0x4c>
 8006318:	9809      	ldr	r0, [sp, #36]	; 0x24
 800631a:	e711      	b.n	8006140 <_vfiprintf_r+0x50>
 800631c:	ab03      	add	r3, sp, #12
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	462a      	mov	r2, r5
 8006322:	4b09      	ldr	r3, [pc, #36]	; (8006348 <_vfiprintf_r+0x258>)
 8006324:	a904      	add	r1, sp, #16
 8006326:	4630      	mov	r0, r6
 8006328:	f7fe fa32 	bl	8004790 <_printf_i>
 800632c:	e7e4      	b.n	80062f8 <_vfiprintf_r+0x208>
 800632e:	bf00      	nop
 8006330:	0800711c 	.word	0x0800711c
 8006334:	0800713c 	.word	0x0800713c
 8006338:	080070fc 	.word	0x080070fc
 800633c:	08006fea 	.word	0x08006fea
 8006340:	08006ff4 	.word	0x08006ff4
 8006344:	08004249 	.word	0x08004249
 8006348:	080060cb 	.word	0x080060cb
 800634c:	08006ff0 	.word	0x08006ff0

08006350 <__swbuf_r>:
 8006350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006352:	460e      	mov	r6, r1
 8006354:	4614      	mov	r4, r2
 8006356:	4605      	mov	r5, r0
 8006358:	b118      	cbz	r0, 8006362 <__swbuf_r+0x12>
 800635a:	6983      	ldr	r3, [r0, #24]
 800635c:	b90b      	cbnz	r3, 8006362 <__swbuf_r+0x12>
 800635e:	f000 f9e7 	bl	8006730 <__sinit>
 8006362:	4b21      	ldr	r3, [pc, #132]	; (80063e8 <__swbuf_r+0x98>)
 8006364:	429c      	cmp	r4, r3
 8006366:	d12b      	bne.n	80063c0 <__swbuf_r+0x70>
 8006368:	686c      	ldr	r4, [r5, #4]
 800636a:	69a3      	ldr	r3, [r4, #24]
 800636c:	60a3      	str	r3, [r4, #8]
 800636e:	89a3      	ldrh	r3, [r4, #12]
 8006370:	071a      	lsls	r2, r3, #28
 8006372:	d52f      	bpl.n	80063d4 <__swbuf_r+0x84>
 8006374:	6923      	ldr	r3, [r4, #16]
 8006376:	b36b      	cbz	r3, 80063d4 <__swbuf_r+0x84>
 8006378:	6923      	ldr	r3, [r4, #16]
 800637a:	6820      	ldr	r0, [r4, #0]
 800637c:	1ac0      	subs	r0, r0, r3
 800637e:	6963      	ldr	r3, [r4, #20]
 8006380:	b2f6      	uxtb	r6, r6
 8006382:	4283      	cmp	r3, r0
 8006384:	4637      	mov	r7, r6
 8006386:	dc04      	bgt.n	8006392 <__swbuf_r+0x42>
 8006388:	4621      	mov	r1, r4
 800638a:	4628      	mov	r0, r5
 800638c:	f000 f93c 	bl	8006608 <_fflush_r>
 8006390:	bb30      	cbnz	r0, 80063e0 <__swbuf_r+0x90>
 8006392:	68a3      	ldr	r3, [r4, #8]
 8006394:	3b01      	subs	r3, #1
 8006396:	60a3      	str	r3, [r4, #8]
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	1c5a      	adds	r2, r3, #1
 800639c:	6022      	str	r2, [r4, #0]
 800639e:	701e      	strb	r6, [r3, #0]
 80063a0:	6963      	ldr	r3, [r4, #20]
 80063a2:	3001      	adds	r0, #1
 80063a4:	4283      	cmp	r3, r0
 80063a6:	d004      	beq.n	80063b2 <__swbuf_r+0x62>
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	07db      	lsls	r3, r3, #31
 80063ac:	d506      	bpl.n	80063bc <__swbuf_r+0x6c>
 80063ae:	2e0a      	cmp	r6, #10
 80063b0:	d104      	bne.n	80063bc <__swbuf_r+0x6c>
 80063b2:	4621      	mov	r1, r4
 80063b4:	4628      	mov	r0, r5
 80063b6:	f000 f927 	bl	8006608 <_fflush_r>
 80063ba:	b988      	cbnz	r0, 80063e0 <__swbuf_r+0x90>
 80063bc:	4638      	mov	r0, r7
 80063be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063c0:	4b0a      	ldr	r3, [pc, #40]	; (80063ec <__swbuf_r+0x9c>)
 80063c2:	429c      	cmp	r4, r3
 80063c4:	d101      	bne.n	80063ca <__swbuf_r+0x7a>
 80063c6:	68ac      	ldr	r4, [r5, #8]
 80063c8:	e7cf      	b.n	800636a <__swbuf_r+0x1a>
 80063ca:	4b09      	ldr	r3, [pc, #36]	; (80063f0 <__swbuf_r+0xa0>)
 80063cc:	429c      	cmp	r4, r3
 80063ce:	bf08      	it	eq
 80063d0:	68ec      	ldreq	r4, [r5, #12]
 80063d2:	e7ca      	b.n	800636a <__swbuf_r+0x1a>
 80063d4:	4621      	mov	r1, r4
 80063d6:	4628      	mov	r0, r5
 80063d8:	f000 f81a 	bl	8006410 <__swsetup_r>
 80063dc:	2800      	cmp	r0, #0
 80063de:	d0cb      	beq.n	8006378 <__swbuf_r+0x28>
 80063e0:	f04f 37ff 	mov.w	r7, #4294967295
 80063e4:	e7ea      	b.n	80063bc <__swbuf_r+0x6c>
 80063e6:	bf00      	nop
 80063e8:	0800711c 	.word	0x0800711c
 80063ec:	0800713c 	.word	0x0800713c
 80063f0:	080070fc 	.word	0x080070fc

080063f4 <__ascii_wctomb>:
 80063f4:	b149      	cbz	r1, 800640a <__ascii_wctomb+0x16>
 80063f6:	2aff      	cmp	r2, #255	; 0xff
 80063f8:	bf85      	ittet	hi
 80063fa:	238a      	movhi	r3, #138	; 0x8a
 80063fc:	6003      	strhi	r3, [r0, #0]
 80063fe:	700a      	strbls	r2, [r1, #0]
 8006400:	f04f 30ff 	movhi.w	r0, #4294967295
 8006404:	bf98      	it	ls
 8006406:	2001      	movls	r0, #1
 8006408:	4770      	bx	lr
 800640a:	4608      	mov	r0, r1
 800640c:	4770      	bx	lr
	...

08006410 <__swsetup_r>:
 8006410:	4b32      	ldr	r3, [pc, #200]	; (80064dc <__swsetup_r+0xcc>)
 8006412:	b570      	push	{r4, r5, r6, lr}
 8006414:	681d      	ldr	r5, [r3, #0]
 8006416:	4606      	mov	r6, r0
 8006418:	460c      	mov	r4, r1
 800641a:	b125      	cbz	r5, 8006426 <__swsetup_r+0x16>
 800641c:	69ab      	ldr	r3, [r5, #24]
 800641e:	b913      	cbnz	r3, 8006426 <__swsetup_r+0x16>
 8006420:	4628      	mov	r0, r5
 8006422:	f000 f985 	bl	8006730 <__sinit>
 8006426:	4b2e      	ldr	r3, [pc, #184]	; (80064e0 <__swsetup_r+0xd0>)
 8006428:	429c      	cmp	r4, r3
 800642a:	d10f      	bne.n	800644c <__swsetup_r+0x3c>
 800642c:	686c      	ldr	r4, [r5, #4]
 800642e:	89a3      	ldrh	r3, [r4, #12]
 8006430:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006434:	0719      	lsls	r1, r3, #28
 8006436:	d42c      	bmi.n	8006492 <__swsetup_r+0x82>
 8006438:	06dd      	lsls	r5, r3, #27
 800643a:	d411      	bmi.n	8006460 <__swsetup_r+0x50>
 800643c:	2309      	movs	r3, #9
 800643e:	6033      	str	r3, [r6, #0]
 8006440:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006444:	81a3      	strh	r3, [r4, #12]
 8006446:	f04f 30ff 	mov.w	r0, #4294967295
 800644a:	e03e      	b.n	80064ca <__swsetup_r+0xba>
 800644c:	4b25      	ldr	r3, [pc, #148]	; (80064e4 <__swsetup_r+0xd4>)
 800644e:	429c      	cmp	r4, r3
 8006450:	d101      	bne.n	8006456 <__swsetup_r+0x46>
 8006452:	68ac      	ldr	r4, [r5, #8]
 8006454:	e7eb      	b.n	800642e <__swsetup_r+0x1e>
 8006456:	4b24      	ldr	r3, [pc, #144]	; (80064e8 <__swsetup_r+0xd8>)
 8006458:	429c      	cmp	r4, r3
 800645a:	bf08      	it	eq
 800645c:	68ec      	ldreq	r4, [r5, #12]
 800645e:	e7e6      	b.n	800642e <__swsetup_r+0x1e>
 8006460:	0758      	lsls	r0, r3, #29
 8006462:	d512      	bpl.n	800648a <__swsetup_r+0x7a>
 8006464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006466:	b141      	cbz	r1, 800647a <__swsetup_r+0x6a>
 8006468:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800646c:	4299      	cmp	r1, r3
 800646e:	d002      	beq.n	8006476 <__swsetup_r+0x66>
 8006470:	4630      	mov	r0, r6
 8006472:	f7ff fcd5 	bl	8005e20 <_free_r>
 8006476:	2300      	movs	r3, #0
 8006478:	6363      	str	r3, [r4, #52]	; 0x34
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006480:	81a3      	strh	r3, [r4, #12]
 8006482:	2300      	movs	r3, #0
 8006484:	6063      	str	r3, [r4, #4]
 8006486:	6923      	ldr	r3, [r4, #16]
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	89a3      	ldrh	r3, [r4, #12]
 800648c:	f043 0308 	orr.w	r3, r3, #8
 8006490:	81a3      	strh	r3, [r4, #12]
 8006492:	6923      	ldr	r3, [r4, #16]
 8006494:	b94b      	cbnz	r3, 80064aa <__swsetup_r+0x9a>
 8006496:	89a3      	ldrh	r3, [r4, #12]
 8006498:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800649c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064a0:	d003      	beq.n	80064aa <__swsetup_r+0x9a>
 80064a2:	4621      	mov	r1, r4
 80064a4:	4630      	mov	r0, r6
 80064a6:	f000 fa09 	bl	80068bc <__smakebuf_r>
 80064aa:	89a0      	ldrh	r0, [r4, #12]
 80064ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80064b0:	f010 0301 	ands.w	r3, r0, #1
 80064b4:	d00a      	beq.n	80064cc <__swsetup_r+0xbc>
 80064b6:	2300      	movs	r3, #0
 80064b8:	60a3      	str	r3, [r4, #8]
 80064ba:	6963      	ldr	r3, [r4, #20]
 80064bc:	425b      	negs	r3, r3
 80064be:	61a3      	str	r3, [r4, #24]
 80064c0:	6923      	ldr	r3, [r4, #16]
 80064c2:	b943      	cbnz	r3, 80064d6 <__swsetup_r+0xc6>
 80064c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80064c8:	d1ba      	bne.n	8006440 <__swsetup_r+0x30>
 80064ca:	bd70      	pop	{r4, r5, r6, pc}
 80064cc:	0781      	lsls	r1, r0, #30
 80064ce:	bf58      	it	pl
 80064d0:	6963      	ldrpl	r3, [r4, #20]
 80064d2:	60a3      	str	r3, [r4, #8]
 80064d4:	e7f4      	b.n	80064c0 <__swsetup_r+0xb0>
 80064d6:	2000      	movs	r0, #0
 80064d8:	e7f7      	b.n	80064ca <__swsetup_r+0xba>
 80064da:	bf00      	nop
 80064dc:	2000000c 	.word	0x2000000c
 80064e0:	0800711c 	.word	0x0800711c
 80064e4:	0800713c 	.word	0x0800713c
 80064e8:	080070fc 	.word	0x080070fc

080064ec <abort>:
 80064ec:	b508      	push	{r3, lr}
 80064ee:	2006      	movs	r0, #6
 80064f0:	f000 fa4c 	bl	800698c <raise>
 80064f4:	2001      	movs	r0, #1
 80064f6:	f7fa fe7f 	bl	80011f8 <_exit>
	...

080064fc <__sflush_r>:
 80064fc:	898a      	ldrh	r2, [r1, #12]
 80064fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006502:	4605      	mov	r5, r0
 8006504:	0710      	lsls	r0, r2, #28
 8006506:	460c      	mov	r4, r1
 8006508:	d458      	bmi.n	80065bc <__sflush_r+0xc0>
 800650a:	684b      	ldr	r3, [r1, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	dc05      	bgt.n	800651c <__sflush_r+0x20>
 8006510:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006512:	2b00      	cmp	r3, #0
 8006514:	dc02      	bgt.n	800651c <__sflush_r+0x20>
 8006516:	2000      	movs	r0, #0
 8006518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800651c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800651e:	2e00      	cmp	r6, #0
 8006520:	d0f9      	beq.n	8006516 <__sflush_r+0x1a>
 8006522:	2300      	movs	r3, #0
 8006524:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006528:	682f      	ldr	r7, [r5, #0]
 800652a:	602b      	str	r3, [r5, #0]
 800652c:	d032      	beq.n	8006594 <__sflush_r+0x98>
 800652e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006530:	89a3      	ldrh	r3, [r4, #12]
 8006532:	075a      	lsls	r2, r3, #29
 8006534:	d505      	bpl.n	8006542 <__sflush_r+0x46>
 8006536:	6863      	ldr	r3, [r4, #4]
 8006538:	1ac0      	subs	r0, r0, r3
 800653a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800653c:	b10b      	cbz	r3, 8006542 <__sflush_r+0x46>
 800653e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006540:	1ac0      	subs	r0, r0, r3
 8006542:	2300      	movs	r3, #0
 8006544:	4602      	mov	r2, r0
 8006546:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006548:	6a21      	ldr	r1, [r4, #32]
 800654a:	4628      	mov	r0, r5
 800654c:	47b0      	blx	r6
 800654e:	1c43      	adds	r3, r0, #1
 8006550:	89a3      	ldrh	r3, [r4, #12]
 8006552:	d106      	bne.n	8006562 <__sflush_r+0x66>
 8006554:	6829      	ldr	r1, [r5, #0]
 8006556:	291d      	cmp	r1, #29
 8006558:	d82c      	bhi.n	80065b4 <__sflush_r+0xb8>
 800655a:	4a2a      	ldr	r2, [pc, #168]	; (8006604 <__sflush_r+0x108>)
 800655c:	40ca      	lsrs	r2, r1
 800655e:	07d6      	lsls	r6, r2, #31
 8006560:	d528      	bpl.n	80065b4 <__sflush_r+0xb8>
 8006562:	2200      	movs	r2, #0
 8006564:	6062      	str	r2, [r4, #4]
 8006566:	04d9      	lsls	r1, r3, #19
 8006568:	6922      	ldr	r2, [r4, #16]
 800656a:	6022      	str	r2, [r4, #0]
 800656c:	d504      	bpl.n	8006578 <__sflush_r+0x7c>
 800656e:	1c42      	adds	r2, r0, #1
 8006570:	d101      	bne.n	8006576 <__sflush_r+0x7a>
 8006572:	682b      	ldr	r3, [r5, #0]
 8006574:	b903      	cbnz	r3, 8006578 <__sflush_r+0x7c>
 8006576:	6560      	str	r0, [r4, #84]	; 0x54
 8006578:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800657a:	602f      	str	r7, [r5, #0]
 800657c:	2900      	cmp	r1, #0
 800657e:	d0ca      	beq.n	8006516 <__sflush_r+0x1a>
 8006580:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006584:	4299      	cmp	r1, r3
 8006586:	d002      	beq.n	800658e <__sflush_r+0x92>
 8006588:	4628      	mov	r0, r5
 800658a:	f7ff fc49 	bl	8005e20 <_free_r>
 800658e:	2000      	movs	r0, #0
 8006590:	6360      	str	r0, [r4, #52]	; 0x34
 8006592:	e7c1      	b.n	8006518 <__sflush_r+0x1c>
 8006594:	6a21      	ldr	r1, [r4, #32]
 8006596:	2301      	movs	r3, #1
 8006598:	4628      	mov	r0, r5
 800659a:	47b0      	blx	r6
 800659c:	1c41      	adds	r1, r0, #1
 800659e:	d1c7      	bne.n	8006530 <__sflush_r+0x34>
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0c4      	beq.n	8006530 <__sflush_r+0x34>
 80065a6:	2b1d      	cmp	r3, #29
 80065a8:	d001      	beq.n	80065ae <__sflush_r+0xb2>
 80065aa:	2b16      	cmp	r3, #22
 80065ac:	d101      	bne.n	80065b2 <__sflush_r+0xb6>
 80065ae:	602f      	str	r7, [r5, #0]
 80065b0:	e7b1      	b.n	8006516 <__sflush_r+0x1a>
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	e7ad      	b.n	8006518 <__sflush_r+0x1c>
 80065bc:	690f      	ldr	r7, [r1, #16]
 80065be:	2f00      	cmp	r7, #0
 80065c0:	d0a9      	beq.n	8006516 <__sflush_r+0x1a>
 80065c2:	0793      	lsls	r3, r2, #30
 80065c4:	680e      	ldr	r6, [r1, #0]
 80065c6:	bf08      	it	eq
 80065c8:	694b      	ldreq	r3, [r1, #20]
 80065ca:	600f      	str	r7, [r1, #0]
 80065cc:	bf18      	it	ne
 80065ce:	2300      	movne	r3, #0
 80065d0:	eba6 0807 	sub.w	r8, r6, r7
 80065d4:	608b      	str	r3, [r1, #8]
 80065d6:	f1b8 0f00 	cmp.w	r8, #0
 80065da:	dd9c      	ble.n	8006516 <__sflush_r+0x1a>
 80065dc:	6a21      	ldr	r1, [r4, #32]
 80065de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80065e0:	4643      	mov	r3, r8
 80065e2:	463a      	mov	r2, r7
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b0      	blx	r6
 80065e8:	2800      	cmp	r0, #0
 80065ea:	dc06      	bgt.n	80065fa <__sflush_r+0xfe>
 80065ec:	89a3      	ldrh	r3, [r4, #12]
 80065ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065f2:	81a3      	strh	r3, [r4, #12]
 80065f4:	f04f 30ff 	mov.w	r0, #4294967295
 80065f8:	e78e      	b.n	8006518 <__sflush_r+0x1c>
 80065fa:	4407      	add	r7, r0
 80065fc:	eba8 0800 	sub.w	r8, r8, r0
 8006600:	e7e9      	b.n	80065d6 <__sflush_r+0xda>
 8006602:	bf00      	nop
 8006604:	20400001 	.word	0x20400001

08006608 <_fflush_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	690b      	ldr	r3, [r1, #16]
 800660c:	4605      	mov	r5, r0
 800660e:	460c      	mov	r4, r1
 8006610:	b913      	cbnz	r3, 8006618 <_fflush_r+0x10>
 8006612:	2500      	movs	r5, #0
 8006614:	4628      	mov	r0, r5
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	b118      	cbz	r0, 8006622 <_fflush_r+0x1a>
 800661a:	6983      	ldr	r3, [r0, #24]
 800661c:	b90b      	cbnz	r3, 8006622 <_fflush_r+0x1a>
 800661e:	f000 f887 	bl	8006730 <__sinit>
 8006622:	4b14      	ldr	r3, [pc, #80]	; (8006674 <_fflush_r+0x6c>)
 8006624:	429c      	cmp	r4, r3
 8006626:	d11b      	bne.n	8006660 <_fflush_r+0x58>
 8006628:	686c      	ldr	r4, [r5, #4]
 800662a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d0ef      	beq.n	8006612 <_fflush_r+0xa>
 8006632:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006634:	07d0      	lsls	r0, r2, #31
 8006636:	d404      	bmi.n	8006642 <_fflush_r+0x3a>
 8006638:	0599      	lsls	r1, r3, #22
 800663a:	d402      	bmi.n	8006642 <_fflush_r+0x3a>
 800663c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800663e:	f000 f915 	bl	800686c <__retarget_lock_acquire_recursive>
 8006642:	4628      	mov	r0, r5
 8006644:	4621      	mov	r1, r4
 8006646:	f7ff ff59 	bl	80064fc <__sflush_r>
 800664a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800664c:	07da      	lsls	r2, r3, #31
 800664e:	4605      	mov	r5, r0
 8006650:	d4e0      	bmi.n	8006614 <_fflush_r+0xc>
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	059b      	lsls	r3, r3, #22
 8006656:	d4dd      	bmi.n	8006614 <_fflush_r+0xc>
 8006658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800665a:	f000 f908 	bl	800686e <__retarget_lock_release_recursive>
 800665e:	e7d9      	b.n	8006614 <_fflush_r+0xc>
 8006660:	4b05      	ldr	r3, [pc, #20]	; (8006678 <_fflush_r+0x70>)
 8006662:	429c      	cmp	r4, r3
 8006664:	d101      	bne.n	800666a <_fflush_r+0x62>
 8006666:	68ac      	ldr	r4, [r5, #8]
 8006668:	e7df      	b.n	800662a <_fflush_r+0x22>
 800666a:	4b04      	ldr	r3, [pc, #16]	; (800667c <_fflush_r+0x74>)
 800666c:	429c      	cmp	r4, r3
 800666e:	bf08      	it	eq
 8006670:	68ec      	ldreq	r4, [r5, #12]
 8006672:	e7da      	b.n	800662a <_fflush_r+0x22>
 8006674:	0800711c 	.word	0x0800711c
 8006678:	0800713c 	.word	0x0800713c
 800667c:	080070fc 	.word	0x080070fc

08006680 <std>:
 8006680:	2300      	movs	r3, #0
 8006682:	b510      	push	{r4, lr}
 8006684:	4604      	mov	r4, r0
 8006686:	e9c0 3300 	strd	r3, r3, [r0]
 800668a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800668e:	6083      	str	r3, [r0, #8]
 8006690:	8181      	strh	r1, [r0, #12]
 8006692:	6643      	str	r3, [r0, #100]	; 0x64
 8006694:	81c2      	strh	r2, [r0, #14]
 8006696:	6183      	str	r3, [r0, #24]
 8006698:	4619      	mov	r1, r3
 800669a:	2208      	movs	r2, #8
 800669c:	305c      	adds	r0, #92	; 0x5c
 800669e:	f7fd fd2b 	bl	80040f8 <memset>
 80066a2:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <std+0x38>)
 80066a4:	6263      	str	r3, [r4, #36]	; 0x24
 80066a6:	4b05      	ldr	r3, [pc, #20]	; (80066bc <std+0x3c>)
 80066a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80066aa:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <std+0x40>)
 80066ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066ae:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <std+0x44>)
 80066b0:	6224      	str	r4, [r4, #32]
 80066b2:	6323      	str	r3, [r4, #48]	; 0x30
 80066b4:	bd10      	pop	{r4, pc}
 80066b6:	bf00      	nop
 80066b8:	080069c5 	.word	0x080069c5
 80066bc:	080069e7 	.word	0x080069e7
 80066c0:	08006a1f 	.word	0x08006a1f
 80066c4:	08006a43 	.word	0x08006a43

080066c8 <_cleanup_r>:
 80066c8:	4901      	ldr	r1, [pc, #4]	; (80066d0 <_cleanup_r+0x8>)
 80066ca:	f000 b8af 	b.w	800682c <_fwalk_reent>
 80066ce:	bf00      	nop
 80066d0:	08006609 	.word	0x08006609

080066d4 <__sfmoreglue>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	2268      	movs	r2, #104	; 0x68
 80066d8:	1e4d      	subs	r5, r1, #1
 80066da:	4355      	muls	r5, r2
 80066dc:	460e      	mov	r6, r1
 80066de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80066e2:	f7ff fc09 	bl	8005ef8 <_malloc_r>
 80066e6:	4604      	mov	r4, r0
 80066e8:	b140      	cbz	r0, 80066fc <__sfmoreglue+0x28>
 80066ea:	2100      	movs	r1, #0
 80066ec:	e9c0 1600 	strd	r1, r6, [r0]
 80066f0:	300c      	adds	r0, #12
 80066f2:	60a0      	str	r0, [r4, #8]
 80066f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80066f8:	f7fd fcfe 	bl	80040f8 <memset>
 80066fc:	4620      	mov	r0, r4
 80066fe:	bd70      	pop	{r4, r5, r6, pc}

08006700 <__sfp_lock_acquire>:
 8006700:	4801      	ldr	r0, [pc, #4]	; (8006708 <__sfp_lock_acquire+0x8>)
 8006702:	f000 b8b3 	b.w	800686c <__retarget_lock_acquire_recursive>
 8006706:	bf00      	nop
 8006708:	200002d9 	.word	0x200002d9

0800670c <__sfp_lock_release>:
 800670c:	4801      	ldr	r0, [pc, #4]	; (8006714 <__sfp_lock_release+0x8>)
 800670e:	f000 b8ae 	b.w	800686e <__retarget_lock_release_recursive>
 8006712:	bf00      	nop
 8006714:	200002d9 	.word	0x200002d9

08006718 <__sinit_lock_acquire>:
 8006718:	4801      	ldr	r0, [pc, #4]	; (8006720 <__sinit_lock_acquire+0x8>)
 800671a:	f000 b8a7 	b.w	800686c <__retarget_lock_acquire_recursive>
 800671e:	bf00      	nop
 8006720:	200002da 	.word	0x200002da

08006724 <__sinit_lock_release>:
 8006724:	4801      	ldr	r0, [pc, #4]	; (800672c <__sinit_lock_release+0x8>)
 8006726:	f000 b8a2 	b.w	800686e <__retarget_lock_release_recursive>
 800672a:	bf00      	nop
 800672c:	200002da 	.word	0x200002da

08006730 <__sinit>:
 8006730:	b510      	push	{r4, lr}
 8006732:	4604      	mov	r4, r0
 8006734:	f7ff fff0 	bl	8006718 <__sinit_lock_acquire>
 8006738:	69a3      	ldr	r3, [r4, #24]
 800673a:	b11b      	cbz	r3, 8006744 <__sinit+0x14>
 800673c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006740:	f7ff bff0 	b.w	8006724 <__sinit_lock_release>
 8006744:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006748:	6523      	str	r3, [r4, #80]	; 0x50
 800674a:	4b13      	ldr	r3, [pc, #76]	; (8006798 <__sinit+0x68>)
 800674c:	4a13      	ldr	r2, [pc, #76]	; (800679c <__sinit+0x6c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	62a2      	str	r2, [r4, #40]	; 0x28
 8006752:	42a3      	cmp	r3, r4
 8006754:	bf04      	itt	eq
 8006756:	2301      	moveq	r3, #1
 8006758:	61a3      	streq	r3, [r4, #24]
 800675a:	4620      	mov	r0, r4
 800675c:	f000 f820 	bl	80067a0 <__sfp>
 8006760:	6060      	str	r0, [r4, #4]
 8006762:	4620      	mov	r0, r4
 8006764:	f000 f81c 	bl	80067a0 <__sfp>
 8006768:	60a0      	str	r0, [r4, #8]
 800676a:	4620      	mov	r0, r4
 800676c:	f000 f818 	bl	80067a0 <__sfp>
 8006770:	2200      	movs	r2, #0
 8006772:	60e0      	str	r0, [r4, #12]
 8006774:	2104      	movs	r1, #4
 8006776:	6860      	ldr	r0, [r4, #4]
 8006778:	f7ff ff82 	bl	8006680 <std>
 800677c:	68a0      	ldr	r0, [r4, #8]
 800677e:	2201      	movs	r2, #1
 8006780:	2109      	movs	r1, #9
 8006782:	f7ff ff7d 	bl	8006680 <std>
 8006786:	68e0      	ldr	r0, [r4, #12]
 8006788:	2202      	movs	r2, #2
 800678a:	2112      	movs	r1, #18
 800678c:	f7ff ff78 	bl	8006680 <std>
 8006790:	2301      	movs	r3, #1
 8006792:	61a3      	str	r3, [r4, #24]
 8006794:	e7d2      	b.n	800673c <__sinit+0xc>
 8006796:	bf00      	nop
 8006798:	08006d84 	.word	0x08006d84
 800679c:	080066c9 	.word	0x080066c9

080067a0 <__sfp>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	4607      	mov	r7, r0
 80067a4:	f7ff ffac 	bl	8006700 <__sfp_lock_acquire>
 80067a8:	4b1e      	ldr	r3, [pc, #120]	; (8006824 <__sfp+0x84>)
 80067aa:	681e      	ldr	r6, [r3, #0]
 80067ac:	69b3      	ldr	r3, [r6, #24]
 80067ae:	b913      	cbnz	r3, 80067b6 <__sfp+0x16>
 80067b0:	4630      	mov	r0, r6
 80067b2:	f7ff ffbd 	bl	8006730 <__sinit>
 80067b6:	3648      	adds	r6, #72	; 0x48
 80067b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80067bc:	3b01      	subs	r3, #1
 80067be:	d503      	bpl.n	80067c8 <__sfp+0x28>
 80067c0:	6833      	ldr	r3, [r6, #0]
 80067c2:	b30b      	cbz	r3, 8006808 <__sfp+0x68>
 80067c4:	6836      	ldr	r6, [r6, #0]
 80067c6:	e7f7      	b.n	80067b8 <__sfp+0x18>
 80067c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80067cc:	b9d5      	cbnz	r5, 8006804 <__sfp+0x64>
 80067ce:	4b16      	ldr	r3, [pc, #88]	; (8006828 <__sfp+0x88>)
 80067d0:	60e3      	str	r3, [r4, #12]
 80067d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80067d6:	6665      	str	r5, [r4, #100]	; 0x64
 80067d8:	f000 f847 	bl	800686a <__retarget_lock_init_recursive>
 80067dc:	f7ff ff96 	bl	800670c <__sfp_lock_release>
 80067e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80067e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80067e8:	6025      	str	r5, [r4, #0]
 80067ea:	61a5      	str	r5, [r4, #24]
 80067ec:	2208      	movs	r2, #8
 80067ee:	4629      	mov	r1, r5
 80067f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80067f4:	f7fd fc80 	bl	80040f8 <memset>
 80067f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80067fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006800:	4620      	mov	r0, r4
 8006802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006804:	3468      	adds	r4, #104	; 0x68
 8006806:	e7d9      	b.n	80067bc <__sfp+0x1c>
 8006808:	2104      	movs	r1, #4
 800680a:	4638      	mov	r0, r7
 800680c:	f7ff ff62 	bl	80066d4 <__sfmoreglue>
 8006810:	4604      	mov	r4, r0
 8006812:	6030      	str	r0, [r6, #0]
 8006814:	2800      	cmp	r0, #0
 8006816:	d1d5      	bne.n	80067c4 <__sfp+0x24>
 8006818:	f7ff ff78 	bl	800670c <__sfp_lock_release>
 800681c:	230c      	movs	r3, #12
 800681e:	603b      	str	r3, [r7, #0]
 8006820:	e7ee      	b.n	8006800 <__sfp+0x60>
 8006822:	bf00      	nop
 8006824:	08006d84 	.word	0x08006d84
 8006828:	ffff0001 	.word	0xffff0001

0800682c <_fwalk_reent>:
 800682c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006830:	4606      	mov	r6, r0
 8006832:	4688      	mov	r8, r1
 8006834:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006838:	2700      	movs	r7, #0
 800683a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800683e:	f1b9 0901 	subs.w	r9, r9, #1
 8006842:	d505      	bpl.n	8006850 <_fwalk_reent+0x24>
 8006844:	6824      	ldr	r4, [r4, #0]
 8006846:	2c00      	cmp	r4, #0
 8006848:	d1f7      	bne.n	800683a <_fwalk_reent+0xe>
 800684a:	4638      	mov	r0, r7
 800684c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006850:	89ab      	ldrh	r3, [r5, #12]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d907      	bls.n	8006866 <_fwalk_reent+0x3a>
 8006856:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800685a:	3301      	adds	r3, #1
 800685c:	d003      	beq.n	8006866 <_fwalk_reent+0x3a>
 800685e:	4629      	mov	r1, r5
 8006860:	4630      	mov	r0, r6
 8006862:	47c0      	blx	r8
 8006864:	4307      	orrs	r7, r0
 8006866:	3568      	adds	r5, #104	; 0x68
 8006868:	e7e9      	b.n	800683e <_fwalk_reent+0x12>

0800686a <__retarget_lock_init_recursive>:
 800686a:	4770      	bx	lr

0800686c <__retarget_lock_acquire_recursive>:
 800686c:	4770      	bx	lr

0800686e <__retarget_lock_release_recursive>:
 800686e:	4770      	bx	lr

08006870 <__swhatbuf_r>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	460e      	mov	r6, r1
 8006874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006878:	2900      	cmp	r1, #0
 800687a:	b096      	sub	sp, #88	; 0x58
 800687c:	4614      	mov	r4, r2
 800687e:	461d      	mov	r5, r3
 8006880:	da08      	bge.n	8006894 <__swhatbuf_r+0x24>
 8006882:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	602a      	str	r2, [r5, #0]
 800688a:	061a      	lsls	r2, r3, #24
 800688c:	d410      	bmi.n	80068b0 <__swhatbuf_r+0x40>
 800688e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006892:	e00e      	b.n	80068b2 <__swhatbuf_r+0x42>
 8006894:	466a      	mov	r2, sp
 8006896:	f000 f8fb 	bl	8006a90 <_fstat_r>
 800689a:	2800      	cmp	r0, #0
 800689c:	dbf1      	blt.n	8006882 <__swhatbuf_r+0x12>
 800689e:	9a01      	ldr	r2, [sp, #4]
 80068a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80068a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80068a8:	425a      	negs	r2, r3
 80068aa:	415a      	adcs	r2, r3
 80068ac:	602a      	str	r2, [r5, #0]
 80068ae:	e7ee      	b.n	800688e <__swhatbuf_r+0x1e>
 80068b0:	2340      	movs	r3, #64	; 0x40
 80068b2:	2000      	movs	r0, #0
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	b016      	add	sp, #88	; 0x58
 80068b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080068bc <__smakebuf_r>:
 80068bc:	898b      	ldrh	r3, [r1, #12]
 80068be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068c0:	079d      	lsls	r5, r3, #30
 80068c2:	4606      	mov	r6, r0
 80068c4:	460c      	mov	r4, r1
 80068c6:	d507      	bpl.n	80068d8 <__smakebuf_r+0x1c>
 80068c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	6123      	str	r3, [r4, #16]
 80068d0:	2301      	movs	r3, #1
 80068d2:	6163      	str	r3, [r4, #20]
 80068d4:	b002      	add	sp, #8
 80068d6:	bd70      	pop	{r4, r5, r6, pc}
 80068d8:	ab01      	add	r3, sp, #4
 80068da:	466a      	mov	r2, sp
 80068dc:	f7ff ffc8 	bl	8006870 <__swhatbuf_r>
 80068e0:	9900      	ldr	r1, [sp, #0]
 80068e2:	4605      	mov	r5, r0
 80068e4:	4630      	mov	r0, r6
 80068e6:	f7ff fb07 	bl	8005ef8 <_malloc_r>
 80068ea:	b948      	cbnz	r0, 8006900 <__smakebuf_r+0x44>
 80068ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068f0:	059a      	lsls	r2, r3, #22
 80068f2:	d4ef      	bmi.n	80068d4 <__smakebuf_r+0x18>
 80068f4:	f023 0303 	bic.w	r3, r3, #3
 80068f8:	f043 0302 	orr.w	r3, r3, #2
 80068fc:	81a3      	strh	r3, [r4, #12]
 80068fe:	e7e3      	b.n	80068c8 <__smakebuf_r+0xc>
 8006900:	4b0d      	ldr	r3, [pc, #52]	; (8006938 <__smakebuf_r+0x7c>)
 8006902:	62b3      	str	r3, [r6, #40]	; 0x28
 8006904:	89a3      	ldrh	r3, [r4, #12]
 8006906:	6020      	str	r0, [r4, #0]
 8006908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800690c:	81a3      	strh	r3, [r4, #12]
 800690e:	9b00      	ldr	r3, [sp, #0]
 8006910:	6163      	str	r3, [r4, #20]
 8006912:	9b01      	ldr	r3, [sp, #4]
 8006914:	6120      	str	r0, [r4, #16]
 8006916:	b15b      	cbz	r3, 8006930 <__smakebuf_r+0x74>
 8006918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800691c:	4630      	mov	r0, r6
 800691e:	f000 f8c9 	bl	8006ab4 <_isatty_r>
 8006922:	b128      	cbz	r0, 8006930 <__smakebuf_r+0x74>
 8006924:	89a3      	ldrh	r3, [r4, #12]
 8006926:	f023 0303 	bic.w	r3, r3, #3
 800692a:	f043 0301 	orr.w	r3, r3, #1
 800692e:	81a3      	strh	r3, [r4, #12]
 8006930:	89a0      	ldrh	r0, [r4, #12]
 8006932:	4305      	orrs	r5, r0
 8006934:	81a5      	strh	r5, [r4, #12]
 8006936:	e7cd      	b.n	80068d4 <__smakebuf_r+0x18>
 8006938:	080066c9 	.word	0x080066c9

0800693c <_raise_r>:
 800693c:	291f      	cmp	r1, #31
 800693e:	b538      	push	{r3, r4, r5, lr}
 8006940:	4604      	mov	r4, r0
 8006942:	460d      	mov	r5, r1
 8006944:	d904      	bls.n	8006950 <_raise_r+0x14>
 8006946:	2316      	movs	r3, #22
 8006948:	6003      	str	r3, [r0, #0]
 800694a:	f04f 30ff 	mov.w	r0, #4294967295
 800694e:	bd38      	pop	{r3, r4, r5, pc}
 8006950:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006952:	b112      	cbz	r2, 800695a <_raise_r+0x1e>
 8006954:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006958:	b94b      	cbnz	r3, 800696e <_raise_r+0x32>
 800695a:	4620      	mov	r0, r4
 800695c:	f000 f830 	bl	80069c0 <_getpid_r>
 8006960:	462a      	mov	r2, r5
 8006962:	4601      	mov	r1, r0
 8006964:	4620      	mov	r0, r4
 8006966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800696a:	f000 b817 	b.w	800699c <_kill_r>
 800696e:	2b01      	cmp	r3, #1
 8006970:	d00a      	beq.n	8006988 <_raise_r+0x4c>
 8006972:	1c59      	adds	r1, r3, #1
 8006974:	d103      	bne.n	800697e <_raise_r+0x42>
 8006976:	2316      	movs	r3, #22
 8006978:	6003      	str	r3, [r0, #0]
 800697a:	2001      	movs	r0, #1
 800697c:	e7e7      	b.n	800694e <_raise_r+0x12>
 800697e:	2400      	movs	r4, #0
 8006980:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006984:	4628      	mov	r0, r5
 8006986:	4798      	blx	r3
 8006988:	2000      	movs	r0, #0
 800698a:	e7e0      	b.n	800694e <_raise_r+0x12>

0800698c <raise>:
 800698c:	4b02      	ldr	r3, [pc, #8]	; (8006998 <raise+0xc>)
 800698e:	4601      	mov	r1, r0
 8006990:	6818      	ldr	r0, [r3, #0]
 8006992:	f7ff bfd3 	b.w	800693c <_raise_r>
 8006996:	bf00      	nop
 8006998:	2000000c 	.word	0x2000000c

0800699c <_kill_r>:
 800699c:	b538      	push	{r3, r4, r5, lr}
 800699e:	4d07      	ldr	r5, [pc, #28]	; (80069bc <_kill_r+0x20>)
 80069a0:	2300      	movs	r3, #0
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	4611      	mov	r1, r2
 80069a8:	602b      	str	r3, [r5, #0]
 80069aa:	f7fa fc15 	bl	80011d8 <_kill>
 80069ae:	1c43      	adds	r3, r0, #1
 80069b0:	d102      	bne.n	80069b8 <_kill_r+0x1c>
 80069b2:	682b      	ldr	r3, [r5, #0]
 80069b4:	b103      	cbz	r3, 80069b8 <_kill_r+0x1c>
 80069b6:	6023      	str	r3, [r4, #0]
 80069b8:	bd38      	pop	{r3, r4, r5, pc}
 80069ba:	bf00      	nop
 80069bc:	200002d4 	.word	0x200002d4

080069c0 <_getpid_r>:
 80069c0:	f7fa bc02 	b.w	80011c8 <_getpid>

080069c4 <__sread>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	460c      	mov	r4, r1
 80069c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069cc:	f000 f894 	bl	8006af8 <_read_r>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	bfab      	itete	ge
 80069d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069d6:	89a3      	ldrhlt	r3, [r4, #12]
 80069d8:	181b      	addge	r3, r3, r0
 80069da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069de:	bfac      	ite	ge
 80069e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80069e2:	81a3      	strhlt	r3, [r4, #12]
 80069e4:	bd10      	pop	{r4, pc}

080069e6 <__swrite>:
 80069e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ea:	461f      	mov	r7, r3
 80069ec:	898b      	ldrh	r3, [r1, #12]
 80069ee:	05db      	lsls	r3, r3, #23
 80069f0:	4605      	mov	r5, r0
 80069f2:	460c      	mov	r4, r1
 80069f4:	4616      	mov	r6, r2
 80069f6:	d505      	bpl.n	8006a04 <__swrite+0x1e>
 80069f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069fc:	2302      	movs	r3, #2
 80069fe:	2200      	movs	r2, #0
 8006a00:	f000 f868 	bl	8006ad4 <_lseek_r>
 8006a04:	89a3      	ldrh	r3, [r4, #12]
 8006a06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a0e:	81a3      	strh	r3, [r4, #12]
 8006a10:	4632      	mov	r2, r6
 8006a12:	463b      	mov	r3, r7
 8006a14:	4628      	mov	r0, r5
 8006a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1a:	f000 b817 	b.w	8006a4c <_write_r>

08006a1e <__sseek>:
 8006a1e:	b510      	push	{r4, lr}
 8006a20:	460c      	mov	r4, r1
 8006a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a26:	f000 f855 	bl	8006ad4 <_lseek_r>
 8006a2a:	1c43      	adds	r3, r0, #1
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	bf15      	itete	ne
 8006a30:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a3a:	81a3      	strheq	r3, [r4, #12]
 8006a3c:	bf18      	it	ne
 8006a3e:	81a3      	strhne	r3, [r4, #12]
 8006a40:	bd10      	pop	{r4, pc}

08006a42 <__sclose>:
 8006a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a46:	f000 b813 	b.w	8006a70 <_close_r>
	...

08006a4c <_write_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4d07      	ldr	r5, [pc, #28]	; (8006a6c <_write_r+0x20>)
 8006a50:	4604      	mov	r4, r0
 8006a52:	4608      	mov	r0, r1
 8006a54:	4611      	mov	r1, r2
 8006a56:	2200      	movs	r2, #0
 8006a58:	602a      	str	r2, [r5, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7fa fbf3 	bl	8001246 <_write>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_write_r+0x1e>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_write_r+0x1e>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	200002d4 	.word	0x200002d4

08006a70 <_close_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4d06      	ldr	r5, [pc, #24]	; (8006a8c <_close_r+0x1c>)
 8006a74:	2300      	movs	r3, #0
 8006a76:	4604      	mov	r4, r0
 8006a78:	4608      	mov	r0, r1
 8006a7a:	602b      	str	r3, [r5, #0]
 8006a7c:	f7fa fbff 	bl	800127e <_close>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d102      	bne.n	8006a8a <_close_r+0x1a>
 8006a84:	682b      	ldr	r3, [r5, #0]
 8006a86:	b103      	cbz	r3, 8006a8a <_close_r+0x1a>
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	bd38      	pop	{r3, r4, r5, pc}
 8006a8c:	200002d4 	.word	0x200002d4

08006a90 <_fstat_r>:
 8006a90:	b538      	push	{r3, r4, r5, lr}
 8006a92:	4d07      	ldr	r5, [pc, #28]	; (8006ab0 <_fstat_r+0x20>)
 8006a94:	2300      	movs	r3, #0
 8006a96:	4604      	mov	r4, r0
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	602b      	str	r3, [r5, #0]
 8006a9e:	f7fa fbfa 	bl	8001296 <_fstat>
 8006aa2:	1c43      	adds	r3, r0, #1
 8006aa4:	d102      	bne.n	8006aac <_fstat_r+0x1c>
 8006aa6:	682b      	ldr	r3, [r5, #0]
 8006aa8:	b103      	cbz	r3, 8006aac <_fstat_r+0x1c>
 8006aaa:	6023      	str	r3, [r4, #0]
 8006aac:	bd38      	pop	{r3, r4, r5, pc}
 8006aae:	bf00      	nop
 8006ab0:	200002d4 	.word	0x200002d4

08006ab4 <_isatty_r>:
 8006ab4:	b538      	push	{r3, r4, r5, lr}
 8006ab6:	4d06      	ldr	r5, [pc, #24]	; (8006ad0 <_isatty_r+0x1c>)
 8006ab8:	2300      	movs	r3, #0
 8006aba:	4604      	mov	r4, r0
 8006abc:	4608      	mov	r0, r1
 8006abe:	602b      	str	r3, [r5, #0]
 8006ac0:	f7fa fbf9 	bl	80012b6 <_isatty>
 8006ac4:	1c43      	adds	r3, r0, #1
 8006ac6:	d102      	bne.n	8006ace <_isatty_r+0x1a>
 8006ac8:	682b      	ldr	r3, [r5, #0]
 8006aca:	b103      	cbz	r3, 8006ace <_isatty_r+0x1a>
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	bd38      	pop	{r3, r4, r5, pc}
 8006ad0:	200002d4 	.word	0x200002d4

08006ad4 <_lseek_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4d07      	ldr	r5, [pc, #28]	; (8006af4 <_lseek_r+0x20>)
 8006ad8:	4604      	mov	r4, r0
 8006ada:	4608      	mov	r0, r1
 8006adc:	4611      	mov	r1, r2
 8006ade:	2200      	movs	r2, #0
 8006ae0:	602a      	str	r2, [r5, #0]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f7fa fbf2 	bl	80012cc <_lseek>
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	d102      	bne.n	8006af2 <_lseek_r+0x1e>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	b103      	cbz	r3, 8006af2 <_lseek_r+0x1e>
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	bd38      	pop	{r3, r4, r5, pc}
 8006af4:	200002d4 	.word	0x200002d4

08006af8 <_read_r>:
 8006af8:	b538      	push	{r3, r4, r5, lr}
 8006afa:	4d07      	ldr	r5, [pc, #28]	; (8006b18 <_read_r+0x20>)
 8006afc:	4604      	mov	r4, r0
 8006afe:	4608      	mov	r0, r1
 8006b00:	4611      	mov	r1, r2
 8006b02:	2200      	movs	r2, #0
 8006b04:	602a      	str	r2, [r5, #0]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f7fa fb80 	bl	800120c <_read>
 8006b0c:	1c43      	adds	r3, r0, #1
 8006b0e:	d102      	bne.n	8006b16 <_read_r+0x1e>
 8006b10:	682b      	ldr	r3, [r5, #0]
 8006b12:	b103      	cbz	r3, 8006b16 <_read_r+0x1e>
 8006b14:	6023      	str	r3, [r4, #0]
 8006b16:	bd38      	pop	{r3, r4, r5, pc}
 8006b18:	200002d4 	.word	0x200002d4

08006b1c <_init>:
 8006b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1e:	bf00      	nop
 8006b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b22:	bc08      	pop	{r3}
 8006b24:	469e      	mov	lr, r3
 8006b26:	4770      	bx	lr

08006b28 <_fini>:
 8006b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b2a:	bf00      	nop
 8006b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b2e:	bc08      	pop	{r3}
 8006b30:	469e      	mov	lr, r3
 8006b32:	4770      	bx	lr
