============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Thu Jun 30 22:08:29 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_gate.db" in  1.615062s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (100.6%)

RUN-1004 : used memory is 433 MB, reserved memory is 377 MB, peak memory is 440 MB
RUN-1002 : start command "report_timing -mode ideal"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode ideal" in  1.457545s wall, 1.375000s user + 0.125000s system = 1.500000s CPU (102.9%)

RUN-1004 : used memory is 463 MB, reserved memory is 428 MB, peak memory is 600 MB
GUI-8003 ERROR: ../rtl/ethernet/count.v is missing!
GUI-8003 ERROR: ../rtl/ethernet/counter_test.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/ethernet/count.v
HDL-1007 : analyze verilog file ../rtl/ethernet/counter_test.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db" in  1.222966s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (102.2%)

RUN-1004 : used memory is 364 MB, reserved memory is 305 MB, peak memory is 600 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.106593s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (103.1%)

RUN-1004 : used memory is 661 MB, reserved memory is 614 MB, peak memory is 661 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.592161s wall, 2.515625s user + 0.156250s system = 2.671875s CPU (103.1%)

RUN-1004 : used memory is 391 MB, reserved memory is 341 MB, peak memory is 788 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 863 feed throughs used by 587 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  9.896129s wall, 9.718750s user + 0.156250s system = 9.875000s CPU (99.8%)

RUN-1004 : used memory is 945 MB, reserved memory is 903 MB, peak memory is 958 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.247367s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.2%)

RUN-1004 : used memory is 995 MB, reserved memory is 955 MB, peak memory is 995 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.508501s wall, 2.437500s user + 0.046875s system = 2.484375s CPU (99.0%)

RUN-1004 : used memory is 985 MB, reserved memory is 959 MB, peak memory is 1060 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.618237s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 1012 MB, reserved memory is 986 MB, peak memory is 1060 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.918586s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 1012 MB, reserved memory is 986 MB, peak memory is 1060 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 863 feed throughs used by 587 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  6.695159s wall, 6.500000s user + 0.234375s system = 6.734375s CPU (100.6%)

RUN-1004 : used memory is 986 MB, reserved memory is 964 MB, peak memory is 1060 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.125661s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 1017 MB, reserved memory is 996 MB, peak memory is 1060 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.223307s wall, 2.187500s user + 0.125000s system = 2.312500s CPU (104.0%)

RUN-1004 : used memory is 1073 MB, reserved memory is 1052 MB, peak memory is 1082 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.633506s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 1093 MB, reserved memory is 1071 MB, peak memory is 1111 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.935813s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 1093 MB, reserved memory is 1071 MB, peak memory is 1111 MB
GUI-1001 : Download success!
RUN-1001 : set_run_property phy_1 -flow_property RouteProperty::opt_timing::medium.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs phy_1 -step bitgen.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 854 feed throughs used by 586 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  6.844825s wall, 6.703125s user + 0.109375s system = 6.812500s CPU (99.5%)

RUN-1004 : used memory is 960 MB, reserved memory is 975 MB, peak memory is 1111 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.175279s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (102.4%)

RUN-1004 : used memory is 991 MB, reserved memory is 1007 MB, peak memory is 1111 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.341439s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (100.8%)

RUN-1004 : used memory is 1049 MB, reserved memory is 1066 MB, peak memory is 1111 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.643275s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1084 MB, peak memory is 1111 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.946900s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1084 MB, peak memory is 1111 MB
GUI-1001 : Download success!
