Fitter report for iwanna
Mon Dec 14 20:29:52 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 14 20:29:52 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; iwanna                                      ;
; Top-level Entity Name              ; iwanna                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,339 / 6,272 ( 53 % )                      ;
;     Total combinational functions  ; 2,692 / 6,272 ( 43 % )                      ;
;     Dedicated logic registers      ; 2,115 / 6,272 ( 34 % )                      ;
; Total registers                    ; 2234                                        ;
; Total pins                         ; 132 / 180 ( 73 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392 / 276,480 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 4 / 30 ( 13 % )                             ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                    ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[2]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[3]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[4]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[5]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[6]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[7]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[8]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[9]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                               ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[10]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                              ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[11]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                              ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[12]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                              ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_bank[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_bank[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[0]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[0]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                  ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[0]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[1]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[1]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[1]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[2]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[2]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[2]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[3]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                  ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_cmd[3]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[0]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[1]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[2]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[2]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[3]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[3]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[4]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[4]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[5]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[5]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[6]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[6]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[7]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[7]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[8]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[8]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[9]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[9]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                 ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[10]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[10]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[11]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[11]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[12]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[12]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[13]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[13]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[14]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[14]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[15]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[15]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[16]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[16]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[17]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[17]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[18]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[18]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[19]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[19]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[20]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[20]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[21]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[21]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[22]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[22]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[23]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[23]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[24]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[24]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[25]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[25]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[26]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[26]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[27]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[27]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[28]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[28]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[29]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[29]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[30]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[30]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[31]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_data[31]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_dqm[0]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_dqm[1]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_dqm[2]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[2]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_dqm[3]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[3]~output                                                                                                                                                                                                ; I                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                     ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                 ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                    ; Q                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_31                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                ; OE               ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_31                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                   ;                  ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[0]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[1]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[2]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[3]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[4]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[5]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[6]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[7]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[8]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[9]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                  ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[10]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[11]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[12]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[13]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[14]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[15]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[16]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[16]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[17]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[17]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[18]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[18]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[19]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[19]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[20]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[20]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[21]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[21]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[22]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[22]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[23]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[23]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[24]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[24]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[25]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[25]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[26]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[26]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[27]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[27]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[28]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[28]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[29]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[29]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[30]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[30]~input                                                                                                                                                                                                 ; O                ;                       ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|za_data[31]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[31]~input                                                                                                                                                                                                 ; O                ;                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                           ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; iwanna_soc_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; iwanna_soc_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5345 ) ; 0.00 % ( 0 / 5345 )        ; 0.00 % ( 0 / 5345 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5345 ) ; 0.00 % ( 0 / 5345 )        ; 0.00 % ( 0 / 5345 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5096 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Quartus/ECE385/final/iwanna.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,339 / 6,272 ( 53 % )    ;
;     -- Combinational with no register       ; 1224                      ;
;     -- Register only                        ; 647                       ;
;     -- Combinational with a register        ; 1468                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1390                      ;
;     -- 3 input functions                    ; 765                       ;
;     -- <=2 input functions                  ; 537                       ;
;     -- Register only                        ; 647                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2468                      ;
;     -- arithmetic mode                      ; 224                       ;
;                                             ;                           ;
; Total registers*                            ; 2,234 / 7,124 ( 31 % )    ;
;     -- Dedicated logic registers            ; 2,115 / 6,272 ( 34 % )    ;
;     -- I/O registers                        ; 119 / 852 ( 14 % )        ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 263 / 392 ( 67 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 132 / 180 ( 73 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 6 / 30 ( 20 % )           ;
; Total block memory bits                     ; 11,392 / 276,480 ( 4 % )  ;
; Total block memory implementation bits      ; 55,296 / 276,480 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 30 ( 13 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global signals                              ; 9                         ;
;     -- Global clocks                        ; 9 / 10 ( 90 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 10.3% / 9.9% / 10.8%      ;
; Peak interconnect usage (total/H/V)         ; 16.7% / 15.1% / 18.8%     ;
; Maximum fan-out                             ; 1104                      ;
; Highest non-global fan-out                  ; 97                        ;
; Total fan-out                               ; 17293                     ;
; Average fan-out                             ; 3.04                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 3173 / 6272 ( 51 % ) ; 166 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1143                 ; 81                 ; 0                              ;
;     -- Register only                         ; 629                  ; 18                 ; 0                              ;
;     -- Combinational with a register         ; 1401                 ; 67                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 1319                 ; 71                 ; 0                              ;
;     -- 3 input functions                     ; 731                  ; 34                 ; 0                              ;
;     -- <=2 input functions                   ; 494                  ; 43                 ; 0                              ;
;     -- Register only                         ; 629                  ; 18                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 2328                 ; 140                ; 0                              ;
;     -- arithmetic mode                       ; 216                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 2149                 ; 85                 ; 0                              ;
;     -- Dedicated logic registers             ; 2030 / 6272 ( 32 % ) ; 85 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 238                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 250 / 392 ( 64 % )   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 132                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 30 ( 13 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 11392                ; 0                  ; 0                              ;
; Total RAM block bits                         ; 55296                ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 6 / 30 ( 20 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 7 / 12 ( 58 % )      ; 0 / 12 ( 0 % )     ; 4 / 12 ( 33 % )                ;
; Double Data Rate I/O output circuitry        ; 55 / 185 ( 29 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 185 ( 17 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 1298                 ; 125                ; 3                              ;
;     -- Registered Input Connections          ; 1099                 ; 94                 ; 0                              ;
;     -- Output Connections                    ; 272                  ; 181                ; 973                            ;
;     -- Registered Output Connections         ; 6                    ; 181                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 16764                ; 947                ; 987                            ;
;     -- Registered Connections                ; 7132                 ; 664                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 290                  ; 304                ; 976                            ;
;     -- sld_hub:auto_hub                      ; 304                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 976                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 43                   ; 62                 ; 3                              ;
;     -- Output Ports                          ; 84                   ; 79                 ; 4                              ;
;     -- Bidir Ports                           ; 48                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 40                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 47                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 52                 ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 59                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; E1    ; 1        ; 0            ; 11           ; 7            ; 1105                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; KEY[0]   ; F10   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; KEY[1]   ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; KEY[2]   ; E15   ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; KEY[3]   ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; OTG_INT  ; A6    ; 8        ; 9            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; L13   ; 5        ; 34           ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10] ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11] ; K12   ; 5        ; 34           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[12] ; N13   ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]  ; K15   ; 5        ; 34           ; 9            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]  ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]  ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]  ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]  ; L12   ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]  ; K11   ; 5        ; 34           ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]  ; L14   ; 5        ; 34           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]  ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA[0]    ; P15   ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA[1]    ; N14   ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N    ; T15   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CKE      ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N     ; T13   ; 4        ; 28           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[0]   ; P14   ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[2]   ; N11   ; 4        ; 30           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[3]   ; L11   ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N    ; P11   ; 4        ; 28           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N     ; R13   ; 4        ; 28           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[0]       ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[1]       ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[2]       ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[3]       ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[4]       ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[5]       ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[6]       ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[0]       ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[1]       ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[2]       ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[3]       ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[4]       ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[5]       ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[6]       ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[0]       ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[1]       ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[2]       ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[3]       ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_ADDR[0]   ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_ADDR[1]   ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_CS_N      ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_RD_N      ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_RST_N     ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OTG_WR_N      ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_BLANK_N   ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[0]      ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[1]      ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[2]      ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[3]      ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[4]      ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[5]      ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[6]      ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_B[7]      ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_CLK       ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[0]      ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[1]      ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[2]      ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[3]      ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[4]      ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[5]      ; F5    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[6]      ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_G[7]      ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_HS        ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[0]      ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[1]      ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[2]      ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[3]      ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[4]      ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[5]      ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[6]      ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_R[7]      ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_SYNC_N    ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_VS        ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------+
; DRAM_DQ[0]   ; T12   ; 4        ; 25           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe                ;
; DRAM_DQ[10]  ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10  ;
; DRAM_DQ[11]  ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11  ;
; DRAM_DQ[12]  ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12  ;
; DRAM_DQ[13]  ; R7    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13  ;
; DRAM_DQ[14]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14  ;
; DRAM_DQ[15]  ; R12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15  ;
; DRAM_DQ[16]  ; M8    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16  ;
; DRAM_DQ[17]  ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17  ;
; DRAM_DQ[18]  ; P9    ; 4        ; 25           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18  ;
; DRAM_DQ[19]  ; N8    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19  ;
; DRAM_DQ[1]   ; T5    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1   ;
; DRAM_DQ[20]  ; T8    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20  ;
; DRAM_DQ[21]  ; N9    ; 4        ; 21           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21  ;
; DRAM_DQ[22]  ; M9    ; 4        ; 21           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22  ;
; DRAM_DQ[23]  ; P8    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23  ;
; DRAM_DQ[24]  ; M6    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24  ;
; DRAM_DQ[25]  ; L8    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25  ;
; DRAM_DQ[26]  ; L7    ; 3        ; 11           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26  ;
; DRAM_DQ[27]  ; R9    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27  ;
; DRAM_DQ[28]  ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28  ;
; DRAM_DQ[29]  ; T9    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29  ;
; DRAM_DQ[2]   ; P6    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2   ;
; DRAM_DQ[30]  ; L9    ; 4        ; 18           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30  ;
; DRAM_DQ[31]  ; M10   ; 4        ; 28           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_31  ;
; DRAM_DQ[3]   ; M7    ; 3        ; 9            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3   ;
; DRAM_DQ[4]   ; R8    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4   ;
; DRAM_DQ[5]   ; R6    ; 3        ; 11           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5   ;
; DRAM_DQ[6]   ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6   ;
; DRAM_DQ[7]   ; K9    ; 4        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7   ;
; DRAM_DQ[8]   ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8   ;
; DRAM_DQ[9]   ; K10   ; 4        ; 25           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9   ;
; OTG_DATA[0]  ; L3    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[10] ; K1    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[11] ; L1    ; 2        ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[12] ; L2    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[13] ; K2    ; 2        ; 0            ; 8            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[14] ; P1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[15] ; L6    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[1]  ; K6    ; 2        ; 0            ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[2]  ; J1    ; 2        ; 0            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[3]  ; G2    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[4]  ; N2    ; 2        ; 0            ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[5]  ; L4    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[6]  ; J2    ; 2        ; 0            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[7]  ; K5    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[8]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
; OTG_DATA[9]  ; N1    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; OTG_RD_N                ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; HEX0[6]                 ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; VGA_BLANK_N             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; OTG_WR_N                ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; HEX0[5]                 ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; VGA_G[0]                ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; VGA_R[7]                ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; VGA_G[7]                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 2        ; 16 / 19 ( 84 % ) ; 2.5V          ; --           ;
; 3        ; 20 / 26 ( 77 % ) ; 2.5V          ; --           ;
; 4        ; 25 / 27 ( 93 % ) ; 2.5V          ; --           ;
; 5        ; 16 / 25 ( 64 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 7        ; 23 / 26 ( 88 % ) ; 2.5V          ; --           ;
; 8        ; 21 / 26 ( 81 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; VGA_G[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; VGA_G[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; OTG_INT                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; VGA_B[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; VGA_R[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 8        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; VGA_R[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; VGA_B[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; VGA_CLK                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; VGA_G[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; VGA_R[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; VGA_R[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; VGA_BLANK_N                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; VGA_B[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 127        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; VGA_G[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 185        ; 8        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; OTG_WR_N                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; VGA_B[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; VGA_SYNC_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; OTG_DATA[3]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; OTG_DATA[2]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; OTG_DATA[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; OTG_CS_N                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; OTG_RD_N                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; OTG_DATA[10]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; OTG_DATA[13]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; OTG_DATA[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; OTG_DATA[1]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; OTG_ADDR[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 76         ; 4        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; OTG_DATA[11]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; OTG_DATA[12]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; OTG_DATA[0]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; OTG_DATA[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; OTG_DATA[15]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; DRAM_DQ[26]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; DRAM_DQ[25]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; DRAM_DQ[30]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; DRAM_DQ[17]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; DRAM_DQM[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; DRAM_DQ[24]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; DRAM_DQ[16]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; DRAM_DQ[22]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; DRAM_DQ[31]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; OTG_DATA[9]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; OTG_DATA[4]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; DRAM_DQ[19]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; DRAM_DQ[21]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; DRAM_DQM[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; DRAM_ADDR[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; DRAM_BA[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; OTG_DATA[14]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 43         ; 2        ; OTG_DATA[8]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; DRAM_DQ[23]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; DRAM_DQ[18]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; DRAM_DQM[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 107        ; 5        ; DRAM_BA[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 61         ; 3        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; DRAM_DQ[27]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; DRAM_DQ[28]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; OTG_RST_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; OTG_ADDR[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; DRAM_DQ[20]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; DRAM_DQ[29]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; DRAM_DQM[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1 ; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|pll7 ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; SDC pin name                  ; vga_clk_instance|altpll_component|auto_generated|pll1                               ; nios_system|sdram_pll|sd1|pll7                                                                  ;
; PLL mode                      ; Normal                                                                              ; Normal                                                                                          ;
; Compensate clock              ; clock0                                                                              ; clock0                                                                                          ;
; Compensated input/output pins ; --                                                                                  ; --                                                                                              ;
; Switchover type               ; --                                                                                  ; --                                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                            ; 50.0 MHz                                                                                        ;
; Input frequency 1             ; --                                                                                  ; --                                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ; 50.0 MHz                                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                           ; 500.0 MHz                                                                                       ;
; VCO post scale K counter      ; 2                                                                                   ; 2                                                                                               ;
; VCO frequency control         ; Auto                                                                                ; Auto                                                                                            ;
; VCO phase shift step          ; 208 ps                                                                              ; 250 ps                                                                                          ;
; VCO multiply                  ; --                                                                                  ; --                                                                                              ;
; VCO divide                    ; --                                                                                  ; --                                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                            ; 30.0 MHz                                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                           ; 65.02 MHz                                                                                       ;
; M VCO Tap                     ; 0                                                                                   ; 4                                                                                               ;
; M Initial                     ; 1                                                                                   ; 2                                                                                               ;
; M value                       ; 12                                                                                  ; 10                                                                                              ;
; N value                       ; 1                                                                                   ; 1                                                                                               ;
; Charge pump current           ; setting 1                                                                           ; setting 1                                                                                       ;
; Loop filter resistance        ; setting 27                                                                          ; setting 27                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                           ; setting 0                                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                  ; 1.03 MHz to 1.97 MHz                                                                            ;
; Bandwidth type                ; Medium                                                                              ; Medium                                                                                          ;
; Real time reconfigurable      ; Off                                                                                 ; Off                                                                                             ;
; Scan chain MIF file           ; --                                                                                  ; --                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                 ; Off                                                                                             ;
; PLL location                  ; PLL_2                                                                               ; PLL_1                                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                            ; CLOCK_50                                                                                        ;
; Inclk1 signal                 ; --                                                                                  ; --                                                                                              ;
; Inclk0 signal type            ; Global Clock                                                                        ; Dedicated Pin                                                                                   ;
; Inclk1 signal type            ; --                                                                                  ; --                                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; Name                                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                 ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; nios_system|sdram_pll|sd1|pll7|clk[0]                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; nios_system|sdram_pll|sd1|pll7|clk[1]                        ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; KEY[1]        ; Incomplete set of assignments ;
; KEY[2]        ; Incomplete set of assignments ;
; KEY[3]        ; Incomplete set of assignments ;
; LEDG[0]       ; Incomplete set of assignments ;
; LEDG[1]       ; Incomplete set of assignments ;
; LEDG[2]       ; Incomplete set of assignments ;
; LEDG[3]       ; Incomplete set of assignments ;
; HEX0[0]       ; Incomplete set of assignments ;
; HEX0[1]       ; Incomplete set of assignments ;
; HEX0[2]       ; Incomplete set of assignments ;
; HEX0[3]       ; Incomplete set of assignments ;
; HEX0[4]       ; Incomplete set of assignments ;
; HEX0[5]       ; Incomplete set of assignments ;
; HEX0[6]       ; Incomplete set of assignments ;
; HEX1[0]       ; Incomplete set of assignments ;
; HEX1[1]       ; Incomplete set of assignments ;
; HEX1[2]       ; Incomplete set of assignments ;
; HEX1[3]       ; Incomplete set of assignments ;
; HEX1[4]       ; Incomplete set of assignments ;
; HEX1[5]       ; Incomplete set of assignments ;
; HEX1[6]       ; Incomplete set of assignments ;
; VGA_R[0]      ; Incomplete set of assignments ;
; VGA_R[1]      ; Incomplete set of assignments ;
; VGA_R[2]      ; Incomplete set of assignments ;
; VGA_R[3]      ; Incomplete set of assignments ;
; VGA_R[4]      ; Incomplete set of assignments ;
; VGA_R[5]      ; Incomplete set of assignments ;
; VGA_R[6]      ; Incomplete set of assignments ;
; VGA_R[7]      ; Incomplete set of assignments ;
; VGA_G[0]      ; Incomplete set of assignments ;
; VGA_G[1]      ; Incomplete set of assignments ;
; VGA_G[2]      ; Incomplete set of assignments ;
; VGA_G[3]      ; Incomplete set of assignments ;
; VGA_G[4]      ; Incomplete set of assignments ;
; VGA_G[5]      ; Incomplete set of assignments ;
; VGA_G[6]      ; Incomplete set of assignments ;
; VGA_G[7]      ; Incomplete set of assignments ;
; VGA_B[0]      ; Incomplete set of assignments ;
; VGA_B[1]      ; Incomplete set of assignments ;
; VGA_B[2]      ; Incomplete set of assignments ;
; VGA_B[3]      ; Incomplete set of assignments ;
; VGA_B[4]      ; Incomplete set of assignments ;
; VGA_B[5]      ; Incomplete set of assignments ;
; VGA_B[6]      ; Incomplete set of assignments ;
; VGA_B[7]      ; Incomplete set of assignments ;
; VGA_CLK       ; Incomplete set of assignments ;
; VGA_SYNC_N    ; Incomplete set of assignments ;
; VGA_BLANK_N   ; Incomplete set of assignments ;
; VGA_VS        ; Incomplete set of assignments ;
; VGA_HS        ; Incomplete set of assignments ;
; OTG_ADDR[0]   ; Incomplete set of assignments ;
; OTG_ADDR[1]   ; Incomplete set of assignments ;
; OTG_CS_N      ; Incomplete set of assignments ;
; OTG_RD_N      ; Incomplete set of assignments ;
; OTG_WR_N      ; Incomplete set of assignments ;
; OTG_RST_N     ; Incomplete set of assignments ;
; OTG_INT       ; Incomplete set of assignments ;
; DRAM_ADDR[0]  ; Incomplete set of assignments ;
; DRAM_ADDR[1]  ; Incomplete set of assignments ;
; DRAM_ADDR[2]  ; Incomplete set of assignments ;
; DRAM_ADDR[3]  ; Incomplete set of assignments ;
; DRAM_ADDR[4]  ; Incomplete set of assignments ;
; DRAM_ADDR[5]  ; Incomplete set of assignments ;
; DRAM_ADDR[6]  ; Incomplete set of assignments ;
; DRAM_ADDR[7]  ; Incomplete set of assignments ;
; DRAM_ADDR[8]  ; Incomplete set of assignments ;
; DRAM_ADDR[9]  ; Incomplete set of assignments ;
; DRAM_ADDR[10] ; Incomplete set of assignments ;
; DRAM_ADDR[11] ; Incomplete set of assignments ;
; DRAM_ADDR[12] ; Incomplete set of assignments ;
; DRAM_BA[0]    ; Incomplete set of assignments ;
; DRAM_BA[1]    ; Incomplete set of assignments ;
; DRAM_DQM[0]   ; Incomplete set of assignments ;
; DRAM_DQM[1]   ; Incomplete set of assignments ;
; DRAM_DQM[2]   ; Incomplete set of assignments ;
; DRAM_DQM[3]   ; Incomplete set of assignments ;
; DRAM_RAS_N    ; Incomplete set of assignments ;
; DRAM_CAS_N    ; Incomplete set of assignments ;
; DRAM_CKE      ; Incomplete set of assignments ;
; DRAM_WE_N     ; Incomplete set of assignments ;
; DRAM_CS_N     ; Incomplete set of assignments ;
; DRAM_CLK      ; Incomplete set of assignments ;
; OTG_DATA[0]   ; Incomplete set of assignments ;
; OTG_DATA[1]   ; Incomplete set of assignments ;
; OTG_DATA[2]   ; Incomplete set of assignments ;
; OTG_DATA[3]   ; Incomplete set of assignments ;
; OTG_DATA[4]   ; Incomplete set of assignments ;
; OTG_DATA[5]   ; Incomplete set of assignments ;
; OTG_DATA[6]   ; Incomplete set of assignments ;
; OTG_DATA[7]   ; Incomplete set of assignments ;
; OTG_DATA[8]   ; Incomplete set of assignments ;
; OTG_DATA[9]   ; Incomplete set of assignments ;
; OTG_DATA[10]  ; Incomplete set of assignments ;
; OTG_DATA[11]  ; Incomplete set of assignments ;
; OTG_DATA[12]  ; Incomplete set of assignments ;
; OTG_DATA[13]  ; Incomplete set of assignments ;
; OTG_DATA[14]  ; Incomplete set of assignments ;
; OTG_DATA[15]  ; Incomplete set of assignments ;
; DRAM_DQ[0]    ; Incomplete set of assignments ;
; DRAM_DQ[1]    ; Incomplete set of assignments ;
; DRAM_DQ[2]    ; Incomplete set of assignments ;
; DRAM_DQ[3]    ; Incomplete set of assignments ;
; DRAM_DQ[4]    ; Incomplete set of assignments ;
; DRAM_DQ[5]    ; Incomplete set of assignments ;
; DRAM_DQ[6]    ; Incomplete set of assignments ;
; DRAM_DQ[7]    ; Incomplete set of assignments ;
; DRAM_DQ[8]    ; Incomplete set of assignments ;
; DRAM_DQ[9]    ; Incomplete set of assignments ;
; DRAM_DQ[10]   ; Incomplete set of assignments ;
; DRAM_DQ[11]   ; Incomplete set of assignments ;
; DRAM_DQ[12]   ; Incomplete set of assignments ;
; DRAM_DQ[13]   ; Incomplete set of assignments ;
; DRAM_DQ[14]   ; Incomplete set of assignments ;
; DRAM_DQ[15]   ; Incomplete set of assignments ;
; DRAM_DQ[16]   ; Incomplete set of assignments ;
; DRAM_DQ[17]   ; Incomplete set of assignments ;
; DRAM_DQ[18]   ; Incomplete set of assignments ;
; DRAM_DQ[19]   ; Incomplete set of assignments ;
; DRAM_DQ[20]   ; Incomplete set of assignments ;
; DRAM_DQ[21]   ; Incomplete set of assignments ;
; DRAM_DQ[22]   ; Incomplete set of assignments ;
; DRAM_DQ[23]   ; Incomplete set of assignments ;
; DRAM_DQ[24]   ; Incomplete set of assignments ;
; DRAM_DQ[25]   ; Incomplete set of assignments ;
; DRAM_DQ[26]   ; Incomplete set of assignments ;
; DRAM_DQ[27]   ; Incomplete set of assignments ;
; DRAM_DQ[28]   ; Incomplete set of assignments ;
; DRAM_DQ[29]   ; Incomplete set of assignments ;
; DRAM_DQ[30]   ; Incomplete set of assignments ;
; DRAM_DQ[31]   ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; KEY[1]        ; Missing location assignment   ;
; KEY[2]        ; Missing location assignment   ;
; KEY[3]        ; Missing location assignment   ;
; LEDG[0]       ; Missing location assignment   ;
; LEDG[1]       ; Missing location assignment   ;
; LEDG[2]       ; Missing location assignment   ;
; LEDG[3]       ; Missing location assignment   ;
; HEX0[0]       ; Missing location assignment   ;
; HEX0[1]       ; Missing location assignment   ;
; HEX0[2]       ; Missing location assignment   ;
; HEX0[3]       ; Missing location assignment   ;
; HEX0[4]       ; Missing location assignment   ;
; HEX0[5]       ; Missing location assignment   ;
; HEX0[6]       ; Missing location assignment   ;
; HEX1[0]       ; Missing location assignment   ;
; HEX1[1]       ; Missing location assignment   ;
; HEX1[2]       ; Missing location assignment   ;
; HEX1[3]       ; Missing location assignment   ;
; HEX1[4]       ; Missing location assignment   ;
; HEX1[5]       ; Missing location assignment   ;
; HEX1[6]       ; Missing location assignment   ;
; VGA_R[0]      ; Missing location assignment   ;
; VGA_R[1]      ; Missing location assignment   ;
; VGA_R[2]      ; Missing location assignment   ;
; VGA_R[3]      ; Missing location assignment   ;
; VGA_R[4]      ; Missing location assignment   ;
; VGA_R[5]      ; Missing location assignment   ;
; VGA_R[6]      ; Missing location assignment   ;
; VGA_R[7]      ; Missing location assignment   ;
; VGA_G[0]      ; Missing location assignment   ;
; VGA_G[1]      ; Missing location assignment   ;
; VGA_G[2]      ; Missing location assignment   ;
; VGA_G[3]      ; Missing location assignment   ;
; VGA_G[4]      ; Missing location assignment   ;
; VGA_G[5]      ; Missing location assignment   ;
; VGA_G[6]      ; Missing location assignment   ;
; VGA_G[7]      ; Missing location assignment   ;
; VGA_B[0]      ; Missing location assignment   ;
; VGA_B[1]      ; Missing location assignment   ;
; VGA_B[2]      ; Missing location assignment   ;
; VGA_B[3]      ; Missing location assignment   ;
; VGA_B[4]      ; Missing location assignment   ;
; VGA_B[5]      ; Missing location assignment   ;
; VGA_B[6]      ; Missing location assignment   ;
; VGA_B[7]      ; Missing location assignment   ;
; VGA_CLK       ; Missing location assignment   ;
; VGA_SYNC_N    ; Missing location assignment   ;
; VGA_BLANK_N   ; Missing location assignment   ;
; VGA_VS        ; Missing location assignment   ;
; VGA_HS        ; Missing location assignment   ;
; OTG_ADDR[0]   ; Missing location assignment   ;
; OTG_ADDR[1]   ; Missing location assignment   ;
; OTG_CS_N      ; Missing location assignment   ;
; OTG_RD_N      ; Missing location assignment   ;
; OTG_WR_N      ; Missing location assignment   ;
; OTG_RST_N     ; Missing location assignment   ;
; OTG_INT       ; Missing location assignment   ;
; DRAM_ADDR[0]  ; Missing location assignment   ;
; DRAM_ADDR[1]  ; Missing location assignment   ;
; DRAM_ADDR[2]  ; Missing location assignment   ;
; DRAM_ADDR[3]  ; Missing location assignment   ;
; DRAM_ADDR[4]  ; Missing location assignment   ;
; DRAM_ADDR[5]  ; Missing location assignment   ;
; DRAM_ADDR[6]  ; Missing location assignment   ;
; DRAM_ADDR[7]  ; Missing location assignment   ;
; DRAM_ADDR[8]  ; Missing location assignment   ;
; DRAM_ADDR[9]  ; Missing location assignment   ;
; DRAM_ADDR[10] ; Missing location assignment   ;
; DRAM_ADDR[11] ; Missing location assignment   ;
; DRAM_ADDR[12] ; Missing location assignment   ;
; DRAM_BA[0]    ; Missing location assignment   ;
; DRAM_BA[1]    ; Missing location assignment   ;
; DRAM_DQM[0]   ; Missing location assignment   ;
; DRAM_DQM[1]   ; Missing location assignment   ;
; DRAM_DQM[2]   ; Missing location assignment   ;
; DRAM_DQM[3]   ; Missing location assignment   ;
; DRAM_RAS_N    ; Missing location assignment   ;
; DRAM_CAS_N    ; Missing location assignment   ;
; DRAM_CKE      ; Missing location assignment   ;
; DRAM_WE_N     ; Missing location assignment   ;
; DRAM_CS_N     ; Missing location assignment   ;
; DRAM_CLK      ; Missing location assignment   ;
; OTG_DATA[0]   ; Missing location assignment   ;
; OTG_DATA[1]   ; Missing location assignment   ;
; OTG_DATA[2]   ; Missing location assignment   ;
; OTG_DATA[3]   ; Missing location assignment   ;
; OTG_DATA[4]   ; Missing location assignment   ;
; OTG_DATA[5]   ; Missing location assignment   ;
; OTG_DATA[6]   ; Missing location assignment   ;
; OTG_DATA[7]   ; Missing location assignment   ;
; OTG_DATA[8]   ; Missing location assignment   ;
; OTG_DATA[9]   ; Missing location assignment   ;
; OTG_DATA[10]  ; Missing location assignment   ;
; OTG_DATA[11]  ; Missing location assignment   ;
; OTG_DATA[12]  ; Missing location assignment   ;
; OTG_DATA[13]  ; Missing location assignment   ;
; OTG_DATA[14]  ; Missing location assignment   ;
; OTG_DATA[15]  ; Missing location assignment   ;
; DRAM_DQ[0]    ; Missing location assignment   ;
; DRAM_DQ[1]    ; Missing location assignment   ;
; DRAM_DQ[2]    ; Missing location assignment   ;
; DRAM_DQ[3]    ; Missing location assignment   ;
; DRAM_DQ[4]    ; Missing location assignment   ;
; DRAM_DQ[5]    ; Missing location assignment   ;
; DRAM_DQ[6]    ; Missing location assignment   ;
; DRAM_DQ[7]    ; Missing location assignment   ;
; DRAM_DQ[8]    ; Missing location assignment   ;
; DRAM_DQ[9]    ; Missing location assignment   ;
; DRAM_DQ[10]   ; Missing location assignment   ;
; DRAM_DQ[11]   ; Missing location assignment   ;
; DRAM_DQ[12]   ; Missing location assignment   ;
; DRAM_DQ[13]   ; Missing location assignment   ;
; DRAM_DQ[14]   ; Missing location assignment   ;
; DRAM_DQ[15]   ; Missing location assignment   ;
; DRAM_DQ[16]   ; Missing location assignment   ;
; DRAM_DQ[17]   ; Missing location assignment   ;
; DRAM_DQ[18]   ; Missing location assignment   ;
; DRAM_DQ[19]   ; Missing location assignment   ;
; DRAM_DQ[20]   ; Missing location assignment   ;
; DRAM_DQ[21]   ; Missing location assignment   ;
; DRAM_DQ[22]   ; Missing location assignment   ;
; DRAM_DQ[23]   ; Missing location assignment   ;
; DRAM_DQ[24]   ; Missing location assignment   ;
; DRAM_DQ[25]   ; Missing location assignment   ;
; DRAM_DQ[26]   ; Missing location assignment   ;
; DRAM_DQ[27]   ; Missing location assignment   ;
; DRAM_DQ[28]   ; Missing location assignment   ;
; DRAM_DQ[29]   ; Missing location assignment   ;
; DRAM_DQ[30]   ; Missing location assignment   ;
; DRAM_DQ[31]   ; Missing location assignment   ;
; CLOCK_50      ; Missing location assignment   ;
; KEY[0]        ; Missing location assignment   ;
+---------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |iwanna                                                                                                                                 ; 3339 (2)    ; 2115 (1)                  ; 119 (119)     ; 11392       ; 6    ; 4            ; 0       ; 2         ; 132  ; 0            ; 1224 (1)     ; 647 (0)           ; 1468 (1)         ; |iwanna                                                                                                                                                                                                                                                                                                                                                                                                                                        ; iwanna                                             ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |iwanna|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; HexDriver                                          ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |iwanna|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                                   ; HexDriver                                          ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 61 (61)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 23 (23)          ; |iwanna|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                                                 ; VGA_controller                                     ; work         ;
;    |ball:ball_instance|                                                                                                                 ; 122 (122)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 92 (92)      ; 1 (1)             ; 29 (29)          ; |iwanna|ball:ball_instance                                                                                                                                                                                                                                                                                                                                                                                                                     ; ball                                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|ball:ball_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|ball:ball_instance|lpm_mult:Mult0|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; mult_p5t                                           ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|ball:ball_instance|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                           ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|ball:ball_instance|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; mult_p5t                                           ; work         ;
;    |color_mapper:color_instance|                                                                                                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |iwanna|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                                            ; color_mapper                                       ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (38)          ; |iwanna|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hpi_io_intf                                        ; work         ;
;    |iwanna_soc:nios_system|                                                                                                             ; 2933 (0)    ; 1942 (0)                  ; 0 (0)         ; 11392       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 991 (0)      ; 628 (0)           ; 1314 (0)         ; |iwanna|iwanna_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc                                         ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                          ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; iwanna_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; iwanna_soc   ;
;       |iwanna_soc_JTAG_UART:jtag_uart|                                                                                                  ; 168 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (17)      ; 23 (3)            ; 92 (20)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART                               ; iwanna_soc   ;
;          |alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|                                                                     ; 77 (77)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 20 (20)           ; 32 (32)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                  ; work         ;
;          |iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART_scfifo_r                      ; iwanna_soc   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                          ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                        ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                             ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                               ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                     ; cntr_1ob                                           ; work         ;
;          |iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_JTAG_UART_scfifo_w                      ; iwanna_soc   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                     ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                          ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                             ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                        ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                             ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                               ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                     ; cntr_1ob                                           ; work         ;
;       |iwanna_soc_keycode:keycode|                                                                                                      ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 12 (12)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                      ; iwanna_soc_keycode                                 ; iwanna_soc   ;
;       |iwanna_soc_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1277 (0)    ; 893 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 278 (0)      ; 437 (0)           ; 562 (0)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_mm_interconnect_0                       ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 346 (346)   ; 330 (330)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 161 (161)         ; 170 (170)        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 43 (43)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 29 (29)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 75 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 61 (0)            ; 10 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 75 (71)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 61 (58)           ; 10 (10)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (0)            ; 27 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 43 (39)           ; 27 (27)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 35 (0)            ; 35 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 35 (32)           ; 35 (35)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 139 (0)     ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 125 (0)           ; 11 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; iwanna_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 139 (135)   ; 136 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 125 (122)         ; 11 (10)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; iwanna_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; iwanna_soc   ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                         ; iwanna_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; iwanna_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; iwanna_soc   ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; iwanna_soc   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 15 (15)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_mm_interconnect_0_cmd_demux             ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_cmd_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 13 (11)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 51 (48)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                         ; 11 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                         ; 68 (65)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 64 (60)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                         ; 48 (46)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 7 (3)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_cmd_mux_001           ; iwanna_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                           ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router:router|                                                                                   ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; iwanna_soc_mm_interconnect_0_router                ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router_001:router_001|                                                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; iwanna_soc_mm_interconnect_0_router_001            ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_router_003:router_006|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                                                                                                                                                                               ; iwanna_soc_mm_interconnect_0_router_003            ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                         ; iwanna_soc_mm_interconnect_0_rsp_demux_001         ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 42 (42)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; iwanna_soc_mm_interconnect_0_rsp_mux               ; iwanna_soc   ;
;          |iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; iwanna_soc_mm_interconnect_0_rsp_mux_001           ; iwanna_soc   ;
;       |iwanna_soc_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1136 (0)    ; 586 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 483 (0)      ; 67 (0)            ; 586 (0)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0                            ; iwanna_soc   ;
;          |iwanna_soc_nios2_gen2_0_cpu:cpu|                                                                                              ; 1136 (741)  ; 586 (317)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 483 (358)    ; 67 (9)            ; 586 (374)        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0_cpu                        ; iwanna_soc   ;
;             |iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|                                           ; 395 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (3)      ; 58 (4)            ; 212 (77)         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci              ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 144 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 49 (0)            ; 47 (0)           ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; iwanna_soc   ;
;                   |iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 40 (37)           ; 9 (8)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; iwanna_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|                         ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 9 (5)             ; 41 (41)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck        ; iwanna_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                   |sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break        ; iwanna_soc   ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (2)             ; 7 (7)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; iwanna_soc   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 49 (49)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem           ; iwanna_soc   ;
;                   |iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; iwanna_soc   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                    ; work         ;
;             |iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module ; iwanna_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;             |iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module ; iwanna_soc   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;       |iwanna_soc_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; iwanna_soc_onchip_memory2_0                        ; iwanna_soc   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_j3h1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_j3h1                                    ; work         ;
;       |iwanna_soc_otg_hpi_address:otg_hpi_address|                                                                                      ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                      ; iwanna_soc_otg_hpi_address                         ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_reset|                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                             ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_r|                                                                                                 ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_cs:otg_hpi_w|                                                                                                 ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                 ; iwanna_soc_otg_hpi_cs                              ; iwanna_soc   ;
;       |iwanna_soc_otg_hpi_data:otg_hpi_data|                                                                                            ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 16 (16)          ; |iwanna|iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                            ; iwanna_soc_otg_hpi_data                            ; iwanna_soc   ;
;       |iwanna_soc_sdram:sdram|                                                                                                          ; 444 (275)   ; 284 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (152)    ; 65 (3)            ; 221 (98)         ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                          ; iwanna_soc_sdram                                   ; iwanna_soc   ;
;          |iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module|                                                  ; 195 (195)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 62 (62)           ; 127 (127)        ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                              ; iwanna_soc_sdram_input_efifo_module                ; iwanna_soc   ;
;       |iwanna_soc_sdram_pll:sdram_pll|                                                                                                  ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 6 (4)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                  ; iwanna_soc_sdram_pll                               ; iwanna_soc   ;
;          |iwanna_soc_sdram_pll_altpll_lqa2:sd1|                                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                             ; iwanna_soc_sdram_pll_altpll_lqa2                   ; iwanna_soc   ;
;          |iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; iwanna_soc_sdram_pll_stdsync_sv6                   ; iwanna_soc   ;
;             |iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |iwanna|iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                              ; iwanna_soc_sdram_pll_dffpipe_l2c                   ; iwanna_soc   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 18 (0)            ; 67 (0)           ; |iwanna|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 18 (0)            ; 67 (0)           ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 18 (0)            ; 67 (0)           ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 18 (4)            ; 67 (0)           ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (0)       ; 14 (0)            ; 67 (0)           ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (115)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (62)      ; 14 (12)           ; 67 (42)          ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |iwanna|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                     ; altera_sld   ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                                               ; vga_clk                                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                       ; altpll                                             ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |iwanna|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; vga_clk_altpll                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[3]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_SYNC_N    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_BLANK_N   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_ADDR[0]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_ADDR[1]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_CS_N      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_RD_N      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_WR_N      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_RST_N     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_INT       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; OTG_DATA[0]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[1]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[2]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[3]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[4]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[5]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[6]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[7]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[8]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[9]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[10]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[11]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[12]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; OTG_DATA[13]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[14]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; OTG_DATA[15]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                  ;
+---------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------+-------------------+---------+
; KEY[1]                                            ;                   ;         ;
; KEY[2]                                            ;                   ;         ;
; KEY[3]                                            ;                   ;         ;
; OTG_INT                                           ;                   ;         ;
; OTG_DATA[0]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~0  ; 0                 ; 6       ;
; OTG_DATA[1]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~1  ; 0                 ; 6       ;
; OTG_DATA[2]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~2  ; 0                 ; 6       ;
; OTG_DATA[3]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~3  ; 0                 ; 6       ;
; OTG_DATA[4]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~4  ; 1                 ; 6       ;
; OTG_DATA[5]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~5  ; 1                 ; 6       ;
; OTG_DATA[6]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~6  ; 0                 ; 6       ;
; OTG_DATA[7]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~7  ; 1                 ; 6       ;
; OTG_DATA[8]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~8  ; 0                 ; 6       ;
; OTG_DATA[9]                                       ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~15 ; 1                 ; 6       ;
; OTG_DATA[10]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~14 ; 1                 ; 6       ;
; OTG_DATA[11]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~13 ; 1                 ; 6       ;
; OTG_DATA[12]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~12 ; 0                 ; 6       ;
; OTG_DATA[13]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~11 ; 1                 ; 6       ;
; OTG_DATA[14]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~10 ; 1                 ; 6       ;
; OTG_DATA[15]                                      ;                   ;         ;
;      - hpi_io_intf:hpi_io_inst|from_sw_data_in~9  ; 1                 ; 6       ;
; DRAM_DQ[0]                                        ;                   ;         ;
; DRAM_DQ[1]                                        ;                   ;         ;
; DRAM_DQ[2]                                        ;                   ;         ;
; DRAM_DQ[3]                                        ;                   ;         ;
; DRAM_DQ[4]                                        ;                   ;         ;
; DRAM_DQ[5]                                        ;                   ;         ;
; DRAM_DQ[6]                                        ;                   ;         ;
; DRAM_DQ[7]                                        ;                   ;         ;
; DRAM_DQ[8]                                        ;                   ;         ;
; DRAM_DQ[9]                                        ;                   ;         ;
; DRAM_DQ[10]                                       ;                   ;         ;
; DRAM_DQ[11]                                       ;                   ;         ;
; DRAM_DQ[12]                                       ;                   ;         ;
; DRAM_DQ[13]                                       ;                   ;         ;
; DRAM_DQ[14]                                       ;                   ;         ;
; DRAM_DQ[15]                                       ;                   ;         ;
; DRAM_DQ[16]                                       ;                   ;         ;
; DRAM_DQ[17]                                       ;                   ;         ;
; DRAM_DQ[18]                                       ;                   ;         ;
; DRAM_DQ[19]                                       ;                   ;         ;
; DRAM_DQ[20]                                       ;                   ;         ;
; DRAM_DQ[21]                                       ;                   ;         ;
; DRAM_DQ[22]                                       ;                   ;         ;
; DRAM_DQ[23]                                       ;                   ;         ;
; DRAM_DQ[24]                                       ;                   ;         ;
; DRAM_DQ[25]                                       ;                   ;         ;
; DRAM_DQ[26]                                       ;                   ;         ;
; DRAM_DQ[27]                                       ;                   ;         ;
; DRAM_DQ[28]                                       ;                   ;         ;
; DRAM_DQ[29]                                       ;                   ;         ;
; DRAM_DQ[30]                                       ;                   ;         ;
; DRAM_DQ[31]                                       ;                   ;         ;
; CLOCK_50                                          ;                   ;         ;
; KEY[0]                                            ;                   ;         ;
;      - Reset_h~0                                  ; 0                 ; 6       ;
+---------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_E1                ; 1102    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_E1                ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Reset_h                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X22_Y23_N29        ; 87      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y12_N0        ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y12_N0        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ball:ball_instance|Ball_X_Motion[0]~4                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y20_N22    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ball:ball_instance|Ball_Y_Pos[9]~30                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y23_N16    ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                            ; FF_X11_Y14_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                             ; FF_X11_Y14_N1         ; 588     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X28_Y4_N3          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X28_Y4_N3          ; 465     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X1_Y11_N17         ; 203     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y12_N24    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y13_N2     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y13_N0     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y13_N30    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y9_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                            ; FF_X18_Y9_N9          ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y9_N26     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                           ; LCCOMB_X12_Y11_N22    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                           ; LCCOMB_X11_Y12_N2     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y12_N28    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                             ; FF_X18_Y9_N19         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y12_N2     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_keycode:keycode|always0~2                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y10_N12    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y12_N14    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y10_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y11_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y6_N18     ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~416                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N4      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~417                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N22     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~418                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N0      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~419                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N18     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~420                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N28     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~421                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N6      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~422                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N8      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~423                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y3_N2      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y3_N30     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y6_N12     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y6_N28     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y6_N16     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y6_N28     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y5_N8      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y5_N14     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y7_N26     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y6_N14     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y10_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LCCOMB_X25_Y11_N4     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                       ; LCCOMB_X17_Y7_N28     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                       ; LCCOMB_X17_Y7_N20     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LCCOMB_X23_Y9_N0      ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LCCOMB_X26_Y9_N28     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y9_N14     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LCCOMB_X22_Y13_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y13_N10    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LCCOMB_X22_Y11_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y11_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                            ; LCCOMB_X24_Y7_N16     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y7_N24     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LCCOMB_X21_Y13_N24    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_mm_interconnect_0:mm_interconnect_0|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y9_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y13_N10    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                      ; FF_X18_Y14_N3         ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y17_N2     ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                   ; FF_X22_Y16_N11        ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                               ; FF_X22_Y16_N23        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y14_N10    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                              ; FF_X21_Y16_N29        ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                             ; FF_X24_Y16_N25        ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_src1~11                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y16_N6     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y13_N30    ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y14_N18    ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                      ; FF_X23_Y14_N7         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y12_N30    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y14_N18    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y12_N4     ; 28      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X22_Y13_N23        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X11_Y19_N5         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X12_Y15_N8     ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X12_Y15_N16    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X12_Y17_N16    ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X11_Y19_N11        ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21                    ; LCCOMB_X11_Y16_N20    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29                    ; LCCOMB_X11_Y16_N22    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]~13                     ; LCCOMB_X11_Y19_N14    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                   ; LCCOMB_X11_Y19_N20    ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                   ; LCCOMB_X11_Y19_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; LCCOMB_X18_Y15_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1                                                                                                              ; LCCOMB_X12_Y17_N6     ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                     ; FF_X13_Y14_N19        ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                          ; LCCOMB_X12_Y15_N20    ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~30                                                                                                                         ; LCCOMB_X12_Y15_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                       ; LCCOMB_X14_Y13_N24    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                         ; LCCOMB_X12_Y15_N26    ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y9_N0      ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_address:otg_hpi_address|always0~1                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y8_N0      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                                                          ; FF_X23_Y11_N17        ; 19      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_otg_hpi_data:otg_hpi_data|always1~1                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y10_N20    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|Selector27~7                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y4_N24     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|Selector34~5                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y4_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y5_N24     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y4_N24     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module|entry_0[61]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y6_N26     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module|entry_1[61]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y6_N24     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_addr[0]~2                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y4_N2      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                          ; FF_X31_Y5_N27         ; 73      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                          ; FF_X31_Y4_N1          ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X25_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X9_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X23_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X11_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X11_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X9_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X23_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X25_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X25_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X7_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X21_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X21_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X7_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X11_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X21_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X18_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X9_Y0_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X18_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X28_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X16_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X11_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X23_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X21_Y0_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X25_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                              ; PLL_1                 ; 946     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                              ; PLL_1                 ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                                                                                                                                         ; FF_X23_Y11_N27        ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                 ; FF_X10_Y17_N23        ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                      ; LCCOMB_X4_Y17_N28     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                        ; LCCOMB_X4_Y17_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                      ; LCCOMB_X6_Y17_N28     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                         ; LCCOMB_X7_Y17_N20     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                         ; LCCOMB_X9_Y17_N18     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                          ; LCCOMB_X5_Y17_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                           ; LCCOMB_X4_Y19_N28     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                                                           ; LCCOMB_X4_Y18_N22     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                              ; LCCOMB_X7_Y17_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                    ; LCCOMB_X9_Y17_N24     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                  ; LCCOMB_X9_Y17_N28     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                   ; LCCOMB_X4_Y19_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                              ; LCCOMB_X3_Y19_N6      ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                              ; LCCOMB_X4_Y19_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                      ; FF_X10_Y17_N9         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                     ; FF_X10_Y17_N11        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; FF_X10_Y17_N5         ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                      ; FF_X9_Y17_N9          ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                               ; LCCOMB_X10_Y17_N0     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                     ; FF_X6_Y19_N25         ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                   ; LCCOMB_X7_Y17_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                          ; PLL_2                 ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                             ; PIN_E1         ; 1102    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0 ; 171     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                         ; FF_X11_Y14_N1  ; 588     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                 ; FF_X28_Y4_N3   ; 465     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                     ; FF_X1_Y11_N17  ; 203     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest ; FF_X13_Y14_N19 ; 6       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0]                                                                                                                                                                          ; PLL_1          ; 946     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                     ; FF_X23_Y11_N27 ; 2       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                      ; PLL_2          ; 23      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X15_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iwanna_soc:nios_system|iwanna_soc_JTAG_UART:jtag_uart|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X15_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                            ; M9K_X15_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                            ; M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                            ; M9K_X27_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 4            ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128  ; 4                           ; 32                          ; --                          ; --                          ; 128                 ; 1    ; iwanna_soc_onchip_memory2_0.hex ; M9K_X15_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |iwanna|iwanna_soc:nios_system|iwanna_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j3h1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ball:ball_instance|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ball:ball_instance|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; ball:ball_instance|lpm_mult:Mult1|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ball:ball_instance|lpm_mult:Mult1|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,555 / 32,401 ( 14 % ) ;
; C16 interconnects     ; 32 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 2,449 / 21,816 ( 11 % ) ;
; Direct links          ; 633 / 32,401 ( 2 % )    ;
; Global clocks         ; 9 / 10 ( 90 % )         ;
; Local interconnects   ; 1,642 / 10,320 ( 16 % ) ;
; R24 interconnects     ; 54 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 2,769 / 28,186 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.70) ; Number of LABs  (Total = 263) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 6                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 5                             ;
; 6                                           ; 6                             ;
; 7                                           ; 13                            ;
; 8                                           ; 4                             ;
; 9                                           ; 5                             ;
; 10                                          ; 0                             ;
; 11                                          ; 7                             ;
; 12                                          ; 10                            ;
; 13                                          ; 16                            ;
; 14                                          ; 22                            ;
; 15                                          ; 39                            ;
; 16                                          ; 110                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 263) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 126                           ;
; 1 Clock                            ; 197                           ;
; 1 Clock enable                     ; 109                           ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 44                            ;
; 2 Clock enables                    ; 42                            ;
; 2 Clocks                           ; 48                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.79) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 10                            ;
; 3                                            ; 2                             ;
; 4                                            ; 6                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 6                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 5                             ;
; 16                                           ; 8                             ;
; 17                                           ; 6                             ;
; 18                                           ; 10                            ;
; 19                                           ; 15                            ;
; 20                                           ; 18                            ;
; 21                                           ; 14                            ;
; 22                                           ; 13                            ;
; 23                                           ; 18                            ;
; 24                                           ; 19                            ;
; 25                                           ; 15                            ;
; 26                                           ; 16                            ;
; 27                                           ; 9                             ;
; 28                                           ; 10                            ;
; 29                                           ; 11                            ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.30) ; Number of LABs  (Total = 263) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 18                            ;
; 2                                               ; 4                             ;
; 3                                               ; 10                            ;
; 4                                               ; 11                            ;
; 5                                               ; 20                            ;
; 6                                               ; 30                            ;
; 7                                               ; 25                            ;
; 8                                               ; 35                            ;
; 9                                               ; 21                            ;
; 10                                              ; 18                            ;
; 11                                              ; 9                             ;
; 12                                              ; 13                            ;
; 13                                              ; 13                            ;
; 14                                              ; 10                            ;
; 15                                              ; 7                             ;
; 16                                              ; 16                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.86) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 10                            ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 11                            ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 5                             ;
; 10                                           ; 9                             ;
; 11                                           ; 21                            ;
; 12                                           ; 19                            ;
; 13                                           ; 22                            ;
; 14                                           ; 7                             ;
; 15                                           ; 11                            ;
; 16                                           ; 11                            ;
; 17                                           ; 9                             ;
; 18                                           ; 15                            ;
; 19                                           ; 10                            ;
; 20                                           ; 11                            ;
; 21                                           ; 9                             ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 8                             ;
; 25                                           ; 5                             ;
; 26                                           ; 2                             ;
; 27                                           ; 4                             ;
; 28                                           ; 8                             ;
; 29                                           ; 2                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 0                             ;
; 33                                           ; 6                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 55           ; 0            ; 0            ; 0            ; 136       ; 0            ; 0            ; 136       ; 136       ; 0            ; 126          ; 0            ; 0            ; 54           ; 0            ; 126          ; 54           ; 0            ; 0            ; 0            ; 126          ; 0            ; 0            ; 0            ; 0            ; 0            ; 136       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 136          ; 81           ; 136          ; 136          ; 136          ; 0         ; 136          ; 136          ; 0         ; 0         ; 136          ; 10           ; 136          ; 136          ; 82           ; 136          ; 10           ; 82           ; 136          ; 136          ; 136          ; 10           ; 136          ; 136          ; 136          ; 136          ; 136          ; 0         ; 136          ; 136          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_ADDR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_ADDR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_CS_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_RD_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_WR_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_RST_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_INT             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OTG_DATA[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CE6F17C6 for design iwanna
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Quartus/ECE385/final/db/vga_clk_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Quartus/ECE385/final/db/vga_clk_altpll.v Line: 43
Info (15535): Implemented PLL "iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|pll7" as Cyclone IV E PLL type File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] port File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[1] port File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
    Info (176445): Device EP4CE22F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 132 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (176125): The input ports of the PLL iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|pll7 and the PLL vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 192
    Warning (176124): PLL iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|pll7 and PLL vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1 have different input signals for input port ARESET File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 192
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ball:ball_instance|Ball_X_Motion[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: nios_system|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: nios_system|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/Quartus/ECE385/final/iwanna.sv Line: 16
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[0] (placed in counter C1 of PLL_1) File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|iwanna_soc_sdram_pll_altpll_lqa2:sd1|wire_pll7_clk[1] (placed in counter C0 of PLL_1) File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/Quartus/ECE385/final/db/vga_clk_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst  File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|W_rf_wren File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 3452
        Info (176357): Destination node iwanna_soc:nios_system|altera_reset_controller:rst_controller_001|WideOr0~0 File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node iwanna_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|active_rnw~3 File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 215
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|active_cs_n~0 File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 212
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|active_cs_n~1 File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 212
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_refs[0] File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 356
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_refs[2] File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 356
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram:sdram|i_refs[1] File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v Line: 356
Info (176353): Automatically promoted node iwanna_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node iwanna_soc:nios_system|iwanna_soc_nios2_gen2_0:nios2_gen2_0|iwanna_soc_nios2_gen2_0_cpu:cpu|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest  File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|prev_reset  File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 268
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node iwanna_soc:nios_system|iwanna_soc_sdram_pll:sdram_pll|readdata[0]~1 File: D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v Line: 252
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 87 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 129 (unused VREF, 2.5V VCCIO, 5 input, 76 output, 48 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Warning (15055): PLL "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: D:/Quartus/ECE385/final/db/vga_clk_altpll.v Line: 43
    Info (15024): Input port INCLK[0] of node "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl File: D:/Quartus/ECE385/final/db/vga_clk_altpll.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/Quartus/ECE385/final/iwanna.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5556 megabytes
    Info: Processing ended: Mon Dec 14 20:29:53 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Quartus/ECE385/final/iwanna.fit.smsg.


