#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Feb 20 18:38:25 2024
# Process ID: 20272
# Current directory: C:/Users/USER/Desktop/project_4/muthumala
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5680 C:\Users\USER\Desktop\project_4\muthumala\muthumala.xpr
# Log file: C:/Users/USER/Desktop/project_4/muthumala/vivado.log
# Journal file: C:/Users/USER/Desktop/project_4/muthumala\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/Users/USER/Desktop/project_4/muthumala/muthumala.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.uupdate_compile_order -fileset sources_1
set_property top TB_DECODER_2_TO_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Decoder_2_TO_4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_TO_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_DECODER_2_TO_4_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim/xsim.dir/TB_DECODER_2_TO_4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 20 18:39:40 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_DECODER_2_TO_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 919.383 ; gain = 8.973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_DECODER_2_TO_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_DECODER_2_TO_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_DECODER_2_TO_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_DECODER_2_TO_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_DECODER_2_TO_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_DECODER_2_TO_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_DECODER_2_TO_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_DECODER_2_TO_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DECODER_2_TO_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_DECODER_2_TO_4_behav xil_defaultlib.TB_DECODER_2_TO_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_2_to_4
Built simulation snapshot TB_DECODER_2_TO_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_DECODER_2_TO_4_behav -key {Behavioral:sim_1:Functional:TB_DECODER_2_TO_4} -tclbatch {TB_DECODER_2_TO_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_DECODER_2_TO_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_DECODER_2_TO_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Decoder_3_TO_8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Decoder_3_TO_8 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Decoder_3_TO_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Decoder_3_TO_8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_TO_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_Decoder_3_TO_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_TO_8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Decoder_3_TO_8_behav xil_defaultlib.TB_Decoder_3_TO_8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decoder_3_to_8
Built simulation snapshot TB_Decoder_3_TO_8_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim/xsim.dir/TB_Decoder_3_TO_8_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 20 18:52:40 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Decoder_3_TO_8_behav -key {Behavioral:sim_1:Functional:TB_Decoder_3_TO_8} -tclbatch {TB_Decoder_3_TO_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Decoder_3_TO_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Decoder_3_TO_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 963.680 ; gain = 5.152
set_property top TB_Mux_8_TO_1_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Mux_8_TO_1_1 [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_8_TO_1_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_8_TO_1_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Mux_8_TO_1_.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_TO_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sim_1/new/TB_Mux_8_TO_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_8_TO_1_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9d017c3806884fcba7324b3cb75c8d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_8_TO_1_1_behav xil_defaultlib.TB_Mux_8_TO_1_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_TO_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_TO_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_TO_1_1 [mux_8_to_1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_8_to_1_1
Built simulation snapshot TB_Mux_8_TO_1_1_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim/xsim.dir/TB_Mux_8_TO_1_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 20 18:55:00 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_8_TO_1_1_behav -key {Behavioral:sim_1:Functional:TB_Mux_8_TO_1_1} -tclbatch {TB_Mux_8_TO_1_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Mux_8_TO_1_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_8_TO_1_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 974.168 ; gain = 8.465
launch_runs synth_1 -jobs 6
[Tue Feb 20 18:55:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/project_4/muthumala/muthumala.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Feb 20 19:01:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/project_4/muthumala/muthumala.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Tue Feb 20 19:01:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/USER/Desktop/project_4/muthumala/muthumala.runs/synth_1/runme.log
[Tue Feb 20 19:01:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/USER/Desktop/project_4/muthumala/muthumala.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1813.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1813.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1910.207 ; gain = 912.918
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Mux_8_TO_1_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1982.137 ; gain = 71.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mux_8_TO_1_1' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Mux_8_TO_1_.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_TO_8' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Mux_8_TO_1_.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (1#1) [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at 'C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (2#1) [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_TO_1_1' (3#1) [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/sources_1/new/Mux_8_TO_1_.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.680 ; gain = 112.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.680 ; gain = 112.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.680 ; gain = 112.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/USER/Desktop/project_4/muthumala/muthumala.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.070 ; gain = 226.863
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.070 ; gain = 226.863
save_wave_config {C:/Users/USER/Desktop/project_4/muthumala/TB_Mux_8_TO_1_1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/USER/Desktop/project_4/muthumala/TB_Mux_8_TO_1_1_behav.wcfg
set_property xsim.view C:/Users/USER/Desktop/project_4/muthumala/TB_Mux_8_TO_1_1_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 19:04:27 2024...
