#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8407307d60 .scope module, "FIFO_tb" "FIFO_tb" 2 3;
 .timescale -9 -12;
P_0x7f8407307ed0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x7f8407307f10 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x7f8407318ff0_0 .var "clk", 0 0;
v0x7f84073190a0_0 .var "data_in", 7 0;
v0x7f8407319150_0 .net "data_out", 7 0, v0x7f84073186d0_0;  1 drivers
v0x7f8407319220_0 .net "empty", 0 0, v0x7f8407318760_0;  1 drivers
v0x7f84073192d0_0 .net "full", 0 0, v0x7f8407318830_0;  1 drivers
v0x7f84073193a0_0 .var "rd_en", 0 0;
v0x7f8407319430_0 .var "rst", 0 0;
v0x7f84073194e0_0 .var "wr_en", 0 0;
S_0x7f8407307fd0 .scope task, "read_fifo" "read_fifo" 2 74, 2 74 0, S_0x7f8407307d60;
 .timescale -9 -12;
TD_FIFO_tb.read_fifo ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84073193a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84073193a0_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x7f8407308140 .scope module, "uut" "fifo" 2 21, 3 3 0, S_0x7f8407307d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7f84073082b0 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x7f84073082f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x7f8407308570_0 .net "clk", 0 0, v0x7f8407318ff0_0;  1 drivers
v0x7f84073185a0_0 .var "count", 4 0;
v0x7f8407318640_0 .net "data_in", 7 0, v0x7f84073190a0_0;  1 drivers
v0x7f84073186d0_0 .var "data_out", 7 0;
v0x7f8407318760_0 .var "empty", 0 0;
v0x7f8407318830_0 .var "full", 0 0;
v0x7f84073188c0 .array "mem", 15 0, 7 0;
v0x7f8407318960_0 .net "rd_en", 0 0, v0x7f84073193a0_0;  1 drivers
v0x7f8407318a00_0 .var "rd_ptr", 3 0;
v0x7f8407318b10_0 .net "rst", 0 0, v0x7f8407319430_0;  1 drivers
v0x7f8407318bb0_0 .net "wr_en", 0 0, v0x7f84073194e0_0;  1 drivers
v0x7f8407318c50_0 .var "wr_ptr", 3 0;
E_0x7f8407308530 .event posedge, v0x7f8407318b10_0, v0x7f8407308570_0;
S_0x7f8407318d80 .scope task, "write_fifo" "write_fifo" 2 64, 2 64 0, S_0x7f8407307d60;
 .timescale -9 -12;
v0x7f8407318f60_0 .var "data", 7 0;
TD_FIFO_tb.write_fifo ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84073194e0_0, 0, 1;
    %load/vec4 v0x7f8407318f60_0;
    %store/vec4 v0x7f84073190a0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84073194e0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x7f8407308140;
T_2 ;
    %wait E_0x7f8407308530;
    %load/vec4 v0x7f8407318b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8407318c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8407318a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f84073185a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8407318830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8407318760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f84073186d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8407318bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x7f8407318830_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8407318640_0;
    %load/vec4 v0x7f8407318c50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f84073188c0, 0, 4;
    %load/vec4 v0x7f8407318c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8407318c50_0, 0;
    %load/vec4 v0x7f84073185a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f84073185a0_0, 0;
T_2.2 ;
    %load/vec4 v0x7f8407318960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x7f8407318760_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x7f8407318a00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7f84073188c0, 4;
    %assign/vec4 v0x7f84073186d0_0, 0;
    %load/vec4 v0x7f8407318a00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f8407318a00_0, 0;
    %load/vec4 v0x7f84073185a0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x7f84073185a0_0, 0;
T_2.5 ;
    %load/vec4 v0x7f84073185a0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8407318830_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8407318830_0, 0;
T_2.9 ;
    %load/vec4 v0x7f84073185a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8407318760_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8407318760_0, 0;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8407307d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8407318ff0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f8407318ff0_0;
    %inv;
    %store/vec4 v0x7f8407318ff0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f8407307d60;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8407319430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84073194e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84073193a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f84073190a0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8407319430_0, 0, 1;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x7f8407318f60_0, 0, 8;
    %fork TD_FIFO_tb.write_fifo, S_0x7f8407318d80;
    %join;
    %pushi/vec4 178, 0, 8;
    %store/vec4 v0x7f8407318f60_0, 0, 8;
    %fork TD_FIFO_tb.write_fifo, S_0x7f8407318d80;
    %join;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x7f8407318f60_0, 0, 8;
    %fork TD_FIFO_tb.write_fifo, S_0x7f8407318d80;
    %join;
    %fork TD_FIFO_tb.read_fifo, S_0x7f8407307fd0;
    %join;
    %fork TD_FIFO_tb.read_fifo, S_0x7f8407307fd0;
    %join;
    %fork TD_FIFO_tb.read_fifo, S_0x7f8407307fd0;
    %join;
    %delay 20000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f8407307d60;
T_5 ;
    %vpi_call 2 85 "$monitor", "Time: %0d, rst: %b, wr_en: %b, rd_en: %b, data_in: %h, data_out: %h, full: %b, empty: %b", $time, v0x7f8407319430_0, v0x7f84073194e0_0, v0x7f84073193a0_0, v0x7f84073190a0_0, v0x7f8407319150_0, v0x7f84073192d0_0, v0x7f8407319220_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f8407307d60;
T_6 ;
    %vpi_call 2 91 "$dumpfile", "../test_output/FIFO_tb_1/FIFO_tb_1.vcd" {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8407307d60 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../unit_tests/FIFO_tb_1.v";
    "FIFO.v";
