###############################################################
#  Generated by:      Cadence Innovus 16.13-s045_1
#  OS:                Linux x86_64(Host ID krok.fransg.eit.lth.se)
#  Generated on:      Fri Apr 11 10:10:27 2025
#  Design:            top_top
#  Command:           report_ccopt_clock_trees -filename ./cts_rpt/worstChain_ccopt.rpt 
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                        490      1894.360       0.997
Inverters                        0         0.000       0.000
Integrated Clock Gates           0         0.000       0.000
Non-Integrated Clock Gates      30        78.000       0.030
Clock Logic                      5     11340.600       0.005
All                            525     13312.960       1.031
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     23120.113
Leaf      62673.210
Total     85793.323
--------------------


Clock DAG capacitances:
=======================

-----------------------------------
Type     Gate      Wire      Total
-----------------------------------
Top       0.000     0.000     0.000
Trunk     5.119     3.901     9.020
Leaf      9.304    11.902    21.206
Total    14.423    15.802    30.225
-----------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
8004     9.334     0.001       0.002      0.001    0.025
--------------------------------------------------------


Clock DAG net violations:
=========================

-----------------------------------------------------------------------------------------------------------------------------------
Type          Units    Count    Average    Std. Dev.    Top 10 violations
-----------------------------------------------------------------------------------------------------------------------------------
Transition    ns        11       0.014       0.010      [0.027, 0.026, 0.025, 0.019, 0.016, 0.014, 0.012, 0.009, 0.004, 0.002, ...]
-----------------------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200      108      0.066       0.041      0.000    0.219    {20 <= 0.040ns, 60 <= 0.080ns, 18 <= 0.120ns, 5 <= 0.160ns, 3 <= 0.200ns, 2 > 0.200ns}
Leaf        0.200      420      0.114       0.031      0.032    0.227    {1 <= 0.040ns, 45 <= 0.080ns, 189 <= 0.120ns, 155 <= 0.160ns, 21 <= 0.200ns, 9 > 0.200ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------
Name                Type      Inst     Inst Area 
                              Count    (um^2)
-------------------------------------------------
HS65_LL_CNBFX124    buffer       3        53.040
HS65_LL_CNBFX103    buffer       7       105.560
HS65_LL_CNBFX82     buffer       6        71.760
HS65_LL_CNBFX62     buffer       3        28.080
HS65_LL_CNBFX58     buffer       1         9.360
HS65_LL_CNBFX55     buffer       1         8.840
HS65_LL_CNBFX48     buffer       3        23.400
HS65_LL_CNBFX45     buffer       2        15.600
HS65_LL_CNBFX41     buffer       2        12.480
HS65_LL_CNBFX38     buffer       1         6.240
HS65_LL_CNBFX34     buffer       5        28.600
HS65_LL_CNBFX31     buffer       8        45.760
HS65_LL_CNBFX27     buffer      10        52.000
HS65_LL_CNBFX24     buffer       6        31.200
HS65_LL_CNBFX21     buffer      48       174.720
HS65_LL_CNBFX17     buffer      57       207.480
HS65_LL_CNBFX14     buffer      86       268.320
HS65_LL_CNBFX10     buffer     241       751.920
HS65_LL_AND2X4      nicg        27        70.200
HS65_LL_NOR2AX3     nicg         3         7.800
HS65_LL_XNOR2X27    logic        1        10.400
HS65_LL_XNOR2X9     logic        1         5.200
CPAD_S_74x50u_IN    logic        3     11325.000
-------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree    # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire    Gate    Clock Tree Root
Name          Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap     cap     
                                    Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (pF)    (pF)    
                                                                                                                                                     (Ohms)                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
in_clk          7032         0        0       30          33          1       30      434      0        1         1          20       20     935.48    12819.4    5518.040   14.059  10.618  in_clk
in_spi_clk_i     497         0        0        0           0          0        0       30      0        2         0          15       20    1105.17    15166.1    3891.480    0.892   1.941  in_spi_clk_i
in_tck_i         411         0        0        0           0          0        0       26      0        2         0          11       20    1188.28    16295.7    3903.440    0.852   1.864  in_tck_i
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3 clock trees contain a total of 3 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
3 clock trees contain a total of 3 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Summary across all clock trees :
================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max       Max          Standard   Wire    Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap     cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (pF)    (pF)
                                                                                                                                                           (Ohms)                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  7940         0        0       30          33          1       30      490      0        5         1          20     5.12963     20    18.9881  1188.280   1629.575    13312.960  15.802  14.423
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.001    82.013  1188.280  127.399
Source-sink manhattan distance (um)   0.000    82.172  1190.535  124.828
Source-sink resistance (Ohm)          0.001   129.660  1629.575  173.165
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

-----------------------------------------------------------------------------------------
Clock Tree    # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name          violations         violations        violations    violations    violations
-----------------------------------------------------------------------------------------
in_clk                2                 0               0             0           174
in_spi_clk_i          2                 0               0             0             0
in_tck_i              2                 0               0             0             2
-----------------------------------------------------------------------------------------
Total                 6                 0               0             0           176
-----------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 6 clock tree pins with max capacitance violations.
Found a total of 6 max capacitance violations.
Total violation amount 3.721pF.

Max capacitance violation summary across all clock trees - Top 6 violations:
============================================================================

Target and measured capacitances (in pF):

-------------------------------------------------------------------------------------------------
Half corner    Violation  Capacitance  Capacitance  Target                     Pin
               amount     target       achieved     source                     
-------------------------------------------------------------------------------------------------
SS:setup.late    1.252       0.140        1.392     library_or_sdc_constraint  clkpad/COREIO
SS:setup.late    1.251       0.140        1.391     library_or_sdc_constraint  spi_clk_pad/COREIO
SS:setup.late    1.219       0.140        1.359     library_or_sdc_constraint  tck_i_pad/COREIO
SS:setup.late    0.000       0.000        0.000     clock_root_forced          in_tck_i
SS:setup.late    0.000       0.000        0.000     clock_root_forced          in_spi_clk_i
SS:setup.late    0.000       0.000        0.000     clock_root_forced          in_clk
-------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 176 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Half corner    Violation  Slew    Slew      Dont   Ideal  Target          Pin
               amount     target  achieved  touch  net?   source          
                                            net?                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/CP
SS:setup.late    0.027    0.200    0.227    N      N      auto extracted  top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/CP
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: in_clk
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 30
Minimum clock gating depth :  1
Maximum clock gating depth :  1
Clock gate area (um^2)     : 78.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  434
# Inverters           :    0
  Total               :  434
Minimum depth         :    5
Maximum depth         :   10
Buffering area (um^2) : 1665.040

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     30       876         0        0       30          33          1
  1       0      6156         0        0        0           0          0
---------------------------------------------------------------------------
Total    30      7032         0        0       30          33          1
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.074          0.081         0.070          0.070      ignored             -      ignored             -
FF:hold.late       0.077          0.081         0.070          0.070      ignored             -      ignored             -
SS:setup.early     0.217          0.219         0.218          0.199      ignored             -      ignored             -
SS:setup.late      0.227          0.220         0.219          0.199      auto extracted  *0.200     auto extracted  *0.200
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: in_spi_clk_i
===================================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  30
# Inverters           :   0
  Total               :  30
Minimum depth         :   5
Maximum depth         :   5
Buffering area (um^2) : 111.280

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        497         0        0       0           0           0
---------------------------------------------------------------------------
Total    0        497         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.054          0.061         0.061          0.061      ignored             -      ignored             -
FF:hold.late       0.057          0.061         0.062          0.062      ignored             -      ignored             -
SS:setup.early     0.157          0.160         0.170          0.167      ignored             -      ignored             -
SS:setup.late      0.166          0.161         0.172          0.170      auto extracted   0.200     auto extracted   0.200
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: in_tck_i
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  26
# Inverters           :   0
  Total               :  26
Minimum depth         :   6
Maximum depth         :   6
Buffering area (um^2) : 118.040

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        411         0        0       0           0           0
---------------------------------------------------------------------------
Total    0        411         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner   Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
-------------------------------------------------------------------------------------------------------------------------------
FF:hold.early      0.035          0.039         0.075          0.074      ignored             -      ignored             -
FF:hold.late       0.038          0.039         0.076          0.076      ignored             -      ignored             -
SS:setup.early     0.099          0.100         0.210          0.205      ignored             -      ignored             -
SS:setup.late      0.106          0.100         0.212          0.208      auto extracted   0.200     auto extracted  *0.200
-------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

