#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul  7 13:35:56 2023
# Process ID: 14540
# Current directory: D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5380 D:\viviado2020\onboard_success_own_plat1.0\MCU_Acceptance_with_MCU_board\MCU_Acceptance.xpr
# Log file: D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/vivado.log
# Journal file: D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.xpr
INFO: [Project 1-313] Project file moved from 'D:/viviado2020/onboard_success_own_plat2.0/MCU_Acceptance_with_MCU_board' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/viviado2020/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dmem_blk' generated file not found 'd:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dmem_blk/dmem_blk_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.816 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/viviado2020/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MCU_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_in_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_in.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/data_out_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/conv_data_out.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/c2M.coe'
INFO: [SIM-utils-43] Exported 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj MCU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module mul_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/viviado2020/onboard_success_own_plat1.0/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.srcs/sim_1/new/MCU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
"xelab -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/viviado2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3cf43220320645c8826776b9e54814e7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MCU_tb_behav xil_defaultlib.MCU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_out_mem
Compiling module xil_defaultlib.counter
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.MCU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/xsim.dir/MCU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim/xsim.dir/MCU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul  7 16:47:14 2023. For additional details about this file, please refer to the WebTalk help file at D:/viviado2020/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  7 16:47:14 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/viviado2020/onboard_success_own_plat1.0/MCU_Acceptance_with_MCU_board/MCU_Acceptance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MCU_tb_behav -key {Behavioral:sim_1:Functional:MCU_tb} -tclbatch {MCU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source MCU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MCU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1171.160 ; gain = 9.344
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/MCU_tb/U1/your_design/ILA}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MCU_tb.U1.DOUT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.312 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 17:06:33 2023...
