<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/media/data_drive1/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
xem6310.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.920" period="9.920" constraintValue="9.920" deviceLimit="4.000" freqLimit="250.000" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="15" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -1.24         ns HIGH 50%;</twConstName><twItemCnt>48955</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7888</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.870</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_addr_6 (SLICE_X63Y50.C5), 11 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">host/iob_regs[6].regin0</twSrc><twDest BELType="FF">host/core0/core0/ti_addr_6</twDest><twTotPathDel>8.899</twTotPathDel><twClkSkew dest = "0.922" src = "1.758">0.836</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[6].regin0</twSrc><twDest BELType='FF'>host/core0/core0/ti_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X1Y0.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>host/okHC&lt;11&gt;</twComp><twBEL>host/iob_regs[6].regin0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.696</twDelInfo><twComp>host/okHC&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N8</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>host/core0/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;</twBEL><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twLogDel>2.410</twLogDel><twRouteDel>6.489</twRouteDel><twTotDel>8.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.793</twSlack><twSrc BELType="FF">host/core0/core0/state_FSM_FFd16</twSrc><twDest BELType="FF">host/core0/core0/ti_addr_6</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew dest = "0.922" src = "1.041">0.119</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/state_FSM_FFd16</twSrc><twDest BELType='FF'>host/core0/core0/ti_addr_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/state[5]_pipe_blockcount[15]_select_167_OUT&lt;0&gt;12</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y25.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.512</twDelInfo><twComp>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N8</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>host/core0/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;</twBEL><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>5.552</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.874</twSlack><twSrc BELType="FF">host/core0/core0/cmd_mode_1</twSrc><twDest BELType="FF">host/core0/core0/ti_addr_6</twDest><twTotPathDel>6.796</twTotPathDel><twClkSkew dest = "0.922" src = "1.037">0.115</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/cmd_mode_1</twSrc><twDest BELType='FF'>host/core0/core0/ti_addr_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/core0/core0/cmd_mode&lt;3&gt;</twComp><twBEL>host/core0/core0/cmd_mode_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>host/core0/core0/cmd_mode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/cmd_mode&lt;3&gt;</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/N8</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>host/core0/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/state[5]_ti_addr[7]_select_146_OUT&lt;6&gt;</twBEL><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>5.397</twRouteDel><twTotDel>6.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point wi00/ep_datahold_8 (SLICE_X87Y115.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_3</twSrc><twDest BELType="FF">wi00/ep_datahold_8</twDest><twTotPathDel>9.335</twTotPathDel><twClkSkew dest = "0.910" src = "1.040">0.130</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_3</twSrc><twDest BELType='FF'>wi00/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">5.780</twDelInfo><twComp>okHE&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi00/ep_datahold&lt;9&gt;</twComp><twBEL>wi00/ep_datahold_8</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>8.003</twRouteDel><twTotDel>9.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">host/core0/core0/ti_write</twSrc><twDest BELType="FF">wi00/ep_datahold_8</twDest><twTotPathDel>9.295</twTotPathDel><twClkSkew dest = "0.910" src = "1.042">0.132</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_write</twSrc><twDest BELType='FF'>wi00/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X57Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;43&gt;</twComp><twBEL>host/core0/core0/ti_write</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">6.207</twDelInfo><twComp>okHE&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi00/ep_datahold&lt;9&gt;</twComp><twBEL>wi00/ep_datahold_8</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>7.939</twRouteDel><twTotDel>9.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.832</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_4</twSrc><twDest BELType="FF">wi00/ep_datahold_8</twDest><twTotPathDel>8.823</twTotPathDel><twClkSkew dest = "0.910" src = "1.040">0.130</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_4</twSrc><twDest BELType='FF'>wi00/ep_datahold_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">5.268</twDelInfo><twComp>okHE&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o1</twComp><twBEL>wi00/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>wi00/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>wi00/ep_datahold&lt;9&gt;</twComp><twBEL>wi00/ep_datahold_8</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>7.491</twRouteDel><twTotDel>8.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point ti43/eptrig_4 (SLICE_X65Y127.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_2</twSrc><twDest BELType="FF">ti43/eptrig_4</twDest><twTotPathDel>9.515</twTotPathDel><twClkSkew dest = "1.094" src = "1.040">-0.054</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_2</twSrc><twDest BELType='FF'>ti43/eptrig_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">6.516</twDelInfo><twComp>okHE&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>ti43/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y116.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ti43/eptrig&lt;15&gt;</twComp><twBEL>ti43/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ti43/eptrig&lt;6&gt;</twComp><twBEL>ti43/eptrig_4</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>8.183</twRouteDel><twTotDel>9.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.775</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">ti43/eptrig_4</twDest><twTotPathDel>9.047</twTotPathDel><twClkSkew dest = "1.094" src = "1.057">-0.037</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>ti43/eptrig_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">6.641</twDelInfo><twComp>okHE&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ti43/eptrig&lt;15&gt;</twComp><twBEL>ti43/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ti43/eptrig&lt;6&gt;</twComp><twBEL>ti43/eptrig_4</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>7.950</twRouteDel><twTotDel>9.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.901</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_3</twSrc><twDest BELType="FF">ti43/eptrig_4</twDest><twTotPathDel>8.938</twTotPathDel><twClkSkew dest = "1.094" src = "1.040">-0.054</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_3</twSrc><twDest BELType='FF'>ti43/eptrig_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>okHE&lt;36&gt;</twComp><twBEL>host/core0/core0/ti_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">5.939</twDelInfo><twComp>okHE&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o3</twComp><twBEL>ti43/ti_write_ti_addr[7]_AND_1_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y116.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ti43/eptrig&lt;15&gt;</twComp><twBEL>ti43/ti_write_ti_addr[7]_AND_1_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y127.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ti43/ti_write_ti_addr[7]_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y127.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ti43/eptrig&lt;6&gt;</twComp><twBEL>ti43/eptrig_4</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>7.606</twRouteDel><twTotDel>8.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -1.24
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP (SLICE_X6Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X5Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP (SLICE_X6Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X5Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (SLICE_X6Y10.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType="RAM">host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twSrc><twDest BELType='RAM'>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X5Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>host/core0/core0/a0/tok_mem_dataout&lt;7&gt;</twComp><twBEL>host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.680">okHE&lt;40&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -1.24
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINPERIOD" name="Tdcmper_PSCLK" slack="3.930" period="9.920" constraintValue="9.920" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y10.PSCLK" clockNet="okHE&lt;40&gt;"/><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X3Y34.CLKA" clockNet="okHE&lt;40&gt;"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X4Y56.CLKA" clockNet="okHE&lt;40&gt;"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X14Y105.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X2Y44.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y34.CLKB" clockNet="dataclk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X4Y56.CLKB" clockNet="dataclk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y76.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>13303</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1289</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.468</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X4Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.245</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>3.435</twTotPathDel><twClkSkew dest = "2.195" src = "2.652">0.457</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>3.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.648</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>2.942</twTotPathDel><twClkSkew dest = "1.012" src = "1.079">0.067</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.941</twRouteDel><twTotDel>2.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (SLICE_X25Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.299</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twTotPathDel>3.427</twTotPathDel><twClkSkew dest = "2.241" src = "2.652">0.411</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.718</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twTotPathDel>2.934</twTotPathDel><twClkSkew dest = "0.300" src = "0.305">0.005</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.860</twRouteDel><twTotDel>2.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6 (SLICE_X25Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.324</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twDest><twTotPathDel>3.402</twTotPathDel><twClkSkew dest = "2.241" src = "2.652">0.411</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.743</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twDest><twTotPathDel>2.909</twTotPathDel><twClkSkew dest = "0.300" src = "0.305">0.005</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>1.860</twRouteDel><twTotDel>2.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2 (SLICE_X4Y117.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.038" src = "0.036">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;1&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/nextstate[3]_GND_19_o_equal_31_o_bdd2</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor&lt;2&gt;11</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (SLICE_X24Y111.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y111.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_GND_17_o_mux_20_OUT&lt;3&gt;</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X4Y116.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_AddressPhase_MUX_84_o1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X14Y105.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;</twConstName><twItemCnt>4298</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2021</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>5025.280</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X37Y91.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.684</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "4.680" src = "18.626">13.946</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X36Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X34Y89.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.414</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew dest = "4.676" src = "18.621">13.945</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X35Y89.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X35Y90.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-15.402</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twTotPathDel>1.080</twTotPathDel><twClkSkew dest = "4.678" src = "18.621">13.943</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X35Y89.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X42Y109.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X42Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y109.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4 (SLICE_X15Y71.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X15Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;4&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6 (SLICE_X18Y93.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew dest = "0.080" src = "0.075">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X12Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y93.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X2Y44.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>18282342</twItemCnt><twErrCntSetup>238</twErrCntSetup><twErrCntEndPt>247</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">9</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7564</twEndPtCnt><twPathErrCnt>16871210</twPathErrCnt><twMinPer>18.376</twMinPer></twConstHead><twPathRptBanner iPaths="1993568" iCriticalPaths="1992800" sType="EndPoint">Paths for end point DAC_output_7/DAC_DIN (SLICE_X89Y114.A6), 1993568 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.472</twSlack><twSrc BELType="FF">DAC_register_7_1</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>18.207</twTotPathDel><twClkSkew dest = "0.822" src = "0.956">0.134</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_1</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X47Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X47Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_7&lt;1&gt;</twComp><twBEL>DAC_register_7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>DAC_register_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;6&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;2&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;13&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y133.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_7&lt;10&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DAC_output_7/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>DAC_output_7/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y132.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y133.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y133.A1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;12&gt;</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y135.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o721</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_656_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y132.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_600_o</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.490</twLogDel><twRouteDel>12.717</twRouteDel><twTotDel>18.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.371</twSlack><twSrc BELType="FF">DAC_register_7_1</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>18.106</twTotPathDel><twClkSkew dest = "0.822" src = "0.956">0.134</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_1</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X47Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X47Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_7&lt;1&gt;</twComp><twBEL>DAC_register_7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>DAC_register_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;6&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;2&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;13&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y133.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_7&lt;10&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DAC_output_7/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>DAC_output_7/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y132.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y133.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y135.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o721</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_656_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y132.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_600_o</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.466</twLogDel><twRouteDel>12.640</twRouteDel><twTotDel>18.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.316</twSlack><twSrc BELType="FF">DAC_register_7_0</twSrc><twDest BELType="FF">DAC_output_7/DAC_DIN</twDest><twTotPathDel>18.051</twTotPathDel><twClkSkew dest = "0.822" src = "0.956">0.134</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_7_0</twSrc><twDest BELType='FF'>DAC_output_7/DAC_DIN</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X48Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X48Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_7&lt;0&gt;</twComp><twBEL>DAC_register_7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>DAC_register_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_register_7&lt;4&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;6&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;2&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_7&lt;13&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y133.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_7&lt;10&gt;</twComp><twBEL>DAC_output_7/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>DAC_output_7/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_7&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>DAC_output_7/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y130.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_7/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_7/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y132.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_7/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y133.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_7/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y133.A1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>DAC_output_7/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;12&gt;</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y135.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o721</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_656_o</twComp><twBEL>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y132.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp><twBEL>DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y135.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_657_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_7/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y134.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_7/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y134.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_600_o</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y133.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y131.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_7/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>DAC_output_7/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_7/DAC_DIN</twComp><twBEL>DAC_output_7/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_7/DAC_DIN</twBEL></twPathDel><twLogDel>5.620</twLogDel><twRouteDel>12.431</twRouteDel><twTotDel>18.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1929826" iCriticalPaths="1913401" sType="EndPoint">Paths for end point DAC_output_8/DAC_DIN (SLICE_X87Y117.A5), 1929826 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.782</twSlack><twSrc BELType="FF">DAC_register_8_1</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.431</twTotPathDel><twClkSkew dest = "0.817" src = "1.037">0.220</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_1</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X43Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X43Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_register_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y113.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_register_8&lt;4&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;3&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;8&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y117.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;9&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y117.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>DAC_output_8/subtract_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_635_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_639_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;10&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;10&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;10&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53_F</twBEL><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o3</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.448</twLogDel><twRouteDel>10.983</twRouteDel><twTotDel>16.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.758</twSlack><twSrc BELType="FF">DAC_register_8_1</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.407</twTotPathDel><twClkSkew dest = "0.817" src = "1.037">0.220</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_1</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X43Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X43Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_register_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y113.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_register_8&lt;4&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;3&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;8&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y117.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;9&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y117.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>DAC_output_8/subtract_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y120.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_577_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_637_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y121.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_607_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y117.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o54</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o3</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.146</twLogDel><twRouteDel>11.261</twRouteDel><twTotDel>16.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.738</twSlack><twSrc BELType="FF">DAC_register_8_1</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>16.387</twTotPathDel><twClkSkew dest = "0.817" src = "1.037">0.220</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_1</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X43Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X43Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_register_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y113.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y113.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_register_8&lt;4&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;3&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y116.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_8&lt;8&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y117.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;9&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output171</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output17</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output151</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DAC_output_8/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y117.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[8]_MUX_635_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_639_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;10&gt;</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;10&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;10&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53_F</twBEL><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp><twBEL>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>DAC_output_8/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o3</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_8/DAC_DIN</twComp><twBEL>DAC_output_8/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.458</twLogDel><twRouteDel>10.929</twRouteDel><twTotDel>16.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1993568" iCriticalPaths="1826738" sType="EndPoint">Paths for end point DAC_output_3/DAC_DIN (SLICE_X90Y155.D6), 1993568 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.842</twSlack><twSrc BELType="FF">DAC_register_3_7</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>15.686</twTotPathDel><twClkSkew dest = "0.291" src = "0.316">0.025</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_7</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X87Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X87Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp><twBEL>DAC_register_3_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y158.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_3&lt;2&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output61</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>DAC_output_3/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;11&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output181</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output121</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y157.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>DAC_output_3/HPF_output&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y157.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y159.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_630_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_630_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y157.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y155.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>5.022</twLogDel><twRouteDel>10.664</twRouteDel><twTotDel>15.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.820</twSlack><twSrc BELType="FF">DAC_register_3_7</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>15.664</twTotPathDel><twClkSkew dest = "0.291" src = "0.316">0.025</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_7</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X87Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X87Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp><twBEL>DAC_register_3_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y158.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_register_3&lt;2&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output61</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>DAC_output_3/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;11&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output181</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output121</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y157.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>DAC_output_3/HPF_output&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y157.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y159.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_644_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_644_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y157.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y155.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>5.100</twLogDel><twRouteDel>10.564</twRouteDel><twTotDel>15.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.792</twSlack><twSrc BELType="FF">DAC_register_3_7</twSrc><twDest BELType="FF">DAC_output_3/DAC_DIN</twDest><twTotPathDel>15.636</twTotPathDel><twClkSkew dest = "0.291" src = "0.316">0.025</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_3_7</twSrc><twDest BELType='FF'>DAC_output_3/DAC_DIN</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X87Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X87Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp><twBEL>DAC_register_3_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y158.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>DAC_register_3&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y158.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>DAC_register_3&lt;2&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_3&lt;6&gt;</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y160.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output61</twComp><twBEL>DAC_output_3/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>DAC_output_3/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_3&lt;11&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output181</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>DAC_output_3/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_3/Mmux_HPF_output121</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y157.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>DAC_output_3/HPF_output&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y157.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_3/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y159.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_3/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y159.A4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>DAC_output_3/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp><twBEL>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_18_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_616_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_616_o</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_643_o141</twComp><twBEL>DAC_output_3/Mmux_DAC_input_suppressed[15]_GND_63_o_MUX_630_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y160.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>DAC_output_3/DAC_input_suppressed[15]_GND_63_o_MUX_630_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y157.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_3/Mmux_DAC_input_scaled&lt;0&gt;_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y155.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/DAC_input_scaled&lt;1&gt;</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o58</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o57</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o510</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y156.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_43_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y155.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_3/main_state[31]_GND_63_o_Select_51_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y155.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_3/DAC_DIN</twComp><twBEL>DAC_output_3/main_state[31]_GND_63_o_Select_51_o6</twBEL><twBEL>DAC_output_3/DAC_DIN</twBEL></twPathDel><twLogDel>4.771</twLogDel><twRouteDel>10.865</twRouteDel><twTotDel>15.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X42Y95.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-7.340</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twTotPathDel>0.654</twTotPathDel><twClkSkew dest = "18.632" src = "4.687">-13.945</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X43Y95.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X42Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-7.246</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.748</twTotPathDel><twClkSkew dest = "18.632" src = "4.687">-13.945</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X43Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X42Y95.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-7.232</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "18.632" src = "4.687">-13.945</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X43Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="142"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y34.CLKB" clockNet="dataclk"/><twPinLimit anchorID="144" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X4Y56.CLKB" clockNet="dataclk"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y76.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="146" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.723</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[14].regin0 (ILOGIC_X28Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">okUHU&lt;14&gt;</twSrc><twDest BELType="FF">host/iob_regs[14].regin0</twDest><twClkDel>3.215</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;19&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;14&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;14&gt;</twSrc><twDest BELType='FF'>host/iob_regs[14].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U14.PAD</twSrcSite><twPathDel><twSite>U14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;14&gt;</twComp><twBEL>okUHU&lt;14&gt;</twBEL><twBEL>host/iob_regs[14].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.21</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;19&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.4</twBEL><twBEL>host/iob_regs[14].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[14].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X28Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.925</twRouteDel><twTotDel>3.215</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[4].regin0 (ILOGIC_X27Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>0.277</twSlack><twSrc BELType="PAD">okUHU&lt;4&gt;</twSrc><twDest BELType="FF">host/iob_regs[4].regin0</twDest><twClkDel>3.215</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;9&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;4&gt;</twSrc><twDest BELType='FF'>host/iob_regs[4].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA18.PAD</twSrcSite><twPathDel><twSite>AA18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;4&gt;</twComp><twBEL>okUHU&lt;4&gt;</twBEL><twBEL>host/iob_regs[4].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.29</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;9&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.14</twBEL><twBEL>host/iob_regs[4].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[4].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.925</twRouteDel><twTotDel>3.215</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[15].regin0 (ILOGIC_X33Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMaxDelay"><twSlack>0.280</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">host/iob_regs[15].regin0</twDest><twClkDel>3.218</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>host/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.22</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X33Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X33Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;20&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.5</twBEL><twBEL>host/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X33Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.928</twRouteDel><twTotDel>3.218</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[11].regin0 (ILOGIC_X9Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>2.062</twSlack><twSrc BELType="PAD">okUHU&lt;11&gt;</twSrc><twDest BELType="FF">host/iob_regs[11].regin0</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;16&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;11&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;11&gt;</twSrc><twDest BELType='FF'>host/iob_regs[11].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB6.PAD</twSrcSite><twPathDel><twSite>AB6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>okUHU&lt;11&gt;</twBEL><twBEL>host/iob_regs[11].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.18</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X9Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;16&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.1</twBEL><twBEL>host/iob_regs[11].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[11].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[12].regin0 (ILOGIC_X9Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>2.091</twSlack><twSrc BELType="PAD">okUHU&lt;12&gt;</twSrc><twDest BELType="FF">host/iob_regs[12].regin0</twDest><twClkDel>2.255</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;17&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;12&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;12&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA6.PAD</twSrcSite><twPathDel><twSite>AA6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>okUHU&lt;12&gt;</twBEL><twBEL>host/iob_regs[12].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.19</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>host/iobf0_o&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X9Y3.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;17&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.2</twBEL><twBEL>host/iob_regs[12].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>2.255</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[6].regin0 (ILOGIC_X1Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMinDelay"><twSlack>2.118</twSlack><twSrc BELType="PAD">okUHU&lt;6&gt;</twSrc><twDest BELType="FF">host/iob_regs[6].regin0</twDest><twClkDel>2.260</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;11&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;6&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;6&gt;</twSrc><twDest BELType='FF'>host/iob_regs[6].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB2.PAD</twSrcSite><twPathDel><twSite>AB2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;6&gt;</twComp><twBEL>okUHU&lt;6&gt;</twBEL><twBEL>host/iob_regs[6].iobf0/IBUF</twBEL><twBEL>ProtoComp538.IMUX.31</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/iobf0_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;11&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.16</twBEL><twBEL>host/iob_regs[6].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[6].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>2.260</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="159" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.289</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;31&gt; (U8.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffOut anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>2.711</twSlack><twSrc BELType="FF">host/iob_regs[31].regout0</twSrc><twDest BELType="PAD">okUHU&lt;31&gt;</twDest><twClkDel>2.694</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;31&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;31&gt;</twDataSrc><twDataDest>okUHU&lt;31&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[31].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.269</twRouteDel><twTotDel>2.694</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[31].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;31&gt;</twComp><twBEL>host/iob_regs[31].regout0</twBEL></twPathDel><twPathDel><twSite>U8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;31&gt;</twComp><twBEL>host/iob_regs[31].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;31&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="162"><twConstOffOut anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>3.092</twSlack><twSrc BELType="FF">host/iob_regs[31].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;31&gt;</twDest><twClkDel>2.694</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;31&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;31&gt;</twDataSrc><twDataDest>okUHU&lt;31&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;31&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[31].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.625</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.269</twRouteDel><twTotDel>2.694</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[31].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;31&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;31&gt;</twComp><twBEL>host/iob_regs[31].regvalid</twBEL></twPathDel><twPathDel><twSite>U8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;31&gt;</twComp><twBEL>host/iob_regs[31].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;31&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;11&gt; (AB6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffOut anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>2.713</twSlack><twSrc BELType="FF">host/iob_regs[11].regout0</twSrc><twDest BELType="PAD">okUHU&lt;11&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;11&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;11&gt;</twDataSrc><twDataDest>okUHU&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[11].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[11].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X9Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;11&gt;</twComp><twBEL>host/iob_regs[11].regout0</twBEL></twPathDel><twPathDel><twSite>AB6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>host/iob_regs[11].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;11&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="166"><twConstOffOut anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>3.094</twSlack><twSrc BELType="FF">host/iob_regs[11].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;11&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;11&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;11&gt;</twDataSrc><twDataDest>okUHU&lt;11&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[11].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[11].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X9Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;11&gt;</twComp><twBEL>host/iob_regs[11].regvalid</twBEL></twPathDel><twPathDel><twSite>AB6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;11&gt;</twComp><twBEL>host/iob_regs[11].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;11&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;12&gt; (AA6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffOut anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>2.713</twSlack><twSrc BELType="FF">host/iob_regs[12].regout0</twSrc><twDest BELType="PAD">okUHU&lt;12&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;12&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>host/regout0_q&lt;12&gt;</twDataSrc><twDataDest>okUHU&lt;12&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;12&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[12].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X9Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;12&gt;</twComp><twBEL>host/iob_regs[12].regout0</twBEL></twPathDel><twPathDel><twSite>AA6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>AA6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>host/iob_regs[12].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;12&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="170"><twConstOffOut anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>3.094</twSlack><twSrc BELType="FF">host/iob_regs[12].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;12&gt;</twDest><twClkDel>2.692</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;12&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>host/regout0_q&lt;12&gt;</twDataSrc><twDataDest>okUHU&lt;12&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;12&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[12].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.267</twRouteDel><twTotDel>2.692</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[12].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X9Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X9Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;12&gt;</twComp><twBEL>host/iob_regs[12].regvalid</twBEL></twPathDel><twPathDel><twSite>AA6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>AA6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;12&gt;</twComp><twBEL>host/iob_regs[12].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;12&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;22&gt; (AA14.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffOut anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>1.346</twSlack><twSrc BELType="FF">host/iob_regs[22].regout0</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>1.501</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;22&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[22].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X26Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>1.501</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[22].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X26Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X26Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;22&gt;</twComp><twBEL>host/iob_regs[22].regout0</twBEL></twPathDel><twPathDel><twSite>AA14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>host/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="174"><twConstOffOut anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>1.238</twSlack><twSrc BELType="FF">host/iob_regs[22].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>1.501</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;22&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[22].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X26Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.935</twRouteDel><twTotDel>1.501</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[22].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X26Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X26Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;22&gt;</twComp><twBEL>host/iob_regs[22].regvalid</twBEL></twPathDel><twPathDel><twSite>AA14.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AA14.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>host/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffOut anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>1.347</twSlack><twSrc BELType="FF">host/iob_regs[3].regout0</twSrc><twDest BELType="PAD">okUHU&lt;3&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;3&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;3&gt;</twDataSrc><twDataDest>okUHU&lt;3&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[3].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X27Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;3&gt;</twComp><twBEL>host/iob_regs[3].regout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>host/iob_regs[3].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;3&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="178"><twConstOffOut anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>1.239</twSlack><twSrc BELType="FF">host/iob_regs[3].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;3&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;3&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;3&gt;</twDataSrc><twDataDest>okUHU&lt;3&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[3].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X27Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;3&gt;</twComp><twBEL>host/iob_regs[3].regvalid</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>host/iob_regs[3].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;3&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;4&gt; (AA18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstOffOut anchorID="181" twDataPathType="twDataPathMinDelay"><twSlack>1.347</twSlack><twSrc BELType="FF">host/iob_regs[4].regout0</twSrc><twDest BELType="PAD">okUHU&lt;4&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;4&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>host/regout0_q&lt;4&gt;</twDataSrc><twDataDest>okUHU&lt;4&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[4].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[4].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X27Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;4&gt;</twComp><twBEL>host/iob_regs[4].regout0</twBEL></twPathDel><twPathDel><twSite>AA18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>AA18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;4&gt;</twComp><twBEL>host/iob_regs[4].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;4&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="182"><twConstOffOut anchorID="183" twDataPathType="twDataPathMinDelay"><twSlack>1.239</twSlack><twSrc BELType="FF">host/iob_regs[4].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;4&gt;</twDest><twClkDel>1.502</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;4&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>host/regout0_q&lt;4&gt;</twDataSrc><twDataDest>okUHU&lt;4&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[4].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>1.502</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[4].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X27Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X27Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;4&gt;</twComp><twBEL>host/iob_regs[4].regvalid</twBEL></twPathDel><twPathDel><twSite>AA18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>AA18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;4&gt;</twComp><twBEL>host/iob_regs[4].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;4&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="184" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.286</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffOut anchorID="186" twDataPathType="twDataPathMaxDelay"><twSlack>2.714</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>2.691</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.266</twRouteDel><twTotDel>2.691</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffOut anchorID="188" twDataPathType="twDataPathMaxDelay"><twSlack>2.761</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>2.695</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.509</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.371</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.626</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-5.575</twLogDel><twRouteDel>8.270</twRouteDel><twTotDel>2.695</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>3.509</twTotDel><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffOut anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>1.536</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.691</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>1.691</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X6Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstOffOut anchorID="192" twDataPathType="twDataPathMinDelay"><twSlack>1.583</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.687</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.242</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.434</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>1.687</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X11Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="193" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.590</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin3a (ILOGIC_X34Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>0.410</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">host/regctrlin3a</twDest><twClkDel>3.217</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp545.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;4&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.9</twBEL><twBEL>host/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X34Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.014</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>6.927</twRouteDel><twTotDel>3.217</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin0a (ILOGIC_X5Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>0.525</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">host/regctrlin0a</twDest><twClkDel>3.402</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp545.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.242</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;1&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.6</twBEL><twBEL>host/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>3.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>7.112</twRouteDel><twTotDel>3.402</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin1a (ILOGIC_X4Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>0.536</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">host/regctrlin1a</twDest><twClkDel>3.404</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;2&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp545.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;2&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.7</twBEL><twBEL>host/regctrlin1a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.476</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.294</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">2.201</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.710</twLogDel><twRouteDel>7.114</twRouteDel><twTotDel>3.404</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin2a (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>0.061</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">host/regctrlin2a</twDest><twClkDel>2.256</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp545.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;3&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.8</twBEL><twBEL>host/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>2.256</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin0a (ILOGIC_X5Y3.D), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>0.090</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">host/regctrlin0a</twDest><twClkDel>2.256</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp545.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;1&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.6</twBEL><twBEL>host/regctrlin0a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>1.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.467</twRouteDel><twTotDel>2.256</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin1a (ILOGIC_X4Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffIn anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>0.120</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">host/regctrlin1a</twDest><twClkDel>2.258</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp545.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;2&gt;</twComp><twBEL>ProtoComp602.D2OFFBYP_SRC.7</twBEL><twBEL>host/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-1.240">okHE&lt;40&gt;</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp545.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.131</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>644</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.211</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>2.258</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="206"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="5.340" actualRollup="9.870" errors="0" errorRollup="0" items="0" itemsRollup="48955"/><twConstRollup name="TS_host_dcm0_clk0" fullName="TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -1.24         ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="9.870" actualRollup="N/A" errors="0" errorRollup="0" items="48955" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="207"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.994" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="208"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="7852.000" errors="0" errorRollup="256" items="0" itemsRollup="18299943"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="9.468" actualRollup="N/A" errors="0" errorRollup="0" items="13303" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="5025.280" actualRollup="N/A" errors="9" errorRollup="0" items="4298" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i_0" fullName="TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="18.376" actualRollup="N/A" errors="247" errorRollup="0" items="18282342" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="209">2</twUnmetConstCnt><twDataSheet anchorID="210" twNameLen="15"><twSUH2ClkList anchorID="211" twDestWidth="9" twPhaseWidth="8"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.246</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.126</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.155</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.249</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.476</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-1.240" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.335</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="212" twDestWidth="9" twPhaseWidth="8"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.583" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.536" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.239" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.242" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.472" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.238" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.049" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.292" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.238" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.290" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.101" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.288" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.099" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.240" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.286" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.097" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.428" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.478" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.289" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-1.240" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="213" twDestWidth="9"><twDest>clk1_in_n</twDest><twClk2SU><twSrc>clk1_in_n</twSrc><twRiseRise>18.376</twRiseRise></twClk2SU><twClk2SU><twSrc>clk1_in_p</twSrc><twRiseRise>18.376</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="214" twDestWidth="9"><twDest>clk1_in_p</twDest><twClk2SU><twSrc>clk1_in_n</twSrc><twRiseRise>18.376</twRiseRise></twClk2SU><twClk2SU><twSrc>clk1_in_p</twSrc><twRiseRise>18.376</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="215" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>9.870</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="216" twDestWidth="9" twWorstWindow="1.661" twWorstSetup="1.723" twWorstHold="-0.062" twWorstSetupSlack="0.277" twWorstHoldSlack="2.062" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.530" twHoldSlack = "2.126" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.126</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.460" twHoldSlack = "2.155" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.155</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.334" twHoldSlack = "2.281" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.666</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.281</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.277" twHoldSlack = "2.338" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.407" twHoldSlack = "2.249" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.249</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.538" twHoldSlack = "2.118" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.468" twHoldSlack = "2.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.464" twHoldSlack = "2.151" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.538" twHoldSlack = "2.118" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.118</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.468" twHoldSlack = "2.147" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.147</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.594" twHoldSlack = "2.062" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.406</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.062</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.524" twHoldSlack = "2.091" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.476</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.091</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.347" twHoldSlack = "2.309" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.653</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.277" twHoldSlack = "2.338" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.280" twHoldSlack = "2.335" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.335</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="217" twDestWidth="7" twWorstWindow="1.529" twWorstSetup="1.590" twWorstHold="-0.061" twWorstSetupSlack="0.410" twWorstHoldSlack="0.061" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.525" twHoldSlack = "0.090" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.090</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.536" twHoldSlack = "0.120" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.464</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.120</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.595" twHoldSlack = "0.061" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.061</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.410" twHoldSlack = "0.246" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.590</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.246</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="218" twDestWidth="9" twMinSlack="2.711" twMaxSlack="2.951" twRelSkew="0.240" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "1.422" twMinDelayCrnr="t" twRelSkew = "0.184" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "5.233" twMaxDelayCrnr="f" twMinDelay = "1.422" twMinDelayCrnr="t" twRelSkew = "0.184" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "5.050" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "5.050" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "5.101" twMaxDelayCrnr="f" twMinDelay = "1.290" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "5.237" twMaxDelayCrnr="f" twMinDelay = "1.426" twMinDelayCrnr="t" twRelSkew = "0.188" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "5.241" twMaxDelayCrnr="f" twMinDelay = "1.430" twMinDelayCrnr="t" twRelSkew = "0.192" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "5.287" twMaxDelayCrnr="f" twMinDelay = "1.476" twMinDelayCrnr="t" twRelSkew = "0.238" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "5.287" twMaxDelayCrnr="f" twMinDelay = "1.476" twMinDelayCrnr="t" twRelSkew = "0.238" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "5.053" twMaxDelayCrnr="f" twMinDelay = "1.242" twMinDelayCrnr="t" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "5.103" twMaxDelayCrnr="f" twMinDelay = "1.292" twMinDelayCrnr="t" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "5.283" twMaxDelayCrnr="f" twMinDelay = "1.472" twMinDelayCrnr="t" twRelSkew = "0.234" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "5.049" twMaxDelayCrnr="f" twMinDelay = "1.238" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "5.103" twMaxDelayCrnr="f" twMinDelay = "1.292" twMinDelayCrnr="t" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "5.238" twMaxDelayCrnr="f" twMinDelay = "1.427" twMinDelayCrnr="t" twRelSkew = "0.189" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "5.101" twMaxDelayCrnr="f" twMinDelay = "1.290" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "5.099" twMaxDelayCrnr="f" twMinDelay = "1.288" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "5.051" twMaxDelayCrnr="f" twMinDelay = "1.240" twMinDelayCrnr="t" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "5.239" twMaxDelayCrnr="f" twMinDelay = "1.428" twMinDelayCrnr="t" twRelSkew = "0.190" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "5.097" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "5.239" twMaxDelayCrnr="f" twMinDelay = "1.428" twMinDelayCrnr="t" twRelSkew = "0.190" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "5.289" twMaxDelayCrnr="f" twMinDelay = "1.478" twMinDelayCrnr="t" twRelSkew = "0.240" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="219" twDestWidth="7" twMinSlack="2.714" twMaxSlack="2.761" twRelSkew="0.047" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "5.286" twMaxDelayCrnr="f" twMinDelay = "1.583" twMinDelayCrnr="t" twRelSkew = "0.047" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "5.239" twMaxDelayCrnr="f" twMinDelay = "1.536" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="220"><twErrCnt>256</twErrCnt><twScore>449177</twScore><twSetupScore>386407</twSetupScore><twHoldScore>62770</twHoldScore><twConstCov><twPathCnt>18348984</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>39771</twConnCnt></twConstCov><twStats anchorID="221"><twMinPer>5025.280</twMinPer><twFootnote number="1" /><twMaxFreq>0.199</twMaxFreq><twMinInBeforeClk>1.723</twMinInBeforeClk><twMinOutAfterClk>5.289</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 20 20:13:17 2016 </twTimestamp></twFoot><twClientInfo anchorID="222"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 709 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
