MIG: 20:42:19 : Running synthesis.xit
MIG: 20:42:19 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:19 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:19 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:19 : vivado_mode: xpg_bd
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 1
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 : isPortInterface: 0
MIG: 20:42:19 :  locked false  
MIG: 20:42:19 : HDL Language: Verilog
MIG: 20:42:19 : compInfo: false
MIG: 20:42:19 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:19 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:19 : I am in catch area
MIG: 20:42:19 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:38 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:38 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:38 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:38 : Running vlog_synth_rpr.xit
MIG: 20:42:38 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:42:38 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:42:38 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:38 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:38 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:38 : vivado_mode: xpg_bd
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 1
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 : isPortInterface: 0
MIG: 20:42:38 :  locked false  
MIG: 20:42:38 : HDL Language: Verilog
MIG: 20:42:38 : compInfo: false
MIG: 20:42:38 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:38 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:38 : I am in catch area
MIG: 20:42:38 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:51 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:51 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:51 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:52 : Running simulation.xit
MIG: 20:42:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:52 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:52 : vivado_mode: xpg_bd
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 1
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 : isPortInterface: 0
MIG: 20:42:52 :  locked false  
MIG: 20:42:52 : HDL Language: Verilog
MIG: 20:42:52 : compInfo: false
MIG: 20:42:52 : Vivado Options xc7a200t sbg484 -1
MIG: 20:42:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:42:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:42:52 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:42:52 : I am in catch area
MIG: 20:42:52 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:05 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:05 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:05 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:43:06 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:43:06 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:43:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:43:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:06 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:43:06 : vivado_mode: xpg_bd
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 1
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 : isPortInterface: 0
MIG: 20:43:06 :  locked false  
MIG: 20:43:06 : HDL Language: Verilog
MIG: 20:43:06 : compInfo: false
MIG: 20:43:06 : Vivado Options xc7a200t sbg484 -1
MIG: 20:43:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:43:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:43:06 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:43:06 : I am in catch area
MIG: 20:43:06 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:19 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:19 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:19 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:19 : Running implementation.xit
MIG: 20:43:19 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:43:19 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 20:43:19 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:43:19 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:19 : outputDirectory: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:43:19 : vivado_mode: xpg_bd
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 1
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 : isPortInterface: 0
MIG: 20:43:19 :  locked false  
MIG: 20:43:19 : HDL Language: Verilog
MIG: 20:43:19 : compInfo: false
MIG: 20:43:19 : Vivado Options xc7a200t sbg484 -1
MIG: 20:43:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:43:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:43:19 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:43:19 : I am in catch area
MIG: 20:43:19 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:35 : XML_INPUT_FILE: d:/Users/khanm/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:35 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:35 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:29:55 : Running synthesis.xit
MIG: 16:29:55 : ################# RUNNING MIG BATCH ###################
MIG: 16:29:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:29:55 : synp_flow:  -- synthesis_mode: Other
MIG: 16:29:55 : outputDirectory: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:29:55 : vivado_mode: xpg_bd
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:55 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 1
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 : isPortInterface: 0
MIG: 16:29:56 :  locked false  
MIG: 16:29:56 : HDL Language: Verilog
MIG: 16:29:56 : compInfo: false
MIG: 16:29:56 : Vivado Options xc7a200t sbg484 -1
MIG: 16:29:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:29:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:29:56 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 16:29:56 : I am in catch area
MIG: 16:29:56 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 16:30:28 : XML_INPUT_FILE: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:28 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:28 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:29 : Running vlog_synth_rpr.xit
MIG: 16:30:29 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:30:29 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 16:30:29 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:29 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:29 : outputDirectory: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:29 : vivado_mode: xpg_bd
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:29 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 1
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 :  locked false  
MIG: 16:30:30 : HDL Language: Verilog
MIG: 16:30:30 : compInfo: false
MIG: 16:30:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:30:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:30:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:30:30 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 16:30:30 : I am in catch area
MIG: 16:30:30 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 16:30:45 : XML_INPUT_FILE: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:45 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:45 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:46 : Running simulation.xit
MIG: 16:30:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:46 : outputDirectory: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:46 : vivado_mode: xpg_bd
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 1
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 : isPortInterface: 0
MIG: 16:30:46 :  locked false  
MIG: 16:30:46 : HDL Language: Verilog
MIG: 16:30:46 : compInfo: false
MIG: 16:30:46 : Vivado Options xc7a200t sbg484 -1
MIG: 16:30:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:30:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:30:46 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 16:30:46 : I am in catch area
MIG: 16:30:46 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 16:30:59 : XML_INPUT_FILE: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:59 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:59 : Moving design_1_mig_7series_0_0 ...
MIG: 16:31:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:31:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:31:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:31:01 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:31:01 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 16:31:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:31:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:31:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:31:01 : outputDirectory: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:31:01 : vivado_mode: xpg_bd
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 1
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 : isPortInterface: 0
MIG: 16:31:01 :  locked false  
MIG: 16:31:01 : HDL Language: Verilog
MIG: 16:31:01 : compInfo: false
MIG: 16:31:01 : Vivado Options xc7a200t sbg484 -1
MIG: 16:31:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:31:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:31:01 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 16:31:01 : I am in catch area
MIG: 16:31:01 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 16:31:13 : XML_INPUT_FILE: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:31:13 : Component_Name: design_1_mig_7series_0_0
MIG: 16:31:13 : Moving design_1_mig_7series_0_0 ...
MIG: 16:31:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:31:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:31:14 : Running implementation.xit
MIG: 16:31:14 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:31:14 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 16:31:14 : ################# RUNNING MIG BATCH ###################
MIG: 16:31:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:31:14 : synp_flow:  -- synthesis_mode: Other
MIG: 16:31:14 : outputDirectory: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:31:14 : vivado_mode: xpg_bd
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:14 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 1
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 : isPortInterface: 0
MIG: 16:31:15 :  locked false  
MIG: 16:31:15 : HDL Language: Verilog
MIG: 16:31:15 : compInfo: false
MIG: 16:31:15 : Vivado Options xc7a200t sbg484 -1
MIG: 16:31:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:31:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:31:15 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 16:31:15 : I am in catch area
MIG: 16:31:15 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 16:31:27 : XML_INPUT_FILE: d:/MENG Proj/ICGTRMP1/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:31:27 : Component_Name: design_1_mig_7series_0_0
MIG: 16:31:27 : Moving design_1_mig_7series_0_0 ...
MIG: 16:31:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:31:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
