#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555c5dcf44a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555c5ddbc5c0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x555c5ddeb920_0 .net "active", 0 0, L_0x555c5de05990;  1 drivers
v0x555c5ddeb9e0_0 .var "clk", 0 0;
v0x555c5ddeba80_0 .var "clk_enable", 0 0;
v0x555c5ddebb70_0 .net "data_address", 31 0, L_0x555c5de04040;  1 drivers
v0x555c5ddebc10_0 .net "data_read", 0 0, L_0x555c5de01bc0;  1 drivers
v0x555c5ddebd00_0 .var "data_readdata", 31 0;
v0x555c5ddebdd0_0 .net "data_write", 0 0, L_0x555c5de019e0;  1 drivers
v0x555c5ddebea0_0 .net "data_writedata", 31 0, L_0x555c5de03d30;  1 drivers
v0x555c5ddebf70_0 .net "instr_address", 31 0, L_0x555c5de05020;  1 drivers
v0x555c5ddec0d0_0 .var "instr_readdata", 31 0;
v0x555c5ddec170_0 .net "register_v0", 31 0, L_0x555c5de03cc0;  1 drivers
v0x555c5ddec260_0 .var "reset", 0 0;
S_0x555c5ddaade0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x555c5ddbc5c0;
 .timescale 0 0;
v0x555c5ddb9e30_0 .var "imm", 15 0;
v0x555c5ddbd340_0 .var "imm_instr", 31 0;
v0x555c5ddc24d0_0 .var "opcode", 5 0;
v0x555c5ddc2830_0 .var "rs", 4 0;
v0x555c5ddc32a0_0 .var "rt", 4 0;
E_0x555c5dd166d0 .event posedge, v0x555c5dde0460_0;
S_0x555c5ddab210 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x555c5ddbc5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x555c5ddb9d10 .functor OR 1, L_0x555c5ddfd3c0, L_0x555c5ddfd640, C4<0>, C4<0>;
L_0x555c5dd28a80 .functor BUFZ 1, L_0x555c5ddfce20, C4<0>, C4<0>, C4<0>;
L_0x555c5ddc2710 .functor BUFZ 1, L_0x555c5ddfcfc0, C4<0>, C4<0>, C4<0>;
L_0x555c5ddc3180 .functor BUFZ 1, L_0x555c5ddfcfc0, C4<0>, C4<0>, C4<0>;
L_0x555c5ddfdb80 .functor AND 1, L_0x555c5ddfce20, L_0x555c5ddfde80, C4<1>, C4<1>;
L_0x555c5ddc5640 .functor OR 1, L_0x555c5ddfdb80, L_0x555c5ddfda60, C4<0>, C4<0>;
L_0x555c5dd6a1a0 .functor OR 1, L_0x555c5ddc5640, L_0x555c5ddfdc90, C4<0>, C4<0>;
L_0x555c5ddfe120 .functor OR 1, L_0x555c5dd6a1a0, L_0x555c5ddff780, C4<0>, C4<0>;
L_0x555c5ddfe230 .functor OR 1, L_0x555c5ddfe120, L_0x555c5ddfeee0, C4<0>, C4<0>;
L_0x555c5ddfe2f0 .functor BUFZ 1, L_0x555c5ddfd0e0, C4<0>, C4<0>, C4<0>;
L_0x555c5ddfedd0 .functor AND 1, L_0x555c5ddfe840, L_0x555c5ddfeba0, C4<1>, C4<1>;
L_0x555c5ddfeee0 .functor OR 1, L_0x555c5ddfe540, L_0x555c5ddfedd0, C4<0>, C4<0>;
L_0x555c5ddff780 .functor AND 1, L_0x555c5ddff2b0, L_0x555c5ddff560, C4<1>, C4<1>;
L_0x555c5ddfff30 .functor OR 1, L_0x555c5ddff9d0, L_0x555c5ddffcf0, C4<0>, C4<0>;
L_0x555c5ddff040 .functor OR 1, L_0x555c5de004a0, L_0x555c5de007a0, C4<0>, C4<0>;
L_0x555c5de00680 .functor AND 1, L_0x555c5de001b0, L_0x555c5ddff040, C4<1>, C4<1>;
L_0x555c5de00fa0 .functor OR 1, L_0x555c5de00c30, L_0x555c5de00eb0, C4<0>, C4<0>;
L_0x555c5de012a0 .functor OR 1, L_0x555c5de00fa0, L_0x555c5de010b0, C4<0>, C4<0>;
L_0x555c5de01450 .functor AND 1, L_0x555c5ddfce20, L_0x555c5de012a0, C4<1>, C4<1>;
L_0x555c5de01600 .functor AND 1, L_0x555c5ddfce20, L_0x555c5de01510, C4<1>, C4<1>;
L_0x555c5de01920 .functor AND 1, L_0x555c5ddfce20, L_0x555c5de013b0, C4<1>, C4<1>;
L_0x555c5de01bc0 .functor BUFZ 1, L_0x555c5ddc2710, C4<0>, C4<0>, C4<0>;
L_0x555c5de02850 .functor AND 1, L_0x555c5de05990, L_0x555c5ddfe230, C4<1>, C4<1>;
L_0x555c5de02960 .functor OR 1, L_0x555c5ddfeee0, L_0x555c5ddff780, C4<0>, C4<0>;
L_0x555c5de03d30 .functor BUFZ 32, L_0x555c5de03bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de03df0 .functor BUFZ 32, L_0x555c5de02b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de03f40 .functor BUFZ 32, L_0x555c5de03bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de04040 .functor BUFZ 32, v0x555c5dddf670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de04cc0 .functor AND 1, v0x555c5ddeba80_0, L_0x555c5de01450, C4<1>, C4<1>;
L_0x555c5de04d30 .functor AND 1, L_0x555c5de04cc0, v0x555c5dde89f0_0, C4<1>, C4<1>;
L_0x555c5de05020 .functor BUFZ 32, v0x555c5dde0520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de05990 .functor BUFZ 1, v0x555c5dde89f0_0, C4<0>, C4<0>, C4<0>;
L_0x555c5de05ba0 .functor AND 1, v0x555c5ddeba80_0, v0x555c5dde89f0_0, C4<1>, C4<1>;
v0x555c5dde3210_0 .net *"_ivl_100", 31 0, L_0x555c5ddff0b0;  1 drivers
L_0x7f6919ce6498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde3310_0 .net *"_ivl_103", 25 0, L_0x7f6919ce6498;  1 drivers
L_0x7f6919ce64e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde33f0_0 .net/2u *"_ivl_104", 31 0, L_0x7f6919ce64e0;  1 drivers
v0x555c5dde34b0_0 .net *"_ivl_106", 0 0, L_0x555c5ddff2b0;  1 drivers
v0x555c5dde3570_0 .net *"_ivl_109", 5 0, L_0x555c5ddff4c0;  1 drivers
L_0x7f6919ce6528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde3650_0 .net/2u *"_ivl_110", 5 0, L_0x7f6919ce6528;  1 drivers
v0x555c5dde3730_0 .net *"_ivl_112", 0 0, L_0x555c5ddff560;  1 drivers
v0x555c5dde37f0_0 .net *"_ivl_116", 31 0, L_0x555c5ddff8e0;  1 drivers
L_0x7f6919ce6570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde38d0_0 .net *"_ivl_119", 25 0, L_0x7f6919ce6570;  1 drivers
L_0x7f6919ce60a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde39b0_0 .net/2u *"_ivl_12", 5 0, L_0x7f6919ce60a8;  1 drivers
L_0x7f6919ce65b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555c5dde3a90_0 .net/2u *"_ivl_120", 31 0, L_0x7f6919ce65b8;  1 drivers
v0x555c5dde3b70_0 .net *"_ivl_122", 0 0, L_0x555c5ddff9d0;  1 drivers
v0x555c5dde3c30_0 .net *"_ivl_124", 31 0, L_0x555c5ddffc00;  1 drivers
L_0x7f6919ce6600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde3d10_0 .net *"_ivl_127", 25 0, L_0x7f6919ce6600;  1 drivers
L_0x7f6919ce6648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde3df0_0 .net/2u *"_ivl_128", 31 0, L_0x7f6919ce6648;  1 drivers
v0x555c5dde3ed0_0 .net *"_ivl_130", 0 0, L_0x555c5ddffcf0;  1 drivers
v0x555c5dde3f90_0 .net *"_ivl_134", 31 0, L_0x555c5de000c0;  1 drivers
L_0x7f6919ce6690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4180_0 .net *"_ivl_137", 25 0, L_0x7f6919ce6690;  1 drivers
L_0x7f6919ce66d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4260_0 .net/2u *"_ivl_138", 31 0, L_0x7f6919ce66d8;  1 drivers
v0x555c5dde4340_0 .net *"_ivl_140", 0 0, L_0x555c5de001b0;  1 drivers
v0x555c5dde4400_0 .net *"_ivl_143", 5 0, L_0x555c5de00400;  1 drivers
L_0x7f6919ce6720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde44e0_0 .net/2u *"_ivl_144", 5 0, L_0x7f6919ce6720;  1 drivers
v0x555c5dde45c0_0 .net *"_ivl_146", 0 0, L_0x555c5de004a0;  1 drivers
v0x555c5dde4680_0 .net *"_ivl_149", 5 0, L_0x555c5de00700;  1 drivers
L_0x7f6919ce6768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4760_0 .net/2u *"_ivl_150", 5 0, L_0x7f6919ce6768;  1 drivers
v0x555c5dde4840_0 .net *"_ivl_152", 0 0, L_0x555c5de007a0;  1 drivers
v0x555c5dde4900_0 .net *"_ivl_155", 0 0, L_0x555c5ddff040;  1 drivers
v0x555c5dde49c0_0 .net *"_ivl_159", 1 0, L_0x555c5de00b40;  1 drivers
L_0x7f6919ce60f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4aa0_0 .net/2u *"_ivl_16", 5 0, L_0x7f6919ce60f0;  1 drivers
L_0x7f6919ce67b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4b80_0 .net/2u *"_ivl_160", 1 0, L_0x7f6919ce67b0;  1 drivers
v0x555c5dde4c60_0 .net *"_ivl_162", 0 0, L_0x555c5de00c30;  1 drivers
L_0x7f6919ce67f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4d20_0 .net/2u *"_ivl_164", 5 0, L_0x7f6919ce67f8;  1 drivers
v0x555c5dde4e00_0 .net *"_ivl_166", 0 0, L_0x555c5de00eb0;  1 drivers
v0x555c5dde4ec0_0 .net *"_ivl_169", 0 0, L_0x555c5de00fa0;  1 drivers
L_0x7f6919ce6840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde4f80_0 .net/2u *"_ivl_170", 5 0, L_0x7f6919ce6840;  1 drivers
v0x555c5dde5060_0 .net *"_ivl_172", 0 0, L_0x555c5de010b0;  1 drivers
v0x555c5dde5120_0 .net *"_ivl_175", 0 0, L_0x555c5de012a0;  1 drivers
L_0x7f6919ce6888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde51e0_0 .net/2u *"_ivl_178", 5 0, L_0x7f6919ce6888;  1 drivers
v0x555c5dde52c0_0 .net *"_ivl_180", 0 0, L_0x555c5de01510;  1 drivers
L_0x7f6919ce68d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x555c5dde5380_0 .net/2u *"_ivl_184", 5 0, L_0x7f6919ce68d0;  1 drivers
v0x555c5dde5460_0 .net *"_ivl_186", 0 0, L_0x555c5de013b0;  1 drivers
L_0x7f6919ce6918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555c5dde5520_0 .net/2u *"_ivl_190", 0 0, L_0x7f6919ce6918;  1 drivers
v0x555c5dde5600_0 .net *"_ivl_20", 31 0, L_0x555c5ddfd280;  1 drivers
L_0x7f6919ce6960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555c5dde56e0_0 .net/2u *"_ivl_200", 4 0, L_0x7f6919ce6960;  1 drivers
v0x555c5dde57c0_0 .net *"_ivl_203", 4 0, L_0x555c5de020e0;  1 drivers
v0x555c5dde58a0_0 .net *"_ivl_205", 4 0, L_0x555c5de02300;  1 drivers
v0x555c5dde5980_0 .net *"_ivl_206", 4 0, L_0x555c5de023a0;  1 drivers
v0x555c5dde5a60_0 .net *"_ivl_213", 0 0, L_0x555c5de02960;  1 drivers
L_0x7f6919ce69a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555c5dde5b20_0 .net/2u *"_ivl_214", 31 0, L_0x7f6919ce69a8;  1 drivers
v0x555c5dde5c00_0 .net *"_ivl_216", 31 0, L_0x555c5de02aa0;  1 drivers
v0x555c5dde5ce0_0 .net *"_ivl_218", 31 0, L_0x555c5de02d50;  1 drivers
v0x555c5dde5dc0_0 .net *"_ivl_220", 31 0, L_0x555c5de02ee0;  1 drivers
v0x555c5dde5ea0_0 .net *"_ivl_222", 31 0, L_0x555c5de03220;  1 drivers
L_0x7f6919ce6138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde5f80_0 .net *"_ivl_23", 25 0, L_0x7f6919ce6138;  1 drivers
v0x555c5dde6060_0 .net *"_ivl_235", 0 0, L_0x555c5de04cc0;  1 drivers
L_0x7f6919ce6b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555c5dde6120_0 .net/2u *"_ivl_238", 31 0, L_0x7f6919ce6b58;  1 drivers
L_0x7f6919ce6180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde6200_0 .net/2u *"_ivl_24", 31 0, L_0x7f6919ce6180;  1 drivers
v0x555c5dde62e0_0 .net *"_ivl_243", 0 0, L_0x555c5de05180;  1 drivers
L_0x7f6919ce6ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555c5dde63c0_0 .net/2u *"_ivl_244", 15 0, L_0x7f6919ce6ba0;  1 drivers
L_0x7f6919ce6be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde64a0_0 .net/2u *"_ivl_246", 15 0, L_0x7f6919ce6be8;  1 drivers
v0x555c5dde6580_0 .net *"_ivl_248", 15 0, L_0x555c5de053f0;  1 drivers
v0x555c5dde6660_0 .net *"_ivl_251", 15 0, L_0x555c5de05580;  1 drivers
v0x555c5dde6740_0 .net *"_ivl_26", 0 0, L_0x555c5ddfd3c0;  1 drivers
v0x555c5dde6800_0 .net *"_ivl_28", 31 0, L_0x555c5ddfd550;  1 drivers
L_0x7f6919ce61c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde68e0_0 .net *"_ivl_31", 25 0, L_0x7f6919ce61c8;  1 drivers
L_0x7f6919ce6210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde6dd0_0 .net/2u *"_ivl_32", 31 0, L_0x7f6919ce6210;  1 drivers
v0x555c5dde6eb0_0 .net *"_ivl_34", 0 0, L_0x555c5ddfd640;  1 drivers
v0x555c5dde6f70_0 .net *"_ivl_4", 31 0, L_0x555c5ddeccc0;  1 drivers
v0x555c5dde7050_0 .net *"_ivl_45", 2 0, L_0x555c5ddfd930;  1 drivers
L_0x7f6919ce6258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7130_0 .net/2u *"_ivl_46", 2 0, L_0x7f6919ce6258;  1 drivers
v0x555c5dde7210_0 .net *"_ivl_51", 2 0, L_0x555c5ddfdbf0;  1 drivers
L_0x7f6919ce62a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555c5dde72f0_0 .net/2u *"_ivl_52", 2 0, L_0x7f6919ce62a0;  1 drivers
v0x555c5dde73d0_0 .net *"_ivl_57", 0 0, L_0x555c5ddfde80;  1 drivers
v0x555c5dde7490_0 .net *"_ivl_59", 0 0, L_0x555c5ddfdb80;  1 drivers
v0x555c5dde7550_0 .net *"_ivl_61", 0 0, L_0x555c5ddc5640;  1 drivers
v0x555c5dde7610_0 .net *"_ivl_63", 0 0, L_0x555c5dd6a1a0;  1 drivers
v0x555c5dde76d0_0 .net *"_ivl_65", 0 0, L_0x555c5ddfe120;  1 drivers
L_0x7f6919ce6018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7790_0 .net *"_ivl_7", 25 0, L_0x7f6919ce6018;  1 drivers
v0x555c5dde7870_0 .net *"_ivl_70", 31 0, L_0x555c5ddfe410;  1 drivers
L_0x7f6919ce62e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7950_0 .net *"_ivl_73", 25 0, L_0x7f6919ce62e8;  1 drivers
L_0x7f6919ce6330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7a30_0 .net/2u *"_ivl_74", 31 0, L_0x7f6919ce6330;  1 drivers
v0x555c5dde7b10_0 .net *"_ivl_76", 0 0, L_0x555c5ddfe540;  1 drivers
v0x555c5dde7bd0_0 .net *"_ivl_78", 31 0, L_0x555c5ddfe6b0;  1 drivers
L_0x7f6919ce6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7cb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f6919ce6060;  1 drivers
L_0x7f6919ce6378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7d90_0 .net *"_ivl_81", 25 0, L_0x7f6919ce6378;  1 drivers
L_0x7f6919ce63c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde7e70_0 .net/2u *"_ivl_82", 31 0, L_0x7f6919ce63c0;  1 drivers
v0x555c5dde7f50_0 .net *"_ivl_84", 0 0, L_0x555c5ddfe840;  1 drivers
v0x555c5dde8010_0 .net *"_ivl_87", 0 0, L_0x555c5ddfe9b0;  1 drivers
v0x555c5dde80f0_0 .net *"_ivl_88", 31 0, L_0x555c5ddfe750;  1 drivers
L_0x7f6919ce6408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dde81d0_0 .net *"_ivl_91", 30 0, L_0x7f6919ce6408;  1 drivers
L_0x7f6919ce6450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555c5dde82b0_0 .net/2u *"_ivl_92", 31 0, L_0x7f6919ce6450;  1 drivers
v0x555c5dde8390_0 .net *"_ivl_94", 0 0, L_0x555c5ddfeba0;  1 drivers
v0x555c5dde8450_0 .net *"_ivl_97", 0 0, L_0x555c5ddfedd0;  1 drivers
v0x555c5dde8510_0 .net "active", 0 0, L_0x555c5de05990;  alias, 1 drivers
v0x555c5dde85d0_0 .net "alu_op1", 31 0, L_0x555c5de03df0;  1 drivers
v0x555c5dde8690_0 .net "alu_op2", 31 0, L_0x555c5de03f40;  1 drivers
v0x555c5dde8750_0 .net "alui_instr", 0 0, L_0x555c5ddfda60;  1 drivers
v0x555c5dde8810_0 .net "b_flag", 0 0, v0x555c5dddf230_0;  1 drivers
v0x555c5dde88b0_0 .net "clk", 0 0, v0x555c5ddeb9e0_0;  1 drivers
v0x555c5dde8950_0 .net "clk_enable", 0 0, v0x555c5ddeba80_0;  1 drivers
v0x555c5dde89f0_0 .var "cpu_active", 0 0;
v0x555c5dde8a90_0 .net "curr_addr", 31 0, v0x555c5dde0520_0;  1 drivers
v0x555c5dde8b60_0 .net "curr_addr_p4", 31 0, L_0x555c5de04f80;  1 drivers
v0x555c5dde8c20_0 .net "data_address", 31 0, L_0x555c5de04040;  alias, 1 drivers
v0x555c5dde8d00_0 .net "data_read", 0 0, L_0x555c5de01bc0;  alias, 1 drivers
v0x555c5dde8dc0_0 .net "data_readdata", 31 0, v0x555c5ddebd00_0;  1 drivers
v0x555c5dde8ea0_0 .net "data_write", 0 0, L_0x555c5de019e0;  alias, 1 drivers
v0x555c5dde8f60_0 .net "data_writedata", 31 0, L_0x555c5de03d30;  alias, 1 drivers
v0x555c5dde9040_0 .net "funct_code", 5 0, L_0x555c5ddecb90;  1 drivers
v0x555c5dde9120_0 .net "hi_out", 31 0, v0x555c5dde0bb0_0;  1 drivers
v0x555c5dde9210_0 .net "hl_reg_enable", 0 0, L_0x555c5de04d30;  1 drivers
v0x555c5dde92b0_0 .net "instr_address", 31 0, L_0x555c5de05020;  alias, 1 drivers
v0x555c5dde9370_0 .net "instr_opcode", 5 0, L_0x555c5ddecaf0;  1 drivers
v0x555c5dde9450_0 .net "instr_readdata", 31 0, v0x555c5ddec0d0_0;  1 drivers
v0x555c5dde9510_0 .net "j_imm", 0 0, L_0x555c5ddfff30;  1 drivers
v0x555c5dde95b0_0 .net "j_reg", 0 0, L_0x555c5de00680;  1 drivers
v0x555c5dde9670_0 .net "l_type", 0 0, L_0x555c5ddfdc90;  1 drivers
v0x555c5dde9730_0 .net "link_const", 0 0, L_0x555c5ddfeee0;  1 drivers
v0x555c5dde97f0_0 .net "link_reg", 0 0, L_0x555c5ddff780;  1 drivers
v0x555c5dde98b0_0 .net "lo_out", 31 0, v0x555c5dde1400_0;  1 drivers
v0x555c5dde99a0_0 .net "lw", 0 0, L_0x555c5ddfcfc0;  1 drivers
v0x555c5dde9a40_0 .net "mem_read", 0 0, L_0x555c5ddc2710;  1 drivers
v0x555c5dde9b00_0 .net "mem_to_reg", 0 0, L_0x555c5ddc3180;  1 drivers
v0x555c5dde9bc0_0 .net "mem_write", 0 0, L_0x555c5ddfe2f0;  1 drivers
v0x555c5dde9c80_0 .net "memaddroffset", 31 0, v0x555c5dddf670_0;  1 drivers
v0x555c5dde9d70_0 .net "mfhi", 0 0, L_0x555c5de01600;  1 drivers
v0x555c5dde9e10_0 .net "mflo", 0 0, L_0x555c5de01920;  1 drivers
v0x555c5dde9ed0_0 .net "movefrom", 0 0, L_0x555c5ddb9d10;  1 drivers
v0x555c5dde9f90_0 .net "muldiv", 0 0, L_0x555c5de01450;  1 drivers
v0x555c5ddea860_0 .var "next_instr_addr", 31 0;
v0x555c5ddea950_0 .net "offset", 31 0, L_0x555c5de05800;  1 drivers
v0x555c5ddeaa10_0 .net "pc_enable", 0 0, L_0x555c5de05ba0;  1 drivers
v0x555c5ddeaae0_0 .net "r_format", 0 0, L_0x555c5ddfce20;  1 drivers
v0x555c5ddeab80_0 .net "reg_a_read_data", 31 0, L_0x555c5de02b40;  1 drivers
v0x555c5ddeac70_0 .net "reg_a_read_index", 4 0, L_0x555c5de01d90;  1 drivers
v0x555c5ddead40_0 .net "reg_b_read_data", 31 0, L_0x555c5de03bb0;  1 drivers
v0x555c5ddeae10_0 .net "reg_b_read_index", 4 0, L_0x555c5de01ff0;  1 drivers
v0x555c5ddeaee0_0 .net "reg_dst", 0 0, L_0x555c5dd28a80;  1 drivers
v0x555c5ddeaf80_0 .net "reg_write", 0 0, L_0x555c5ddfe230;  1 drivers
v0x555c5ddeb040_0 .net "reg_write_data", 31 0, L_0x555c5de033b0;  1 drivers
v0x555c5ddeb130_0 .net "reg_write_enable", 0 0, L_0x555c5de02850;  1 drivers
v0x555c5ddeb200_0 .net "reg_write_index", 4 0, L_0x555c5de026c0;  1 drivers
v0x555c5ddeb2d0_0 .net "register_v0", 31 0, L_0x555c5de03cc0;  alias, 1 drivers
v0x555c5ddeb3a0_0 .net "reset", 0 0, v0x555c5ddec260_0;  1 drivers
v0x555c5ddeb4d0_0 .net "result", 31 0, v0x555c5dddfad0_0;  1 drivers
v0x555c5ddeb5a0_0 .net "result_hi", 31 0, v0x555c5dddf3d0_0;  1 drivers
v0x555c5ddeb640_0 .net "result_lo", 31 0, v0x555c5dddf590_0;  1 drivers
v0x555c5ddeb6e0_0 .net "sw", 0 0, L_0x555c5ddfd0e0;  1 drivers
E_0x555c5dd16710/0 .event anyedge, v0x555c5dddf230_0, v0x555c5dde8b60_0, v0x555c5ddea950_0, v0x555c5dde9510_0;
E_0x555c5dd16710/1 .event anyedge, v0x555c5dddf4b0_0, v0x555c5dde95b0_0, v0x555c5dde21f0_0;
E_0x555c5dd16710 .event/or E_0x555c5dd16710/0, E_0x555c5dd16710/1;
L_0x555c5ddecaf0 .part v0x555c5ddec0d0_0, 26, 6;
L_0x555c5ddecb90 .part v0x555c5ddec0d0_0, 0, 6;
L_0x555c5ddeccc0 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6018;
L_0x555c5ddfce20 .cmp/eq 32, L_0x555c5ddeccc0, L_0x7f6919ce6060;
L_0x555c5ddfcfc0 .cmp/eq 6, L_0x555c5ddecaf0, L_0x7f6919ce60a8;
L_0x555c5ddfd0e0 .cmp/eq 6, L_0x555c5ddecaf0, L_0x7f6919ce60f0;
L_0x555c5ddfd280 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6138;
L_0x555c5ddfd3c0 .cmp/eq 32, L_0x555c5ddfd280, L_0x7f6919ce6180;
L_0x555c5ddfd550 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce61c8;
L_0x555c5ddfd640 .cmp/eq 32, L_0x555c5ddfd550, L_0x7f6919ce6210;
L_0x555c5ddfd930 .part L_0x555c5ddecaf0, 3, 3;
L_0x555c5ddfda60 .cmp/eq 3, L_0x555c5ddfd930, L_0x7f6919ce6258;
L_0x555c5ddfdbf0 .part L_0x555c5ddecaf0, 3, 3;
L_0x555c5ddfdc90 .cmp/eq 3, L_0x555c5ddfdbf0, L_0x7f6919ce62a0;
L_0x555c5ddfde80 .reduce/nor L_0x555c5de01450;
L_0x555c5ddfe410 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce62e8;
L_0x555c5ddfe540 .cmp/eq 32, L_0x555c5ddfe410, L_0x7f6919ce6330;
L_0x555c5ddfe6b0 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6378;
L_0x555c5ddfe840 .cmp/eq 32, L_0x555c5ddfe6b0, L_0x7f6919ce63c0;
L_0x555c5ddfe9b0 .part v0x555c5ddec0d0_0, 20, 1;
L_0x555c5ddfe750 .concat [ 1 31 0 0], L_0x555c5ddfe9b0, L_0x7f6919ce6408;
L_0x555c5ddfeba0 .cmp/eq 32, L_0x555c5ddfe750, L_0x7f6919ce6450;
L_0x555c5ddff0b0 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6498;
L_0x555c5ddff2b0 .cmp/eq 32, L_0x555c5ddff0b0, L_0x7f6919ce64e0;
L_0x555c5ddff4c0 .part v0x555c5ddec0d0_0, 0, 6;
L_0x555c5ddff560 .cmp/eq 6, L_0x555c5ddff4c0, L_0x7f6919ce6528;
L_0x555c5ddff8e0 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6570;
L_0x555c5ddff9d0 .cmp/eq 32, L_0x555c5ddff8e0, L_0x7f6919ce65b8;
L_0x555c5ddffc00 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6600;
L_0x555c5ddffcf0 .cmp/eq 32, L_0x555c5ddffc00, L_0x7f6919ce6648;
L_0x555c5de000c0 .concat [ 6 26 0 0], L_0x555c5ddecaf0, L_0x7f6919ce6690;
L_0x555c5de001b0 .cmp/eq 32, L_0x555c5de000c0, L_0x7f6919ce66d8;
L_0x555c5de00400 .part v0x555c5ddec0d0_0, 0, 6;
L_0x555c5de004a0 .cmp/eq 6, L_0x555c5de00400, L_0x7f6919ce6720;
L_0x555c5de00700 .part v0x555c5ddec0d0_0, 0, 6;
L_0x555c5de007a0 .cmp/eq 6, L_0x555c5de00700, L_0x7f6919ce6768;
L_0x555c5de00b40 .part L_0x555c5ddecb90, 3, 2;
L_0x555c5de00c30 .cmp/eq 2, L_0x555c5de00b40, L_0x7f6919ce67b0;
L_0x555c5de00eb0 .cmp/eq 6, L_0x555c5ddecb90, L_0x7f6919ce67f8;
L_0x555c5de010b0 .cmp/eq 6, L_0x555c5ddecb90, L_0x7f6919ce6840;
L_0x555c5de01510 .cmp/eq 6, L_0x555c5ddecb90, L_0x7f6919ce6888;
L_0x555c5de013b0 .cmp/eq 6, L_0x555c5ddecb90, L_0x7f6919ce68d0;
L_0x555c5de019e0 .functor MUXZ 1, L_0x7f6919ce6918, L_0x555c5ddfe2f0, L_0x555c5de05990, C4<>;
L_0x555c5de01d90 .part v0x555c5ddec0d0_0, 21, 5;
L_0x555c5de01ff0 .part v0x555c5ddec0d0_0, 16, 5;
L_0x555c5de020e0 .part v0x555c5ddec0d0_0, 11, 5;
L_0x555c5de02300 .part v0x555c5ddec0d0_0, 16, 5;
L_0x555c5de023a0 .functor MUXZ 5, L_0x555c5de02300, L_0x555c5de020e0, L_0x555c5dd28a80, C4<>;
L_0x555c5de026c0 .functor MUXZ 5, L_0x555c5de023a0, L_0x7f6919ce6960, L_0x555c5ddfeee0, C4<>;
L_0x555c5de02aa0 .arith/sum 32, L_0x555c5de04f80, L_0x7f6919ce69a8;
L_0x555c5de02d50 .functor MUXZ 32, v0x555c5dddfad0_0, v0x555c5ddebd00_0, L_0x555c5ddc3180, C4<>;
L_0x555c5de02ee0 .functor MUXZ 32, L_0x555c5de02d50, v0x555c5dde1400_0, L_0x555c5de01920, C4<>;
L_0x555c5de03220 .functor MUXZ 32, L_0x555c5de02ee0, v0x555c5dde0bb0_0, L_0x555c5de01600, C4<>;
L_0x555c5de033b0 .functor MUXZ 32, L_0x555c5de03220, L_0x555c5de02aa0, L_0x555c5de02960, C4<>;
L_0x555c5de04f80 .arith/sum 32, v0x555c5dde0520_0, L_0x7f6919ce6b58;
L_0x555c5de05180 .part v0x555c5ddec0d0_0, 15, 1;
L_0x555c5de053f0 .functor MUXZ 16, L_0x7f6919ce6be8, L_0x7f6919ce6ba0, L_0x555c5de05180, C4<>;
L_0x555c5de05580 .part v0x555c5ddec0d0_0, 0, 16;
L_0x555c5de05800 .concat [ 16 16 0 0], L_0x555c5de05580, L_0x555c5de053f0;
S_0x555c5ddbc1f0 .scope module, "cpu_alu" "alu" 4 157, 5 1 0, S_0x555c5ddab210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x555c5ddc5760_0 .net *"_ivl_10", 15 0, L_0x555c5de04380;  1 drivers
v0x555c5dddebe0_0 .net *"_ivl_13", 15 0, L_0x555c5de044c0;  1 drivers
L_0x7f6919ce6b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dddecc0_0 .net/2u *"_ivl_16", 15 0, L_0x7f6919ce6b10;  1 drivers
v0x555c5ddded80_0 .net *"_ivl_19", 15 0, L_0x555c5de048f0;  1 drivers
v0x555c5dddee60_0 .net *"_ivl_5", 0 0, L_0x555c5de042e0;  1 drivers
L_0x7f6919ce6a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555c5dddef90_0 .net/2u *"_ivl_6", 15 0, L_0x7f6919ce6a80;  1 drivers
L_0x7f6919ce6ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555c5dddf070_0 .net/2u *"_ivl_8", 15 0, L_0x7f6919ce6ac8;  1 drivers
v0x555c5dddf150_0 .net "addr_rt", 4 0, L_0x555c5de04bc0;  1 drivers
v0x555c5dddf230_0 .var "b_flag", 0 0;
v0x555c5dddf2f0_0 .net "funct", 5 0, L_0x555c5de04240;  1 drivers
v0x555c5dddf3d0_0 .var "hi", 31 0;
v0x555c5dddf4b0_0 .net "instructionword", 31 0, v0x555c5ddec0d0_0;  alias, 1 drivers
v0x555c5dddf590_0 .var "lo", 31 0;
v0x555c5dddf670_0 .var "memaddroffset", 31 0;
v0x555c5dddf750_0 .var "multresult", 63 0;
v0x555c5dddf830_0 .net "op1", 31 0, L_0x555c5de03df0;  alias, 1 drivers
v0x555c5dddf910_0 .net "op2", 31 0, L_0x555c5de03f40;  alias, 1 drivers
v0x555c5dddf9f0_0 .net "opcode", 5 0, L_0x555c5de041a0;  1 drivers
v0x555c5dddfad0_0 .var "result", 31 0;
v0x555c5dddfbb0_0 .net "shamt", 4 0, L_0x555c5de04b20;  1 drivers
v0x555c5dddfc90_0 .net/s "sign_op1", 31 0, L_0x555c5de03df0;  alias, 1 drivers
v0x555c5dddfd50_0 .net/s "sign_op2", 31 0, L_0x555c5de03f40;  alias, 1 drivers
v0x555c5dddfdf0_0 .net "simmediatedata", 31 0, L_0x555c5de04770;  1 drivers
v0x555c5dddfeb0_0 .net "uimmediatedata", 31 0, L_0x555c5de04990;  1 drivers
v0x555c5dddff90_0 .net "unsign_op1", 31 0, L_0x555c5de03df0;  alias, 1 drivers
v0x555c5dde0050_0 .net "unsign_op2", 31 0, L_0x555c5de03f40;  alias, 1 drivers
E_0x555c5ddc8bf0/0 .event anyedge, v0x555c5dddf9f0_0, v0x555c5dddf2f0_0, v0x555c5dddf910_0, v0x555c5dddfbb0_0;
E_0x555c5ddc8bf0/1 .event anyedge, v0x555c5dddf830_0, v0x555c5dddf750_0, v0x555c5dddf150_0, v0x555c5dddfdf0_0;
E_0x555c5ddc8bf0/2 .event anyedge, v0x555c5dddfeb0_0;
E_0x555c5ddc8bf0 .event/or E_0x555c5ddc8bf0/0, E_0x555c5ddc8bf0/1, E_0x555c5ddc8bf0/2;
L_0x555c5de041a0 .part v0x555c5ddec0d0_0, 26, 6;
L_0x555c5de04240 .part v0x555c5ddec0d0_0, 0, 6;
L_0x555c5de042e0 .part v0x555c5ddec0d0_0, 15, 1;
L_0x555c5de04380 .functor MUXZ 16, L_0x7f6919ce6ac8, L_0x7f6919ce6a80, L_0x555c5de042e0, C4<>;
L_0x555c5de044c0 .part v0x555c5ddec0d0_0, 0, 16;
L_0x555c5de04770 .concat [ 16 16 0 0], L_0x555c5de044c0, L_0x555c5de04380;
L_0x555c5de048f0 .part v0x555c5ddec0d0_0, 0, 16;
L_0x555c5de04990 .concat [ 16 16 0 0], L_0x555c5de048f0, L_0x7f6919ce6b10;
L_0x555c5de04b20 .part v0x555c5ddec0d0_0, 6, 5;
L_0x555c5de04bc0 .part v0x555c5ddec0d0_0, 16, 5;
S_0x555c5dde02b0 .scope module, "cpu_pc" "pc" 4 231, 6 1 0, S_0x555c5ddab210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x555c5dde0460_0 .net "clk", 0 0, v0x555c5ddeb9e0_0;  alias, 1 drivers
v0x555c5dde0520_0 .var "curr_addr", 31 0;
v0x555c5dde0600_0 .net "enable", 0 0, L_0x555c5de05ba0;  alias, 1 drivers
v0x555c5dde06a0_0 .net "next_addr", 31 0, v0x555c5ddea860_0;  1 drivers
v0x555c5dde0780_0 .net "reset", 0 0, v0x555c5ddec260_0;  alias, 1 drivers
S_0x555c5dde0930 .scope module, "hi" "hl_reg" 4 184, 7 1 0, S_0x555c5ddab210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555c5dde0b10_0 .net "clk", 0 0, v0x555c5ddeb9e0_0;  alias, 1 drivers
v0x555c5dde0bb0_0 .var "data", 31 0;
v0x555c5dde0c70_0 .net "data_in", 31 0, v0x555c5dddf3d0_0;  alias, 1 drivers
v0x555c5dde0d70_0 .net "data_out", 31 0, v0x555c5dde0bb0_0;  alias, 1 drivers
v0x555c5dde0e30_0 .net "enable", 0 0, L_0x555c5de04d30;  alias, 1 drivers
v0x555c5dde0f40_0 .net "reset", 0 0, v0x555c5ddec260_0;  alias, 1 drivers
S_0x555c5dde1090 .scope module, "lo" "hl_reg" 4 176, 7 1 0, S_0x555c5ddab210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555c5dde12f0_0 .net "clk", 0 0, v0x555c5ddeb9e0_0;  alias, 1 drivers
v0x555c5dde1400_0 .var "data", 31 0;
v0x555c5dde14e0_0 .net "data_in", 31 0, v0x555c5dddf590_0;  alias, 1 drivers
v0x555c5dde15b0_0 .net "data_out", 31 0, v0x555c5dde1400_0;  alias, 1 drivers
v0x555c5dde1670_0 .net "enable", 0 0, L_0x555c5de04d30;  alias, 1 drivers
v0x555c5dde1760_0 .net "reset", 0 0, v0x555c5ddec260_0;  alias, 1 drivers
S_0x555c5dde18d0 .scope module, "register" "regfile" 4 123, 8 1 0, S_0x555c5ddab210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x555c5de02b40 .functor BUFZ 32, L_0x555c5de03750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555c5de03bb0 .functor BUFZ 32, L_0x555c5de039d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555c5dde2650_2 .array/port v0x555c5dde2650, 2;
L_0x555c5de03cc0 .functor BUFZ 32, v0x555c5dde2650_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555c5dde1b00_0 .net *"_ivl_0", 31 0, L_0x555c5de03750;  1 drivers
v0x555c5dde1c00_0 .net *"_ivl_10", 6 0, L_0x555c5de03a70;  1 drivers
L_0x7f6919ce6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c5dde1ce0_0 .net *"_ivl_13", 1 0, L_0x7f6919ce6a38;  1 drivers
v0x555c5dde1da0_0 .net *"_ivl_2", 6 0, L_0x555c5de037f0;  1 drivers
L_0x7f6919ce69f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555c5dde1e80_0 .net *"_ivl_5", 1 0, L_0x7f6919ce69f0;  1 drivers
v0x555c5dde1fb0_0 .net *"_ivl_8", 31 0, L_0x555c5de039d0;  1 drivers
v0x555c5dde2090_0 .net "r_clk", 0 0, v0x555c5ddeb9e0_0;  alias, 1 drivers
v0x555c5dde2130_0 .net "r_clk_enable", 0 0, v0x555c5ddeba80_0;  alias, 1 drivers
v0x555c5dde21f0_0 .net "read_data1", 31 0, L_0x555c5de02b40;  alias, 1 drivers
v0x555c5dde22d0_0 .net "read_data2", 31 0, L_0x555c5de03bb0;  alias, 1 drivers
v0x555c5dde23b0_0 .net "read_reg1", 4 0, L_0x555c5de01d90;  alias, 1 drivers
v0x555c5dde2490_0 .net "read_reg2", 4 0, L_0x555c5de01ff0;  alias, 1 drivers
v0x555c5dde2570_0 .net "register_v0", 31 0, L_0x555c5de03cc0;  alias, 1 drivers
v0x555c5dde2650 .array "registers", 0 31, 31 0;
v0x555c5dde2c20_0 .net "reset", 0 0, v0x555c5ddec260_0;  alias, 1 drivers
v0x555c5dde2cc0_0 .net "write_control", 0 0, L_0x555c5de02850;  alias, 1 drivers
v0x555c5dde2d80_0 .net "write_data", 31 0, L_0x555c5de033b0;  alias, 1 drivers
v0x555c5dde2f70_0 .net "write_reg", 4 0, L_0x555c5de026c0;  alias, 1 drivers
L_0x555c5de03750 .array/port v0x555c5dde2650, L_0x555c5de037f0;
L_0x555c5de037f0 .concat [ 5 2 0 0], L_0x555c5de01d90, L_0x7f6919ce69f0;
L_0x555c5de039d0 .array/port v0x555c5dde2650, L_0x555c5de03a70;
L_0x555c5de03a70 .concat [ 5 2 0 0], L_0x555c5de01ff0, L_0x7f6919ce6a38;
S_0x555c5dd98120 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f6919d31f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c5ddec300_0 .net "clk", 0 0, o0x7f6919d31f88;  0 drivers
o0x7f6919d31fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555c5ddec3a0_0 .net "data_address", 31 0, o0x7f6919d31fb8;  0 drivers
o0x7f6919d31fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c5ddec480_0 .net "data_read", 0 0, o0x7f6919d31fe8;  0 drivers
v0x555c5ddec520_0 .var "data_readdata", 31 0;
o0x7f6919d32048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555c5ddec600_0 .net "data_write", 0 0, o0x7f6919d32048;  0 drivers
o0x7f6919d32078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555c5ddec710_0 .net "data_writedata", 31 0, o0x7f6919d32078;  0 drivers
S_0x555c5ddaaa10 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f6919d321c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555c5ddec8b0_0 .net "instr_address", 31 0, o0x7f6919d321c8;  0 drivers
v0x555c5ddec9b0_0 .var "instr_readdata", 31 0;
    .scope S_0x555c5dde18d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555c5dde2650, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x555c5dde18d0;
T_1 ;
    %wait E_0x555c5dd166d0;
    %load/vec4 v0x555c5dde2c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555c5dde2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555c5dde2cc0_0;
    %load/vec4 v0x555c5dde2f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555c5dde2d80_0;
    %load/vec4 v0x555c5dde2f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555c5dde2650, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555c5ddbc1f0;
T_2 ;
    %wait E_0x555c5ddc8bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %load/vec4 v0x555c5dddf9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x555c5dddf2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddfbb0_0;
    %shiftl 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddfbb0_0;
    %shiftr 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddfbb0_0;
    %shiftr 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddff90_0;
    %shiftl 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddff90_0;
    %shiftr 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x555c5dde0050_0;
    %ix/getv 4, v0x555c5dddff90_0;
    %shiftr 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x555c5dddfc90_0;
    %pad/s 64;
    %load/vec4 v0x555c5dddfd50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x555c5dddf750_0, 0, 64;
    %load/vec4 v0x555c5dddf750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555c5dddf3d0_0, 0, 32;
    %load/vec4 v0x555c5dddf750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555c5dddf590_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x555c5dddff90_0;
    %pad/u 64;
    %load/vec4 v0x555c5dde0050_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555c5dddf750_0, 0, 64;
    %load/vec4 v0x555c5dddf750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555c5dddf3d0_0, 0, 32;
    %load/vec4 v0x555c5dddf750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555c5dddf590_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfd50_0;
    %mod/s;
    %store/vec4 v0x555c5dddf3d0_0, 0, 32;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfd50_0;
    %div/s;
    %store/vec4 v0x555c5dddf590_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %mod;
    %store/vec4 v0x555c5dddf3d0_0, 0, 32;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %div;
    %store/vec4 v0x555c5dddf590_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x555c5dddf830_0;
    %store/vec4 v0x555c5dddf3d0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x555c5dddf830_0;
    %store/vec4 v0x555c5dddf590_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfd50_0;
    %add;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %add;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfd50_0;
    %sub;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %sub;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %and;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %or;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %xor;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %or;
    %inv;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfd50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dde0050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x555c5dddf150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x555c5dddf830_0;
    %load/vec4 v0x555c5dddf910_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x555c5dddf830_0;
    %load/vec4 v0x555c5dddf910_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x555c5dddf830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5dddf230_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x555c5dddfc90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfeb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfeb0_0;
    %and;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfeb0_0;
    %or;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfeb0_0;
    %xor;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x555c5dddfeb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555c5dddfad0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x555c5dddff90_0;
    %load/vec4 v0x555c5dddfdf0_0;
    %add;
    %store/vec4 v0x555c5dddf670_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555c5dde1090;
T_3 ;
    %wait E_0x555c5dd166d0;
    %load/vec4 v0x555c5dde1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c5dde1400_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555c5dde1670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555c5dde14e0_0;
    %assign/vec4 v0x555c5dde1400_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555c5dde0930;
T_4 ;
    %wait E_0x555c5dd166d0;
    %load/vec4 v0x555c5dde0f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555c5dde0bb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555c5dde0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555c5dde0c70_0;
    %assign/vec4 v0x555c5dde0bb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555c5dde02b0;
T_5 ;
    %wait E_0x555c5dd166d0;
    %load/vec4 v0x555c5dde0780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555c5dde0520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555c5dde0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555c5dde06a0_0;
    %assign/vec4 v0x555c5dde0520_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555c5ddab210;
T_6 ;
    %wait E_0x555c5dd166d0;
    %vpi_call/w 4 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x555c5dde9450_0, v0x555c5dde8510_0, v0x555c5ddeaf80_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x555c5ddeac70_0, v0x555c5ddeae10_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x555c5ddeab80_0, v0x555c5ddead40_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x555c5ddeb040_0, v0x555c5ddeb4d0_0, v0x555c5ddeb200_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x555c5dde9f90_0, v0x555c5ddeb640_0, v0x555c5ddeb5a0_0, v0x555c5dde98b0_0, v0x555c5dde9120_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "pc=%h", v0x555c5dde8a90_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x555c5ddab210;
T_7 ;
    %wait E_0x555c5dd16710;
    %load/vec4 v0x555c5dde8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555c5dde8b60_0;
    %load/vec4 v0x555c5ddea950_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555c5ddea860_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555c5dde9510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555c5dde8b60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x555c5dde9450_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x555c5ddea860_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555c5dde95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555c5ddeab80_0;
    %store/vec4 v0x555c5ddea860_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x555c5dde8b60_0;
    %store/vec4 v0x555c5ddea860_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555c5ddab210;
T_8 ;
    %wait E_0x555c5dd166d0;
    %load/vec4 v0x555c5ddeb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5dde89f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555c5dde8a90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555c5dde89f0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555c5ddbc5c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5ddeb9e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555c5ddeb9e0_0;
    %inv;
    %store/vec4 v0x555c5ddeb9e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x555c5ddbc5c0;
T_10 ;
    %fork t_1, S_0x555c5ddaade0;
    %jmp t_0;
    .scope S_0x555c5ddaade0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5ddec260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555c5ddeba80_0, 0, 1;
    %wait E_0x555c5dd166d0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555c5ddec260_0, 0, 1;
    %wait E_0x555c5dd166d0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x555c5ddc24d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555c5ddc2830_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c5ddc32a0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x555c5ddb9e30_0, 0, 16;
    %load/vec4 v0x555c5ddc24d0_0;
    %load/vec4 v0x555c5ddc2830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddc32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddb9e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c5ddbd340_0, 0, 32;
    %load/vec4 v0x555c5ddbd340_0;
    %store/vec4 v0x555c5ddec0d0_0, 0, 32;
    %wait E_0x555c5dd166d0;
    %delay 2, 0;
    %load/vec4 v0x555c5ddebdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x555c5ddebc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x555c5ddec170_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x555c5ddec170_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555c5ddc24d0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c5ddc2830_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555c5ddc32a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555c5ddb9e30_0, 0, 16;
    %load/vec4 v0x555c5ddc24d0_0;
    %load/vec4 v0x555c5ddc2830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddc32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddb9e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c5ddbd340_0, 0, 32;
    %load/vec4 v0x555c5ddbd340_0;
    %store/vec4 v0x555c5ddec0d0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x555c5ddebd00_0, 0, 32;
    %delay 2, 0;
    %wait E_0x555c5dd166d0;
    %delay 2, 0;
    %load/vec4 v0x555c5ddebdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.7 ;
    %load/vec4 v0x555c5ddebc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.9 ;
    %load/vec4 v0x555c5ddebb70_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x555c5ddebb70_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x555c5ddec170_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x555c5ddc24d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555c5ddc2830_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555c5ddc32a0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x555c5ddb9e30_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x555c5ddb9e30_0 {0 0 0};
    %load/vec4 v0x555c5ddc24d0_0;
    %load/vec4 v0x555c5ddc2830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddc32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555c5ddb9e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555c5ddbd340_0, 0, 32;
    %load/vec4 v0x555c5ddbd340_0;
    %store/vec4 v0x555c5ddec0d0_0, 0, 32;
    %wait E_0x555c5dd166d0;
    %delay 2, 0;
    %load/vec4 v0x555c5ddebdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.15 ;
    %load/vec4 v0x555c5ddebc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.17 ;
    %load/vec4 v0x555c5ddec170_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x555c5ddec170_0 {0 0 0};
T_10.19 ;
    %end;
    .scope S_0x555c5ddbc5c0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
