# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/ip/ControlMemory/sim/ControlMemory.v" \
"../../../../CPU.srcs/test_controlmemory/new/tb_ControlMemory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
