{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541176158550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541176158552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 13:29:17 2018 " "Processing started: Fri Nov 02 13:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541176158552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541176158552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_transito -c sistema_transito " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_transito -c sistema_transito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541176158564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541176161647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinal_radar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinal_radar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinal_radar-rtl " "Found design unit 1: sinal_radar-rtl" {  } { { "sinal_radar.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sinal_radar.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541176166982 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinal_radar " "Found entity 1: sinal_radar" {  } { { "sinal_radar.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sinal_radar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541176166982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541176166982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_transito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_transito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema_transito-rtl " "Found design unit 1: sistema_transito-rtl" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541176167002 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema_transito " "Found entity 1: sistema_transito" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541176167002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541176167002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_transito " "Elaborating entity \"sistema_transito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541176167543 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tA sistema_transito.vhd(23) " "VHDL Signal Declaration warning at sistema_transito.vhd(23): used implicit default value for signal \"tA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541176167617 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledAcai sistema_transito.vhd(36) " "VHDL Process Statement warning at sistema_transito.vhd(36): signal \"ledAcai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167629 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledGuarana sistema_transito.vhd(37) " "VHDL Process Statement warning at sistema_transito.vhd(37): signal \"ledGuarana\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167629 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledAcai sistema_transito.vhd(42) " "VHDL Process Statement warning at sistema_transito.vhd(42): signal \"ledAcai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167630 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledGuarana sistema_transito.vhd(43) " "VHDL Process Statement warning at sistema_transito.vhd(43): signal \"ledGuarana\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167630 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_C sistema_transito.vhd(46) " "VHDL Process Statement warning at sistema_transito.vhd(46): signal \"config_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167630 "|sistema_transito"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_C sistema_transito.vhd(47) " "VHDL Process Statement warning at sistema_transito.vhd(47): signal \"config_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541176167630 "|sistema_transito"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tVA sistema_transito.vhd(31) " "VHDL Process Statement warning at sistema_transito.vhd(31): inferring latch(es) for signal or variable \"tVA\", which holds its previous value in one or more paths through the process" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541176167632 "|sistema_transito"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tVG sistema_transito.vhd(31) " "VHDL Process Statement warning at sistema_transito.vhd(31): inferring latch(es) for signal or variable \"tVG\", which holds its previous value in one or more paths through the process" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541176167632 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVG\[0\] sistema_transito.vhd(31) " "Inferred latch for \"tVG\[0\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167659 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVG\[1\] sistema_transito.vhd(31) " "Inferred latch for \"tVG\[1\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167659 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVG\[2\] sistema_transito.vhd(31) " "Inferred latch for \"tVG\[2\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167660 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVG\[3\] sistema_transito.vhd(31) " "Inferred latch for \"tVG\[3\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167660 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVG\[4\] sistema_transito.vhd(31) " "Inferred latch for \"tVG\[4\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167661 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVA\[0\] sistema_transito.vhd(31) " "Inferred latch for \"tVA\[0\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167661 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVA\[1\] sistema_transito.vhd(31) " "Inferred latch for \"tVA\[1\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167662 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVA\[2\] sistema_transito.vhd(31) " "Inferred latch for \"tVA\[2\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167662 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVA\[3\] sistema_transito.vhd(31) " "Inferred latch for \"tVA\[3\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167662 "|sistema_transito"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tVA\[4\] sistema_transito.vhd(31) " "Inferred latch for \"tVA\[4\]\" at sistema_transito.vhd(31)" {  } { { "sistema_transito.vhd" "" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541176167663 "|sistema_transito"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinal_radar sinal_radar:s_r " "Elaborating entity \"sinal_radar\" for hierarchy \"sinal_radar:s_r\"" {  } { { "sistema_transito.vhd" "s_r" { Text "C:/Users/Thayro/Downloads/circuitosDigitaisPratica/Projeto2/sistema_transito.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541176168281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541176178789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541176178789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541176180824 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541176180824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541176180824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541176180824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541176181016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 13:29:41 2018 " "Processing ended: Fri Nov 02 13:29:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541176181016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541176181016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541176181016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541176181016 ""}
