--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Diogo\Programas\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml PlacaMae.twx PlacaMae.ncd -o PlacaMae.twr
PlacaMae.pcf -ucf PlacaMae.ucf

Design file:              PlacaMae.ncd
Physical constraint file: PlacaMae.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.216(R)|      SLOW  |   -2.057(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
POUT<0>     |         8.013(F)|      SLOW  |         4.256(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<1>     |         8.085(F)|      SLOW  |         4.289(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<2>     |         8.121(F)|      SLOW  |         4.339(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<3>     |         8.256(F)|      SLOW  |         4.379(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<4>     |         8.581(F)|      SLOW  |         4.607(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<5>     |        13.181(F)|      SLOW  |         7.490(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<6>     |        10.227(F)|      SLOW  |         5.598(F)|      FAST  |clock_BUFGP       |   0.000|
POUT<7>     |         9.680(F)|      SLOW  |         5.252(F)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.571|    4.805|    4.156|    3.241|
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 21 17:24:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



