Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f1aa4d5307442d19de922d7d674ff35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Visualizer_TB_func_synth xil_defaultlib.Visualizer_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <left_channel_in> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:59]
ERROR: [VRFC 10-718] formal port <right_channel_in> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:60]
ERROR: [VRFC 10-718] formal port <clk_100> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:61]
ERROR: [VRFC 10-718] formal port <magn_out_highest> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:62]
ERROR: [VRFC 10-718] formal port <MAGNITUDE_VALID> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:63]
ERROR: [VRFC 10-718] formal port <XK_RE_Probe> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:64]
ERROR: [VRFC 10-718] formal port <we> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:65]
ERROR: [VRFC 10-718] formal port <ADDR_dft> does not exist in entity <DFT_top>.  Please compare the definition of block <DFT_top> to its component declaration and its instantion to detect the mismatch. [C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit visualizer_tb in library work failed.
