/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.11
Hash     : 37add59
Date     : Jun 19 2024
Type     : Engineering
Log Time   : Wed Jun 19 13:24:10 2024 GMT
#Timing report of worst 48 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n56__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n56__.out[0] (.names)                                     0.218     3.240
$abc$1050$abc$916$li10_li10.in[1] (.names)                                  0.890     4.131
$abc$1050$abc$916$li10_li10.out[0] (.names)                                 0.197     4.328
counter_output[10].D[0] (dffre)                                               0.890     5.218
data arrival time                                                                     5.218

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[10].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.218
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.359


#Path 2
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n59__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n59__.out[0] (.names)                                     0.173     3.195
$abc$1050$abc$916$li12_li12.in[1] (.names)                                  0.890     4.085
$abc$1050$abc$916$li12_li12.out[0] (.names)                                 0.197     4.282
counter_output[12].D[0] (dffre)                                               0.890     5.173
data arrival time                                                                     5.173

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[12].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.173
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.314


#Path 3
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n73__.in[1] (.names)                                      0.890     3.022
$abc$2319$new_new_n73__.out[0] (.names)                                     0.197     3.219
$abc$1050$abc$916$li07_li07.in[1] (.names)                                  0.890     4.110
$abc$1050$abc$916$li07_li07.out[0] (.names)                                 0.152     4.261
counter_output[7].D[0] (dffre)                                                0.890     5.152
data arrival time                                                                     5.152

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[7].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.152
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.293


#Path 4
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n76__.in[1] (.names)                                      0.890     3.022
$abc$2319$new_new_n76__.out[0] (.names)                                     0.152     3.174
$abc$1050$abc$916$li08_li08.in[1] (.names)                                  0.890     4.065
$abc$1050$abc$916$li08_li08.out[0] (.names)                                 0.197     4.261
counter_output[8].D[0] (dffre)                                                0.890     5.152
data arrival time                                                                     5.152

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[8].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.152
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.293


#Path 5
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n73__.in[1] (.names)                                      0.890     3.022
$abc$2319$new_new_n73__.out[0] (.names)                                     0.197     3.219
$abc$1050$abc$916$li06_li06.in[2] (.names)                                  0.890     4.110
$abc$1050$abc$916$li06_li06.out[0] (.names)                                 0.148     4.258
counter_output[6].D[0] (dffre)                                                0.890     5.148
data arrival time                                                                     5.148

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[6].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.148
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.289


#Path 6
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n59__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n59__.out[0] (.names)                                     0.173     3.195
$abc$1050$abc$916$li15_li15.in[3] (.names)                                  0.890     4.085
$abc$1050$abc$916$li15_li15.out[0] (.names)                                 0.136     4.221
counter_output[15].D[0] (dffre)                                               0.890     5.111
data arrival time                                                                     5.111

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[15].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.111
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.252


#Path 7
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n59__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n59__.out[0] (.names)                                     0.173     3.195
$abc$1050$abc$916$li14_li14.in[3] (.names)                                  0.890     4.085
$abc$1050$abc$916$li14_li14.out[0] (.names)                                 0.136     4.221
counter_output[14].D[0] (dffre)                                               0.890     5.111
data arrival time                                                                     5.111

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[14].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.111
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.252


#Path 8
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n56__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n56__.out[0] (.names)                                     0.218     3.240
$abc$1050$abc$916$li11_li11.in[4] (.names)                                  0.890     4.131
$abc$1050$abc$916$li11_li11.out[0] (.names)                                 0.054     4.185
counter_output[11].D[0] (dffre)                                               0.890     5.075
data arrival time                                                                     5.075

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[11].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.075
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.216


#Path 9
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n59__.in[0] (.names)                                      0.890     3.022
$abc$2319$new_new_n59__.out[0] (.names)                                     0.173     3.195
$abc$1050$abc$916$li13_li13.in[4] (.names)                                  0.890     4.085
$abc$1050$abc$916$li13_li13.out[0] (.names)                                 0.054     4.139
counter_output[13].D[0] (dffre)                                               0.890     5.030
data arrival time                                                                     5.030

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[13].C[0] (dffre)                                               0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.030
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.171


#Path 10
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$2319$new_new_n76__.in[1] (.names)                                      0.890     3.022
$abc$2319$new_new_n76__.out[0] (.names)                                     0.152     3.174
$abc$1050$abc$916$li09_li09.in[4] (.names)                                  0.890     4.065
$abc$1050$abc$916$li09_li09.out[0] (.names)                                 0.054     4.118
counter_output[9].D[0] (dffre)                                                0.890     5.009
data arrival time                                                                     5.009

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[9].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -5.009
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.150


#Path 11
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$1050$abc$916$li04_li04.in[1] (.names)                                  0.890     3.022
$abc$1050$abc$916$li04_li04.out[0] (.names)                                 0.197     3.219
counter_output[4].D[0] (dffre)                                                0.890     4.110
data arrival time                                                                     4.110

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[4].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -4.110
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.251


#Path 12
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n69__.in[0] (.names)                                      0.890     1.935
$abc$2319$new_new_n69__.out[0] (.names)                                     0.218     2.153
$abc$1050$abc$916$li03_li03.in[2] (.names)                                  0.890     3.044
$abc$1050$abc$916$li03_li03.out[0] (.names)                                 0.148     3.191
counter_output[3].D[0] (dffre)                                                0.890     4.082
data arrival time                                                                     4.082

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -4.082
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.223


#Path 13
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$2319$new_new_n55__.in[1] (.names)                                      0.890     1.935
$abc$2319$new_new_n55__.out[0] (.names)                                     0.197     2.132
$abc$1050$abc$916$li05_li05.in[1] (.names)                                  0.890     3.022
$abc$1050$abc$916$li05_li05.out[0] (.names)                                 0.152     3.174
counter_output[5].D[0] (dffre)                                                0.890     4.065
data arrival time                                                                     4.065

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[5].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -4.065
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.206


#Path 14
Startpoint: counter_output[1].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[1].C[0] (dffre)                                                0.890     0.890
counter_output[1].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$1050$abc$916$li01_li01.in[1] (.names)                                  0.890     1.935
$abc$1050$abc$916$li01_li01.out[0] (.names)                                 0.197     2.132
counter_output[1].D[0] (dffre)                                                0.890     3.022
data arrival time                                                                     3.022

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[1].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -3.022
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.163


#Path 15
Startpoint: counter_output[0].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[0].C[0] (dffre)                                                0.890     0.890
counter_output[0].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$1050$abc$916$li00_li00.in[1] (.names)                                  0.890     1.935
$abc$1050$abc$916$li00_li00.out[0] (.names)                                 0.197     2.132
counter_output[0].D[0] (dffre)                                                0.890     3.022
data arrival time                                                                     3.022

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[0].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -3.022
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.163


#Path 16
Startpoint: counter_output[1].Q[0] (dffre clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[1].C[0] (dffre)                                                0.890     0.890
counter_output[1].Q[0] (dffre) [clock-to-output]                              0.154     1.044
$abc$1050$abc$916$li02_li02.in[1] (.names)                                  0.890     1.935
$abc$1050$abc$916$li02_li02.out[0] (.names)                                 0.152     2.087
counter_output[2].D[0] (dffre)                                                0.890     2.977
data arrival time                                                                     2.977

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[2].C[0] (dffre)                                                0.890     0.890
clock uncertainty                                                           0.000     0.890
cell setup time                                                            -0.032     0.859
data required time                                                                    0.859
-------------------------------------------------------------------------------------------
data required time                                                                    0.859
data arrival time                                                                    -2.977
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.118


#Path 17
Startpoint: counter_output[1].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[1].C[0] (dffre)                                                0.890     0.890
counter_output[1].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[1].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 18
Startpoint: counter_output[0].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[0].C[0] (dffre)                                                0.890     0.890
counter_output[0].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[0].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 19
Startpoint: counter_output[2].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[2].C[0] (dffre)                                                0.890     0.890
counter_output[2].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[2].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 20
Startpoint: counter_output[3].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[3].C[0] (dffre)                                                0.890     0.890
counter_output[3].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[3].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 21
Startpoint: counter_output[4].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[4].C[0] (dffre)                                                0.890     0.890
counter_output[4].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[4].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 22
Startpoint: counter_output[5].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[5].C[0] (dffre)                                                0.890     0.890
counter_output[5].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[5].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 23
Startpoint: counter_output[6].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[6].C[0] (dffre)                                                0.890     0.890
counter_output[6].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[6].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 24
Startpoint: counter_output[7].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[7].C[0] (dffre)                                                0.890     0.890
counter_output[7].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[7].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 25
Startpoint: counter_output[8].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[8].C[0] (dffre)                                                0.890     0.890
counter_output[8].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[8].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 26
Startpoint: counter_output[9].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[9].C[0] (dffre)                                                0.890     0.890
counter_output[9].Q[0] (dffre) [clock-to-output]                              0.154     1.044
out:counter_output[9].outpad[0] (.output)                                     0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 27
Startpoint: counter_output[10].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[10].C[0] (dffre)                                               0.890     0.890
counter_output[10].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[10].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 28
Startpoint: counter_output[11].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[11].C[0] (dffre)                                               0.890     0.890
counter_output[11].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[11].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 29
Startpoint: counter_output[12].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[12].C[0] (dffre)                                               0.890     0.890
counter_output[12].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[12].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 30
Startpoint: counter_output[13].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[13].C[0] (dffre)                                               0.890     0.890
counter_output[13].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[13].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 31
Startpoint: counter_output[14].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[14].C[0] (dffre)                                               0.890     0.890
counter_output[14].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[14].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 32
Startpoint: counter_output[15].Q[0] (dffre clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input)                       0.000     0.000
counter_output[15].C[0] (dffre)                                               0.890     0.890
counter_output[15].Q[0] (dffre) [clock-to-output]                             0.154     1.044
out:counter_output[15].outpad[0] (.output)                                    0.890     1.935
data arrival time                                                                     1.935

clock clock0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.935
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.935


#Path 33
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[0].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[0].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[0].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 34
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[1].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[1].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[1].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 35
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[15].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[15].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[15].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 36
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[14].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[14].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[14].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 37
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[13].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[13].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[13].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 38
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[12].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[12].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[12].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 39
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[11].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[11].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[11].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 40
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[10].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[10].R[0] (dffre)                                                                                                                                                                                                                       0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[10].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 41
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[9].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[9].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[9].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 42
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[8].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[8].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[8].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 43
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[7].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[7].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[7].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 44
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[6].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[6].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[6].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 45
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[5].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[5].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[5].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 46
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[4].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[4].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[4].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 47
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[3].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[3].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[3].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#Path 48
Startpoint: reset.inpad[0] (.input clocked by clock0)
Endpoint  : counter_output[2].R[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                0.000     0.000
reset.inpad[0] (.input)                                                                                                                                                                                                                   0.000     0.000
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names)                        0.890     0.890
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names)                       0.218     1.109
counter_output[2].R[0] (dffre)                                                                                                                                                                                                                        0.890     1.999
data arrival time                                                                                                                                                                                                                                             1.999

clock clock0 (rise edge)                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                               0.000     0.000
counter_output[2].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                   0.000     0.890
cell setup time                                                                                                                                                                                                                                    -0.032     0.859
data required time                                                                                                                                                                                                                                            0.859
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.859
data arrival time                                                                                                                                                                                                                                            -1.999
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.140


#End of timing report
