// Seed: 1835743599
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output wor id_8,
    input tri1 id_9
);
  assign id_8 = 1;
  wire id_11, id_12, id_13;
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply1 id_9
);
  module_0(
      id_1, id_6, id_1, id_9, id_9, id_6, id_1, id_1, id_2, id_1
  );
  assign id_7 = (id_9 - (1));
endmodule
