static int F_1 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'A' , 'u' , 't' , 'h' ) &&\r\nV_1 [ 1 ] == F_2 ( 'e' , 'n' , 't' , 'i' ) &&\r\nV_1 [ 2 ] == F_2 ( 'c' , 'A' , 'M' , 'D' ) ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'C' , 'e' , 'n' , 't' ) &&\r\nV_1 [ 1 ] == F_2 ( 'a' , 'u' , 'r' , 'H' ) &&\r\nV_1 [ 2 ] == F_2 ( 'a' , 'u' , 'l' , 's' ) ;\r\n}\r\nstatic int F_4 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'G' , 'e' , 'n' , 'u' ) &&\r\nV_1 [ 1 ] == F_2 ( 'i' , 'n' , 'e' , 'T' ) &&\r\nV_1 [ 2 ] == F_2 ( 'M' , 'x' , '8' , '6' ) ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nreturn V_1 [ 0 ] == F_2 ( 'G' , 'e' , 'n' , 'u' ) &&\r\nV_1 [ 1 ] == F_2 ( 'i' , 'n' , 'e' , 'I' ) &&\r\nV_1 [ 2 ] == F_2 ( 'n' , 't' , 'e' , 'l' ) ;\r\n}\r\nstatic int F_6 ( void )\r\n{\r\nT_1 V_2 ;\r\nint V_3 ;\r\nV_2 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_4 ; V_3 ++ ) {\r\nV_5 [ V_3 ] = V_6 [ V_3 ] & ~ V_7 . V_8 [ V_3 ] ;\r\nif ( V_5 [ V_3 ] )\r\nV_2 |= 1 << V_3 ;\r\n}\r\nreturn V_2 ;\r\n}\r\nint F_7 ( int * V_9 , int * V_10 , T_1 * * V_11 )\r\n{\r\nint V_2 ;\r\nmemset ( & V_7 . V_8 , 0 , sizeof V_7 . V_8 ) ;\r\nV_7 . V_12 = 3 ;\r\nif ( F_8 ( V_13 ) )\r\nV_7 . V_12 = 4 ;\r\nF_9 () ;\r\nV_2 = F_6 () ;\r\nif ( F_10 ( V_14 , V_7 . V_8 ) )\r\nV_7 . V_12 = 64 ;\r\nif ( V_2 == 0x01 &&\r\n! ( V_5 [ 0 ] &\r\n~ ( ( 1 << V_15 ) | ( 1 << V_16 ) ) ) &&\r\nF_1 () ) {\r\nT_1 V_17 = V_18 ;\r\nT_1 V_19 , V_20 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nV_19 &= ~ ( 1 << 15 ) ;\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nF_9 () ;\r\nV_2 = F_6 () ;\r\n} else if ( V_2 == 0x01 &&\r\n! ( V_5 [ 0 ] & ~ ( 1 << V_21 ) ) &&\r\nF_3 () && V_7 . V_22 >= 6 ) {\r\nT_1 V_17 = V_23 ;\r\nT_1 V_19 , V_20 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nV_19 |= ( 1 << 1 ) | ( 1 << 7 ) ;\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nF_11 ( V_21 , V_7 . V_8 ) ;\r\nV_2 = F_6 () ;\r\n} else if ( V_2 == 0x01 && F_4 () ) {\r\nT_1 V_17 = 0x80860004 ;\r\nT_1 V_19 , V_20 ;\r\nT_1 V_12 = 1 ;\r\nasm("rdmsr" : "=a" (eax), "=d" (edx) : "c" (ecx));\r\nasm("wrmsr" : : "a" (~0), "d" (edx), "c" (ecx));\r\nasm("cpuid"\r\n: "+a" (level), "=d" (cpu.flags[0])\r\n: : "ecx", "ebx");\r\nasm("wrmsr" : : "a" (eax), "d" (edx), "c" (ecx));\r\nV_2 = F_6 () ;\r\n} else if ( V_2 == 0x01 &&\r\n! ( V_5 [ 0 ] & ~ ( 1 << V_24 ) ) &&\r\nF_5 () && V_7 . V_12 == 6 &&\r\n( V_7 . V_22 == 9 || V_7 . V_22 == 13 ) ) {\r\nif ( F_12 ( L_1 ) ) {\r\nputs ( L_2 ) ;\r\nF_11 ( V_24 , V_7 . V_8 ) ;\r\nV_2 = F_6 () ;\r\n}\r\nelse {\r\nputs ( L_3 ) ;\r\n}\r\n}\r\nif ( V_11 )\r\n* V_11 = V_2 ? V_5 : NULL ;\r\nif ( V_9 )\r\n* V_9 = V_7 . V_12 ;\r\nif ( V_10 )\r\n* V_10 = V_25 ;\r\nreturn ( V_7 . V_12 < V_25 || V_2 ) ? - 1 : 0 ;\r\n}
