========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 49290200	w_miss: 643524	w_miss_rate: 1.305582%
r_access: 250709781	r_miss: 41913594	r_miss_rate: 16.717973%
t_access: 299999981	t_miss: 42557118	t_miss_rate: 14.185707%
Read_Latency: 1255092471	Write_Latency: 155592888
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 42499186	w_miss: 40593647	w_miss_rate: 95.516293%
r_access: 42557118	r_miss: 42557118	r_miss_rate: 100.000000%
t_access: 85056304	t_miss: 83150765	t_miss_rate: 97.759673%
Cache info :
w_access: 40593646	w_miss: 1	w_miss_rate: 0.000002%
r_access: 42557118	r_miss: 1050	r_miss_rate: 0.002467%
t_access: 83150764	t_miss: 1051	t_miss_rate: 0.001264%
Buffer Latency:
ReadLatency: 0	WriteLatency: 15244312
STTRAM Latency:
ReadLatency: 383053962	WriteLatency: 527717436
Total Latency:
ReadLatency: 383053962	WriteLatency: 542961748
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 1051	r_miss: 12	r_miss_rate: 1.141770%
t_access: 1051	t_miss: 12	t_miss_rate: 1.141770%
Read_Latency: 27175	Write_Latency: 0
========== End of L3 ==========

