# VHDL Programming Repository 

![VHDL Banner](https://github.com/user-attachments/assets/a572af56-0f39-4419-9835-92f1f47d61b7)
This repository contains different VHDL projects for learning and practicing digital design, FSMs, arithmetic units, and CPU implementation. 

[![GitHub last commit](https://img.shields.io/github/last-commit/s2sofficial/vhdl)](https://github.com/s2sofficial/vhdl)
[![License](https://img.shields.io/badge/License-CERN_OHL-blue.svg)](LICENSE)
![GitHub stars](https://img.shields.io/github/stars/s2sofficial/vhdl?style=social)

## Table of Contents  
1. [Basic Gates](basic_gates)
2. [Half Adder](halfadder)
     - [Structural Modelling](halfadder/hastructural)
3. [Full Adder](fulladder)
     - [Behavioral Modelling](fulladder/behavioral)
     - [Dataflow Modelling](fulladder/dataflow)
4. [Multiplexer](multiplexer)
    - [4 x 1 Mux](multiplexer/behavioral_4x1)
    - [16 x 1 Mux](multiplexer/dataflow_16x1)
5. [Demultiplexer](demultiplexer)
6. [Encoder](encoder)
    - [4 x 2 Encoder](encoder/structural_4x2)
    - [8 x 3 Priority Encoder](encoder/8x3_priority)
7. [Decoder](decoder)
    - [3x8 Decoder](decoder/3x8)
8. [4-bit Ripple Carry Adder (Board Implementation)](RCA_Adder4Bit)
9. [Interfacing Seven Segment Display using VHDL(Board Implementation](7SegmentDisplay)
10. [Arithmetic Logic Unit(ALU) into FPGA](ALU)
11. [Moore based Sequence Detector FSM](mooreFSM)  
     - [Moore ‚Äú01‚Äù Sequence Detector](mooreFSM/01detector)
12. [Melay based Sequence Detector FSM](melayFSM)    
     - [Mealy ‚Äú01‚Äù Sequence Detector](melayFSM/01detector)
13. [Counters](counter)
    - [8-bit Up Down counter with Synchronous Reset and Load](counter/up_down_counter_syncrst)
    - [8-bit Up Down counter with Asynchronous Reset and Synchronous Load](counter/updown_asyn_reset_sync_load)

14. [Shift Register](shiftreg)
    - [8-bit Universal Shift Register with Asynchronous Reset and Synchronous Load](shiftreg/univshiftreg8_asyncRst)
    - [8-bit Universal Shift Register with Synchronous Reset and Load](shiftreg/univshiftreg8_syncRst)
    - [4-bit Shift Register](shiftreg/shiftreg4bit)
15. [Programmable Logic Devices](pld)

---

### üõ†Ô∏è Tools Used  
- **Xilinx Vivado** (Simulation & FPGA Implementation)  
- **ModelSim** (Functional & Timing Simulation)  
- **GHDL & GTKWave** (For Open-Source Simulation)  
- **Artix-7 Nexys A7-100T** (FPGA Board for Hardware Testing) 

### ü§ù Contributions  
Feel free to fork this repo, add improvements, and submit PRs!  

### üì¨ Contact  
For queries, reach out on **LinkedIn: [Swaroop Kumar Yadav](https://www.linkedin.com/in/swaroop2sky/)** 

[![Email](https://img.shields.io/badge/Email-Contact%20Me-red)](mailto:swaroop.k.yadav@gmail.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue)](https://linkedin.com/in/swaroop2sky)
