Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 21 11:25:58 2024
| Host         : BEPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mft_final_top_timing_summary_routed.rpt -pb mft_final_top_timing_summary_routed.pb -rpx mft_final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mft_final_top
| Device       : 7k70t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.140       -7.643                      2                15105        0.052        0.000                      0                15081        1.600        0.000                       0                  8491  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                     ------------         ----------      --------------
INST_CLK_BUF/instance_name/inst/clk_in1                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_buf_40                                                                                     {0.000 12.500}       25.000          40.000          
  clk_out2_clk_buf_40                                                                                     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_buf_40                                                                                     {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                {0.000 16.500}       33.000          30.303          
inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 5.714}        11.429          87.497          
inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 11.429}       22.858          43.748          
inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 5.714}        11.429          87.497          
refclk_875_p                                                                                              {0.000 5.714}        11.429          87.497          
sysclk_p                                                                                                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
INST_CLK_BUF/instance_name/inst/clk_in1                                                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_buf_40                                                                                    20.957        0.000                      0                  148        0.108        0.000                      0                  148       12.100        0.000                       0                   105  
  clk_out2_clk_buf_40                                                                                     1.714        0.000                      0                11683        0.052        0.000                      0                11683        1.600        0.000                       0                  6512  
  clkfbout_clk_buf_40                                                                                                                                                                                                                                 6.400        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK               28.550        0.000                      0                  933        0.062        0.000                      0                  933       15.590        0.000                       0                   487  
inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK       15.951        0.000                      0                 2053        0.076        0.000                      0                 2053       10.649        0.000                       0                  1371  
refclk_875_p                                                                                             10.257        0.000                      0                    7        0.172        0.000                      0                    7        4.934        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                          To Clock                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                          --------                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  clk_out1_clk_buf_40                                                                                      -5.140       -5.140                      1                    5        1.275        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK          clk_out2_clk_buf_40                                                                                      32.221        0.000                      0                    8                                                                        
clk_out2_clk_buf_40                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                7.115        0.000                      0                    8                                                                        
clk_out1_clk_buf_40                                                                                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK       -2.503       -2.503                      1                    5        0.782        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                          From Clock                                                                                          To Clock                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                          ----------                                                                                          --------                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                   clk_out1_clk_buf_40                                                                                 clk_out1_clk_buf_40                                                                                      23.610        0.000                      0                   23        0.367        0.000                      0                   23  
**async_default**                                                                                   clk_out2_clk_buf_40                                                                                 clk_out2_clk_buf_40                                                                                       4.368        0.000                      0                  115        0.250        0.000                      0                  115  
**async_default**                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK               29.949        0.000                      0                  100        0.272        0.000                      0                  100  
**async_default**                                                                                   inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK       21.275        0.000                      0                   18        0.295        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  INST_CLK_BUF/instance_name/inst/clk_in1
  To Clock:  INST_CLK_BUF/instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INST_CLK_BUF/instance_name/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { INST_CLK_BUF/instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_buf_40
  To Clock:  clk_out1_clk_buf_40

Setup :            0  Failing Endpoints,  Worst Slack       20.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.957ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/frst_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.246ns (7.109%)  route 3.214ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 23.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.445    -2.201    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.246    -1.955 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.214     1.259    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.335    23.168    INST_CONTROL_STATE/clk_out1
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[0]/C
                         clock pessimism             -0.397    22.771    
                         clock uncertainty           -0.083    22.688    
    SLICE_X58Y98         FDRE (Setup_fdre_C_R)       -0.472    22.216    INST_CONTROL_STATE/frst_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 20.957    

Slack (MET) :             20.957ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/frst_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.246ns (7.109%)  route 3.214ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 23.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.445    -2.201    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.246    -1.955 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.214     1.259    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.335    23.168    INST_CONTROL_STATE/clk_out1
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[1]/C
                         clock pessimism             -0.397    22.771    
                         clock uncertainty           -0.083    22.688    
    SLICE_X58Y98         FDRE (Setup_fdre_C_R)       -0.472    22.216    INST_CONTROL_STATE/frst_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 20.957    

Slack (MET) :             20.957ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/frst_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.246ns (7.109%)  route 3.214ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 23.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.445    -2.201    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.246    -1.955 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.214     1.259    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.335    23.168    INST_CONTROL_STATE/clk_out1
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[2]/C
                         clock pessimism             -0.397    22.771    
                         clock uncertainty           -0.083    22.688    
    SLICE_X58Y98         FDRE (Setup_fdre_C_R)       -0.472    22.216    INST_CONTROL_STATE/frst_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 20.957    

Slack (MET) :             20.957ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/frst_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.246ns (7.109%)  route 3.214ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 23.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.445    -2.201    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.246    -1.955 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.214     1.259    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.335    23.168    INST_CONTROL_STATE/clk_out1
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[3]/C
                         clock pessimism             -0.397    22.771    
                         clock uncertainty           -0.083    22.688    
    SLICE_X58Y98         FDRE (Setup_fdre_C_R)       -0.472    22.216    INST_CONTROL_STATE/frst_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 20.957    

Slack (MET) :             20.957ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/frst_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.246ns (7.109%)  route 3.214ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 23.168 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.445    -2.201    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.246    -1.955 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.214     1.259    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.335    23.168    INST_CONTROL_STATE/clk_out1
    SLICE_X58Y98         FDRE                                         r  INST_CONTROL_STATE/frst_counter_reg[4]/C
                         clock pessimism             -0.397    22.771    
                         clock uncertainty           -0.083    22.688    
    SLICE_X58Y98         FDRE (Setup_fdre_C_R)       -0.472    22.216    INST_CONTROL_STATE/frst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                 20.957    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.488ns (20.357%)  route 1.909ns (79.643%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 23.167 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.444    -2.202    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.282    -1.920 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.801    -1.119    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[3]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.153    -0.966 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4/O
                         net (fo=1, routed)           0.569    -0.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I2_O)        0.053    -0.344 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.539     0.195    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.334    23.167    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.397    22.770    
                         clock uncertainty           -0.083    22.687    
    SLICE_X58Y94         FDPE (Setup_fdpe_C_D)       -0.034    22.653    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.653    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.531ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.322ns (17.137%)  route 1.557ns (82.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 23.141 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.714    -1.217    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.053    -1.164 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.843    -0.321    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.309    23.141    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.397    22.744    
                         clock uncertainty           -0.083    22.661    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.451    22.210    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 22.531    

Slack (MET) :             22.594ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.488ns (21.688%)  route 1.762ns (78.312%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 23.167 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.444    -2.202    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.282    -1.920 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.801    -1.119    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[3]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.153    -0.966 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4/O
                         net (fo=1, routed)           0.569    -0.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I2_O)        0.053    -0.344 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.392     0.048    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.334    23.167    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.397    22.770    
                         clock uncertainty           -0.083    22.687    
    SLICE_X58Y94         FDPE (Setup_fdpe_C_D)       -0.045    22.642    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                 22.594    

Slack (MET) :             22.626ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.322ns (18.050%)  route 1.462ns (81.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 23.141 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.714    -1.217    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.053    -1.164 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.748    -0.416    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.309    23.141    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.397    22.744    
                         clock uncertainty           -0.083    22.661    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.451    22.210    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                 22.626    

Slack (MET) :             22.675ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.322ns (18.555%)  route 1.413ns (81.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 23.141 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=3, routed)           0.714    -1.217    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y94         LUT2 (Prop_lut2_I1_O)        0.053    -1.164 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=17, routed)          0.699    -0.465    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.309    23.141    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y38         RAMB18E1                                     r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.397    22.744    
                         clock uncertainty           -0.083    22.661    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.451    22.210    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                 22.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.047    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.047    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDPE (Prop_fdpe_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y95         FDPE (Hold_fdpe_C_D)         0.047    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y96         FDPE (Hold_fdpe_C_D)         0.047    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.573    -0.387    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.287 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.232    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X59Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.046    -0.387    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.047    -0.340    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y93         FDRE (Hold_fdre_C_D)         0.044    -0.345    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.234    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.047    -0.389    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.044    -0.345    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 INST_TEST_GENERATOR/tx_data_ram_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_TEST_GENERATOR/TEST_DATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.543    -0.417    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  INST_TEST_GENERATOR/tx_data_ram_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  INST_TEST_GENERATOR/tx_data_ram_r_reg[40]/Q
                         net (fo=1, routed)           0.055    -0.262    INST_TEST_GENERATOR/tx_data_ram_r[40]
    SLICE_X53Y97         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.744    -0.370    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[24]/C
                         clock pessimism             -0.047    -0.417    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.044    -0.373    INST_TEST_GENERATOR/TEST_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 INST_TEST_GENERATOR/tx_data_ram_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_TEST_GENERATOR/TEST_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.543    -0.417    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  INST_TEST_GENERATOR/tx_data_ram_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  INST_TEST_GENERATOR/tx_data_ram_r_reg[20]/Q
                         net (fo=1, routed)           0.101    -0.216    INST_TEST_GENERATOR/tx_data_ram_r[20]
    SLICE_X53Y98         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.744    -0.370    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y98         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[4]/C
                         clock pessimism             -0.033    -0.403    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.040    -0.363    INST_TEST_GENERATOR/TEST_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 INST_TEST_GENERATOR/tx_data_ram_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_TEST_GENERATOR/TEST_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.542    -0.418    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y96         FDRE                                         r  INST_TEST_GENERATOR/tx_data_ram_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  INST_TEST_GENERATOR/tx_data_ram_r_reg[19]/Q
                         net (fo=1, routed)           0.100    -0.218    INST_TEST_GENERATOR/tx_data_ram_r[19]
    SLICE_X53Y96         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.743    -0.371    INST_TEST_GENERATOR/clk_out1
    SLICE_X53Y96         FDRE                                         r  INST_TEST_GENERATOR/TEST_DATA_reg[3]/C
                         clock pessimism             -0.047    -0.418    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.049    -0.369    INST_TEST_GENERATOR/TEST_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_buf_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         25.000      22.817     RAMB18_X3Y38     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         25.000      23.400     BUFGCTRL_X0Y2    INST_CLK_BUF/instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X57Y97     INST_CONTROL_STATE/frst_checked_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X51Y96     INST_FIFO/FIFO_UNDERFLOW_REG_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X57Y93     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X57Y93     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X57Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y97     INST_CONTROL_STATE/frst_checked_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y93     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y93     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X57Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X56Y95     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X56Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X56Y95     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X56Y94     INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X0Y84      INST_CONTROL_STATE/CONTROL_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X0Y85      INST_CONTROL_STATE/CONTROL_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X0Y86      INST_CONTROL_STATE/CONTROL_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X57Y97     INST_CONTROL_STATE/FIFO_RST_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X57Y98     INST_CONTROL_STATE/counter_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X57Y97     INST_CONTROL_STATE/frst_checked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X58Y98     INST_CONTROL_STATE/frst_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_buf_40
  To Clock:  clk_out2_clk_buf_40

Setup :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.282ns (4.682%)  route 5.741ns (95.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.741     3.778    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X57Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X57Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X57Y53         FDRE (Setup_fdre_C_D)       -0.136     5.492    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.282ns (4.730%)  route 5.679ns (95.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.679     3.716    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X57Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X57Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.149     5.479    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.479    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 0.282ns (4.774%)  route 5.626ns (95.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 6.165 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.626     3.662    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X57Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.332     6.165    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X57Y59         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.696    
                         clock uncertainty           -0.069     5.627    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.149     5.478    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.282ns (4.770%)  route 5.630ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.630     3.667    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X57Y55         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X57Y55         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)       -0.136     5.492    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.282ns (4.781%)  route 5.617ns (95.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 6.167 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.617     3.653    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X58Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.334     6.167    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.149     5.480    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.282ns (4.731%)  route 5.678ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.678     3.715    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X56Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X56Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.084     5.544    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.282ns (4.767%)  route 5.634ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 6.167 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.634     3.671    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X58Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.334     6.167    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.123     5.506    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.506    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 0.308ns (5.153%)  route 5.669ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y55         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.937 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=83, routed)          5.669     3.732    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X57Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X57Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)       -0.034     5.594    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.282ns (4.820%)  route 5.569ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 6.166 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.282    -1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=83, routed)          5.569     3.606    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_di_o[13]
    SLICE_X54Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.333     6.166    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X54Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism             -0.469     5.697    
                         clock uncertainty           -0.069     5.628    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.149     5.479    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.479    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.308ns (5.184%)  route 5.633ns (94.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 6.167 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.245ns
    Clock Pessimism Removal (CPR):    -0.469ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.401    -2.245    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y55         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.937 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=83, routed)          5.633     3.696    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X58Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.334     6.167    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X58Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism             -0.469     5.698    
                         clock uncertainty           -0.069     5.629    
    SLICE_X58Y56         FDRE (Setup_fdre_C_D)       -0.045     5.584    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  1.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.133%)  route 0.176ns (57.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.551    -0.409    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X15Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.133    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.105 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[11]_i_1__32/O
                         net (fo=1, routed)           0.000    -0.105    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[11]
    SLICE_X15Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.743    -0.371    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X15Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.154    -0.217    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.060    -0.157    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.093%)  route 0.117ns (53.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.536    -0.424    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X45Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[18]/Q
                         net (fo=4, routed)           0.117    -0.207    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/DIA
    SLICE_X46Y66         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.735    -0.379    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y66         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMA/CLK
                         clock pessimism             -0.014    -0.393    
    SLICE_X46Y66         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.262    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (43.966%)  route 0.127ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.536    -0.424    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X45Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[20]/Q
                         net (fo=4, routed)           0.127    -0.197    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/DIC
    SLICE_X46Y66         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.735    -0.379    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/WCLK
    SLICE_X46Y66         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMC/CLK
                         clock pessimism             -0.014    -0.393    
    SLICE_X46Y66         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.264    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.445%)  route 0.114ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.532    -0.428    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/out[0]
    SLICE_X41Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.091    -0.337 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.114    -0.223    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.731    -0.383    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.033    -0.416    
    SLICE_X42Y67         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.296    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.445%)  route 0.114ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.532    -0.428    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/out[0]
    SLICE_X41Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.091    -0.337 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.114    -0.223    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.731    -0.383    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.033    -0.416    
    SLICE_X42Y67         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.296    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.445%)  route 0.114ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.532    -0.428    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/out[0]
    SLICE_X41Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.091    -0.337 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.114    -0.223    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.731    -0.383    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.033    -0.416    
    SLICE_X42Y67         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.296    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.445%)  route 0.114ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.532    -0.428    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/out[0]
    SLICE_X41Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.091    -0.337 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.114    -0.223    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.731    -0.383    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X42Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.033    -0.416    
    SLICE_X42Y67         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.296    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.687%)  route 0.119ns (54.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.537    -0.423    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X47Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.119    -0.204    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/DIA
    SLICE_X46Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.734    -0.380    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/WCLK
    SLICE_X46Y67         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.032    -0.412    
    SLICE_X46Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.281    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.755%)  route 0.119ns (54.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.537    -0.423    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/out[0]
    SLICE_X47Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.119    -0.205    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/DIA
    SLICE_X46Y68         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.733    -0.381    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/WCLK
    SLICE_X46Y68         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.032    -0.413    
    SLICE_X46Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.282    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.081%)  route 0.164ns (52.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.603    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X16Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/Q
                         net (fo=2, routed)           0.164    -0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/U_RD_ABORT_FLAG/last_flag
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.028    -0.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg_1
    SLICE_X12Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.752    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X12Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.146    -0.216    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.087    -0.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_buf_40
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK            n/a            2.495         8.000       5.505      RAMB36_X3Y15        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK            n/a            2.495         8.000       5.505      RAMB36_X3Y16        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK            n/a            2.495         8.000       5.505      RAMB36_X2Y15        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK            n/a            2.495         8.000       5.505      RAMB18_X3Y28        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                        n/a            1.600         8.000       6.400      BUFGCTRL_X0Y0       INST_CLK_BUF/instance_name/inst/clkout2_buf/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   inst_gt/gtwizard_0_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1     INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                        n/a            0.750         8.000       7.250      SLICE_X6Y65         u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/parallel_dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1     INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y68        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y68        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y68        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y68        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X38Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X42Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X42Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X42Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X42Y60        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y65        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y65        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y65        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X46Y65        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X44Y62        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK                   n/a            0.910         4.000       3.090      SLICE_X44Y62        u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_buf_40
  To Clock:  clkfbout_clk_buf_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_buf_40
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         8.000       6.400      BUFGCTRL_X0Y3    INST_CLK_BUF/instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.782ns (17.509%)  route 3.684ns (82.492%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.246     3.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.552     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.158     5.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.675     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.053     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I1_O)        0.053     6.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.703     7.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X18Y42         LUT3 (Prop_lut3_I1_O)        0.053     7.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.482    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.301    36.099    
                         clock uncertainty           -0.035    36.063    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.073    36.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.136    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 28.550    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.782ns (17.552%)  route 3.673ns (82.448%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.246     3.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.552     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.158     5.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.675     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.053     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I1_O)        0.053     6.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.692     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X18Y42         LUT3 (Prop_lut3_I1_O)        0.053     7.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.482    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.301    36.099    
                         clock uncertainty           -0.035    36.063    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.073    36.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.136    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 28.561    

Slack (MET) :             28.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.782ns (17.993%)  route 3.564ns (82.007%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.246     3.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.552     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.158     5.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.675     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.053     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I1_O)        0.053     6.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.582     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X17Y41         LUT6 (Prop_lut6_I2_O)        0.053     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.482    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.322    36.120    
                         clock uncertainty           -0.035    36.084    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.035    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.119    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 28.654    

Slack (MET) :             28.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.782ns (17.946%)  route 3.575ns (82.054%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 35.798 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.246     3.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.552     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.158     5.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.675     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.053     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.755     6.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I1_O)        0.053     6.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.594     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X18Y42         LUT3 (Prop_lut3_I1_O)        0.053     7.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.482    35.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.301    36.099    
                         clock uncertainty           -0.035    36.063    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.072    36.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.135    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 28.658    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.545ns (14.481%)  route 3.219ns (85.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 35.780 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.282     3.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.096     4.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.157     4.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.053     5.393 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.053     6.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.783     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.220    36.000    
                         clock uncertainty           -0.035    35.964    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.367    35.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.597    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 28.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.338%)  route 0.107ns (51.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.551     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.100     1.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.107     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X14Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.295     1.208    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.555%)  route 0.110ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.551     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.100     1.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.110     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X14Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.295     1.208    
    SLICE_X14Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.918%)  route 0.109ns (48.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.551     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X14Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDCE (Prop_fdce_C_Q)         0.118     1.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.109     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X12Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.295     1.208    
    SLICE_X12Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.447%)  route 0.107ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.551     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X14Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDCE (Prop_fdce_C_Q)         0.118     1.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.107     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X12Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.295     1.208    
    SLICE_X12Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.600     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.100     1.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.329     1.243    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.047     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X21Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.100     1.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X21Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X21Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.328     1.244    
    SLICE_X21Y45         FDCE (Hold_fdce_C_D)         0.047     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.581     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.100     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X5Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.783     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.310     1.224    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.047     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.100     1.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.055     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -0.328     1.244    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.047     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.099%)  route 0.058ns (36.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.581     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.100     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.783     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.310     1.224    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.049     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.485%)  route 0.058ns (36.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.581     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.100     1.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.783     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.310     1.224    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.047     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X25Y40   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X24Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X20Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X16Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X14Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X14Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X15Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X14Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X12Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X12Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.951ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.724ns (10.482%)  route 6.183ns (89.518%))
  Logic Levels:           4  (LUT4=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 25.104 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=60, routed)          1.679     4.340    u_ila_0/inst/ila_core_inst/u_trig/current_state[2]
    SLICE_X21Y81         MUXF7 (Prop_muxf7_S_O)       0.193     4.533 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_4/O
                         net (fo=1, routed)           0.000     4.533    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_4_n_0
    SLICE_X21Y81         MUXF8 (Prop_muxf8_I0_O)      0.056     4.589 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          3.688     8.277    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/ADDRC2
    SLICE_X46Y68         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     8.430 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.816     9.246    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_n_2
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.053     9.299 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state[2]_i_1__65/O
                         net (fo=1, routed)           0.000     9.299    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/douta[2]
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.267    25.104    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                         clock pessimism              0.146    25.250    
                         clock uncertainty           -0.035    25.215    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.035    25.250    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.250    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 15.951    

Slack (MET) :             16.031ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.782ns (11.762%)  route 5.867ns (88.238%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 25.305 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.943     6.792    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRA1
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.945 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.551     7.496    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.053     7.549 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.560     8.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.053     8.163 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.878     9.041    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.468    25.305    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X40Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]/C
                         clock pessimism              0.046    25.351    
                         clock uncertainty           -0.035    25.316    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.244    25.072    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         25.072    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 16.031    

Slack (MET) :             16.142ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.782ns (12.301%)  route 5.575ns (87.699%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 25.125 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.833     6.682    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRB1
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.835 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMB/O
                         net (fo=1, routed)           0.444     7.279    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_1
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.053     7.332 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.466     7.798    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.053     7.851 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.898     8.749    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.288    25.125    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/C
                         clock pessimism              0.046    25.171    
                         clock uncertainty           -0.035    25.136    
    SLICE_X23Y58         FDRE (Setup_fdre_C_CE)      -0.244    24.892    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 16.142    

Slack (MET) :             16.142ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.782ns (12.301%)  route 5.575ns (87.699%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 25.125 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.833     6.682    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRB1
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.835 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMB/O
                         net (fo=1, routed)           0.444     7.279    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_1
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.053     7.332 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.466     7.798    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.053     7.851 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.898     8.749    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.288    25.125    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]/C
                         clock pessimism              0.046    25.171    
                         clock uncertainty           -0.035    25.136    
    SLICE_X23Y58         FDRE (Setup_fdre_C_CE)      -0.244    24.892    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 16.142    

Slack (MET) :             16.142ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.782ns (12.301%)  route 5.575ns (87.699%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 25.125 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.833     6.682    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRB1
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.835 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMB/O
                         net (fo=1, routed)           0.444     7.279    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_1
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.053     7.332 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.466     7.798    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.053     7.851 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.898     8.749    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.288    25.125    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/C
                         clock pessimism              0.046    25.171    
                         clock uncertainty           -0.035    25.136    
    SLICE_X23Y58         FDRE (Setup_fdre_C_CE)      -0.244    24.892    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 16.142    

Slack (MET) :             16.142ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.782ns (12.301%)  route 5.575ns (87.699%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 25.125 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.833     6.682    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/ADDRB1
    SLICE_X38Y62         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.835 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11/RAMB/O
                         net (fo=1, routed)           0.444     7.279    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_9_11_n_1
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.053     7.332 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.466     7.798    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.053     7.851 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.898     8.749    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.288    25.125    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X23Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/C
                         clock pessimism              0.046    25.171    
                         clock uncertainty           -0.035    25.136    
    SLICE_X23Y58         FDRE (Setup_fdre_C_CE)      -0.244    24.892    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.892    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 16.142    

Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.782ns (12.158%)  route 5.650ns (87.842%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 25.110 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.943     6.792    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRA1
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.945 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.551     7.496    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.053     7.549 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.560     8.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.053     8.163 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.661     8.824    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.273    25.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]/C
                         clock pessimism              0.118    25.228    
                         clock uncertainty           -0.035    25.193    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.219    24.974    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 16.150    

Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.782ns (12.158%)  route 5.650ns (87.842%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 25.110 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.943     6.792    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRA1
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.945 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.551     7.496    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.053     7.549 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.560     8.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.053     8.163 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.661     8.824    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.273    25.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/C
                         clock pessimism              0.118    25.228    
                         clock uncertainty           -0.035    25.193    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.219    24.974    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 16.150    

Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.782ns (12.158%)  route 5.650ns (87.842%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 25.110 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.943     6.792    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRA1
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.945 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.551     7.496    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.053     7.549 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.560     8.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.053     8.163 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.661     8.824    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.273    25.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/C
                         clock pessimism              0.118    25.228    
                         clock uncertainty           -0.035    25.193    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.219    24.974    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 16.150    

Slack (MET) :             16.150ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.782ns (12.158%)  route 5.650ns (87.842%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 25.110 - 22.858 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.377     2.392    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X43Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.269     2.661 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[1]/Q
                         net (fo=64, routed)          1.934     4.595    u_ila_0/inst/ila_core_inst/u_trig/current_state[1]
    SLICE_X19Y84         LUT6 (Prop_lut6_I2_O)        0.053     4.648 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     4.648    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_13_n_0
    SLICE_X19Y84         MUXF7 (Prop_muxf7_I1_O)      0.145     4.793 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.793    u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6_n_0
    SLICE_X19Y84         MUXF8 (Prop_muxf8_I0_O)      0.056     4.849 r  u_ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.943     6.792    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRA1
    SLICE_X38Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.945 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.551     7.496    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I1_O)        0.053     7.549 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.560     8.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[1]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.053     8.163 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.661     8.824    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.273    25.110    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X38Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]/C
                         clock pessimism              0.118    25.228    
                         clock uncertainty           -0.035    25.193    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.219    24.974    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 16.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.100ns (30.526%)  route 0.228ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.526     0.853    u_ila_0/inst/clk1x
    SLICE_X52Y100        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.100     0.953 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]/Q
                         net (fo=1, routed)           0.228     1.181    u_ila_0/inst/PROBE_PIPE.shift_probes[0][19]
    SLICE_X51Y94         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    u_ila_0/inst/clk1x
    SLICE_X51Y94         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][19]/C
                         clock pessimism             -0.034     1.072    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.033     1.105    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][32]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.377%)  route 0.229ns (69.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.526     0.853    u_ila_0/inst/clk1x
    SLICE_X52Y101        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.100     0.953 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]/Q
                         net (fo=1, routed)           0.229     1.182    u_ila_0/inst/PROBE_PIPE.shift_probes[0][32]
    SLICE_X51Y93         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    u_ila_0/inst/clk1x
    SLICE_X51Y93         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][32]/C
                         clock pessimism             -0.034     1.072    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.033     1.105    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][32]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][94]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.107ns (25.928%)  route 0.306ns (74.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.540     0.867    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X48Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.107     0.974 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][94]/Q
                         net (fo=1, routed)           0.306     1.280    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[4]
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.766     1.127    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.202     0.925    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.260     1.185    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[2][87]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.498%)  route 0.158ns (63.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.542     0.869    u_ila_0/inst/clk1x
    SLICE_X53Y89         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[2][87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.091     0.960 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[2][87]/Q
                         net (fo=2, routed)           0.158     1.118    u_ila_0/inst/ila_core_inst/probeDelay1_reg[0][87]
    SLICE_X50Y88         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.743     1.104    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X50Y88         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
                         clock pessimism             -0.202     0.902    
    SLICE_X50Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.020    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][95]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.107ns (26.123%)  route 0.303ns (73.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.540     0.867    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X48Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.107     0.974 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][95]/Q
                         net (fo=1, routed)           0.303     1.277    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[5]
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.766     1.127    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.202     0.925    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.252     1.177    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.107ns (25.694%)  route 0.309ns (74.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.540     0.867    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X48Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.107     0.974 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][93]/Q
                         net (fo=1, routed)           0.309     1.283    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.766     1.127    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y15         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.202     0.925    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.258     1.183    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][69]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][69]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.574     0.901    u_ila_0/inst/clk1x
    SLICE_X55Y97         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.100     1.001 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][69]/Q
                         net (fo=1, routed)           0.055     1.056    u_ila_0/inst/PROBE_PIPE.shift_probes[0][69]
    SLICE_X55Y97         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.775     1.136    u_ila_0/inst/clk1x
    SLICE_X55Y97         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][69]/C
                         clock pessimism             -0.235     0.901    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.049     0.950    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][69]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.569     0.896    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
    SLICE_X59Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.100     0.996 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.051    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X59Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.767     1.128    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
    SLICE_X59Y67         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism             -0.232     0.896    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.049     0.945    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.100ns (26.878%)  route 0.272ns (73.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.526     0.853    u_ila_0/inst/clk1x
    SLICE_X52Y100        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.100     0.953 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][9]/Q
                         net (fo=1, routed)           0.272     1.225    u_ila_0/inst/PROBE_PIPE.shift_probes[0][9]
    SLICE_X52Y91         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.744     1.105    u_ila_0/inst/clk1x
    SLICE_X52Y91         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][9]/C
                         clock pessimism             -0.034     1.071    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.047     1.118    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.535     0.862    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X49Y79         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.100     0.962 r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.017    u_ila_0/inst/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X49Y79         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.734     1.095    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X49Y79         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism             -0.233     0.862    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.047     0.909    u_ila_0/inst/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 11.429 }
Period(ns):         22.858
Sources:            { inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            5.000         22.858      17.858     GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            5.000         22.858      17.858     GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            5.000         22.858      17.858     GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            5.000         22.858      17.858     GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            3.200         22.858      19.658     GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.183         22.858      20.675     RAMB36_X3Y15        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.183         22.858      20.675     RAMB36_X3Y16        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.183         22.858      20.675     RAMB36_X2Y15        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.183         22.858      20.675     RAMB18_X3Y38        INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.183         22.858      20.675     RAMB18_X3Y28        u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X56Y79        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X56Y79        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X56Y79        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X56Y79        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X56Y79        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X50Y71        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X46Y91        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X50Y71        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X50Y78        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X50Y78        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         11.429      10.649     SLICE_X50Y78        u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_875_p
  To Clock:  refclk_875_p

Setup :            0  Failing Endpoints,  Worst Slack       10.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.383 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.383    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X22Y105        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y105        FDRE (Setup_fdre_C_D)        0.071    15.639    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.383 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.383    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X22Y104        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y104        FDRE (Setup_fdre_C_D)        0.071    15.639    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.071 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.071    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y104        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    15.524    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.080 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.080    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y105        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    15.542    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.080 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.080    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y104        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    15.542    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.071 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.071    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y105        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.538    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                 10.468    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.429ns  (refclk_875_p rise@11.429ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 14.418 - 11.429 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.681     3.366    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.121     3.487 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.688     4.175    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.071 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.071    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                     11.429    11.429 r  
    F6                                                0.000    11.429 r  refclk_875_p (IN)
                         net (fo=0)                   0.000    11.429    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    11.429 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    11.429    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    13.045 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.635    13.681    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.079    13.760 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.658    14.418    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.186    15.604    
                         clock uncertainty           -0.035    15.568    
    SLICE_X22Y104        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    15.538    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                 10.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.133 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.133    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y105        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.961    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.133 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.133    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.961    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.138 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.138    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y105        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.964    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.138 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.138    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.964    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.138 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.138    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.956    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.260 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.260    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X22Y105        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y105        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y105        FDRE (Hold_fdre_C_D)         0.087     0.949    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by refclk_875_p  {rise@0.000ns fall@5.714ns period=11.429ns})
  Path Group:             refclk_875_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_875_p rise@0.000ns - refclk_875_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.102     0.544    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.023     0.567 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.295     0.862    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        SRLC32E                                      r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.260 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.260    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X22Y104        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk_875_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  refclk_875_p (IN)
                         net (fo=0)                   0.000     0.000    refclk_875_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  refclk_875_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gt/gtwizard_0_support_i/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.125     0.858    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.045     0.903 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.447     1.350    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X22Y104        FDRE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.488     0.862    
    SLICE_X22Y104        FDRE (Hold_fdre_C_D)         0.087     0.949    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_875_p
Waveform(ns):       { 0.000 5.714 }
Period(ns):         11.429
Sources:            { refclk_875_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFH/I                   n/a            1.600         11.429      9.829      BUFHCE_X0Y24        inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         11.429      9.891      GTXE2_CHANNEL_X0Y0  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         11.429      9.891      IBUFDS_GTE2_X0Y1    inst_gt/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I
Min Period        n/a     FDRE/C                   n/a            0.700         11.429      10.729     SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         11.429      10.729     SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.715       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.715       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.715       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.714       4.934      SLICE_X22Y104       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.714       4.935      SLICE_X22Y105       inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_buf_40

Setup :            1  Failing Endpoint ,  Worst Slack       -5.140ns,  Total Violation       -5.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.140ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/FIFO_UNDERFLOW_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.013ns  (clk_out1_clk_buf_40 rise@18674.998ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@18674.986ns)
  Data Path Delay:        0.739ns  (logic 0.335ns (45.342%)  route 0.404ns (54.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 18673.105 - 18674.998 ) 
    Source Clock Delay      (SCD):    2.405ns = ( 18677.391 - 18674.986 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                  18674.986 18674.986 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000 18674.986 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895 18675.881    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120 18676.000 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.390 18677.391    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X49Y96         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.269 18677.660 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=1, routed)           0.404 18678.064    INST_FIFO/underflow
    SLICE_X51Y96         LUT3 (Prop_lut3_I1_O)        0.066 18678.131 r  INST_FIFO/FIFO_UNDERFLOW_REG_i_1/O
                         net (fo=1, routed)           0.000 18678.131    INST_FIFO/FIFO_UNDERFLOW_REG_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  INST_FIFO/FIFO_UNDERFLOW_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                  18674.998 18674.998 r  
    E14                  IBUFDS                       0.000 18674.998 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717 18676.715    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491 18670.225 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494 18671.719    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113 18671.832 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.275 18673.107    INST_FIFO/clk_out1
    SLICE_X51Y96         FDRE                                         r  INST_FIFO/FIFO_UNDERFLOW_REG_reg/C
                         clock pessimism              0.000 18673.107    
                         clock uncertainty           -0.180 18672.928    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.063 18672.990    INST_FIFO/FIFO_UNDERFLOW_REG_reg
  -------------------------------------------------------------------
                         required time                      18672.988    
                         arrival time                       -18678.129    
  -------------------------------------------------------------------
                         slack                                 -5.140    

Slack (MET) :             22.014ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (MaxDelay Path 22.858ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.927%)  route 0.479ns (66.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.858ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.479     0.725    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.858    22.858    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)       -0.119    22.739    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 22.014    

Slack (MET) :             22.034ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (MaxDelay Path 22.858ns)
  Data Path Delay:        0.700ns  (logic 0.246ns (35.144%)  route 0.454ns (64.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.858ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.454     0.700    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.858    22.858    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)       -0.124    22.734    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 22.034    

Slack (MET) :             22.218ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (MaxDelay Path 22.858ns)
  Data Path Delay:        0.622ns  (logic 0.269ns (43.270%)  route 0.353ns (56.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.858ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.622    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X57Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.858    22.858    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)       -0.018    22.840    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         22.840    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 22.218    

Slack (MET) :             22.229ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.858ns  (MaxDelay Path 22.858ns)
  Data Path Delay:        0.611ns  (logic 0.269ns (44.017%)  route 0.342ns (55.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.858ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.342     0.611    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y93         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.858    22.858    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)       -0.018    22.840    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         22.840    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 22.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/FIFO_UNDERFLOW_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_buf_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.129ns (44.817%)  route 0.159ns (55.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.544     0.871    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X49Y96         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.100     0.971 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=1, routed)           0.159     1.130    INST_FIFO/underflow
    SLICE_X51Y96         LUT3 (Prop_lut3_I1_O)        0.029     1.159 r  INST_FIFO/FIFO_UNDERFLOW_REG_i_1/O
                         net (fo=1, routed)           0.000     1.159    INST_FIFO/FIFO_UNDERFLOW_REG_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  INST_FIFO/FIFO_UNDERFLOW_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.743    -0.371    INST_FIFO/clk_out1
    SLICE_X51Y96         FDRE                                         r  INST_FIFO/FIFO_UNDERFLOW_REG_reg/C
                         clock pessimism              0.000    -0.371    
                         clock uncertainty            0.180    -0.191    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.075    -0.116    INST_FIFO/FIFO_UNDERFLOW_REG_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.275    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_buf_40

Setup :            0  Failing Endpoints,  Worst Slack       32.221ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.697ns  (logic 0.246ns (35.275%)  route 0.451ns (64.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X20Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y45         FDCE (Setup_fdce_C_D)       -0.082    32.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.918    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 32.221    

Slack (MET) :             32.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.693ns  (logic 0.246ns (35.521%)  route 0.447ns (64.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.447     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X20Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y45         FDCE (Setup_fdce_C_D)       -0.081    32.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.919    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 32.226    

Slack (MET) :             32.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.629ns  (logic 0.246ns (39.125%)  route 0.383ns (60.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.383     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X22Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X22Y46         FDCE (Setup_fdce_C_D)       -0.084    32.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 32.287    

Slack (MET) :             32.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.588ns  (logic 0.246ns (41.804%)  route 0.342ns (58.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)       -0.080    32.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.920    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 32.332    

Slack (MET) :             32.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.257%)  route 0.336ns (57.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.336     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)       -0.083    32.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.917    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 32.335    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.607ns  (logic 0.269ns (44.337%)  route 0.338ns (55.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.338     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X19Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y45         FDCE (Setup_fdce_C_D)       -0.019    32.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.981    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.605ns  (logic 0.269ns (44.468%)  route 0.336ns (55.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.336     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y50          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 32.377    

Slack (MET) :             32.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_buf_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.632ns  (logic 0.269ns (42.548%)  route 0.363ns (57.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.363     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.018    33.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.018    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 32.386    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_buf_40
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.864ns  (logic 0.308ns (35.630%)  route 0.556ns (64.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.556     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y46         FDCE (Setup_fdce_C_D)       -0.021     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.762ns  (logic 0.308ns (40.406%)  route 0.454ns (59.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X21Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y45         FDCE (Setup_fdce_C_D)       -0.018     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.743ns  (logic 0.308ns (41.446%)  route 0.435ns (58.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.435     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)       -0.018     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.287%)  route 0.380ns (60.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)       -0.118     7.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.214%)  route 0.351ns (58.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.351     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X5Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.123     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.625ns  (logic 0.282ns (45.086%)  route 0.343ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.343     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y45         FDCE (Setup_fdce_C_D)       -0.084     7.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.660ns  (logic 0.308ns (46.700%)  route 0.352ns (53.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.352     0.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y45         FDCE (Setup_fdce_C_D)        0.019     8.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.616ns  (logic 0.269ns (43.646%)  route 0.347ns (56.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.347     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)       -0.019     7.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  7.365    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_buf_40
  To Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            1  Failing Endpoint ,  Worst Slack       -2.503ns,  Total Violation       -2.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/FRST_RESYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.016ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@19475.016ns - clk_out1_clk_buf_40 rise@19475.000ns)
  Data Path Delay:        3.551ns  (logic 0.113ns (3.182%)  route 3.438ns (96.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 19475.918 - 19475.016 ) 
    Source Clock Delay      (SCD):    -0.341ns = ( 19474.658 - 19475.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                  19475.000 19475.000 r  
    E14                  IBUFDS                       0.000 19475.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156 19476.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892 19473.264 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592 19473.855    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030 19473.885 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773 19474.658    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.113 19474.771 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           3.438 19478.209    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y97         FDRE                                         r  INST_CONTROL_STATE/FRST_RESYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                  19475.016 19475.016 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000 19475.016 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301 19475.316    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 19475.342 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576 19475.918    INST_CONTROL_STATE/gt0_rxusrclk2_i
    SLICE_X58Y97         FDRE                                         r  INST_CONTROL_STATE/FRST_RESYNC_reg/C
                         clock pessimism              0.000 19475.918    
                         clock uncertainty           -0.180 19475.738    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)       -0.032 19475.707    INST_CONTROL_STATE/FRST_RESYNC_reg
  -------------------------------------------------------------------
                         required time                      19475.707    
                         arrival time                       -19478.209    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (MET) :             24.253ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.627ns  (logic 0.246ns (39.244%)  route 0.381ns (60.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.627    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y94         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)       -0.120    24.880    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 24.253    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.605ns  (logic 0.246ns (40.661%)  route 0.359ns (59.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.605    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)       -0.119    24.881    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.881    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.355ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.627ns  (logic 0.269ns (42.872%)  route 0.358ns (57.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.358     0.627    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)       -0.018    24.982    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.982    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 24.355    

Slack (MET) :             24.355ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.627ns  (logic 0.269ns (42.888%)  route 0.358ns (57.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94                                      0.000     0.000 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.627    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y95         FDRE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)       -0.018    24.982    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.982    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 24.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 INST_CONTROL_STATE/frst_checked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_CONTROL_STATE/FRST_RESYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.197ns (3.693%)  route 5.138ns (96.307%))
  Logic Levels:           0  
  Clock Path Skew:        4.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    -1.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     1.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    -4.774 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    -3.280    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    -3.167 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.334    -1.833    INST_CONTROL_STATE/clk_out1
    SLICE_X57Y97         FDRE                                         r  INST_CONTROL_STATE/frst_checked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.197    -1.636 r  INST_CONTROL_STATE/frst_checked_reg/Q
                         net (fo=9, routed)           5.138     3.502    INST_CONTROL_STATE/frst_checked
    SLICE_X58Y97         FDRE                                         r  INST_CONTROL_STATE/FRST_RESYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_CONTROL_STATE/gt0_rxusrclk2_i
    SLICE_X58Y97         FDRE                                         r  INST_CONTROL_STATE/FRST_RESYNC_reg/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.180     2.644    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.076     2.720    INST_CONTROL_STATE/FRST_RESYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_buf_40
  To Clock:  clk_out1_clk_buf_40

Setup :            0  Failing Endpoints,  Worst Slack       23.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.610ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.553%)  route 0.717ns (74.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.444    -2.202    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.246    -1.956 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.717    -1.239    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.390    22.776    
                         clock uncertainty           -0.083    22.693    
    SLICE_X57Y95         FDPE (Recov_fdpe_C_PRE)     -0.322    22.371    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                 23.610    

Slack (MET) :             23.610ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.553%)  route 0.717ns (74.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.444    -2.202    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.246    -1.956 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.717    -1.239    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.390    22.776    
                         clock uncertainty           -0.083    22.693    
    SLICE_X57Y95         FDPE (Recov_fdpe_C_PRE)     -0.322    22.371    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                 23.610    

Slack (MET) :             23.610ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.246ns (25.553%)  route 0.717ns (74.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.444    -2.202    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.246    -1.956 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.717    -1.239    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.390    22.776    
                         clock uncertainty           -0.083    22.693    
    SLICE_X57Y95         FDPE (Recov_fdpe_C_PRE)     -0.322    22.371    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                 23.610    

Slack (MET) :             23.670ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.228    22.458    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.670    

Slack (MET) :             23.670ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.228    22.458    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.670    

Slack (MET) :             23.706ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.192    22.494    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.494    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.706    

Slack (MET) :             23.706ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.192    22.494    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.494    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.706    

Slack (MET) :             23.706ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.192    22.494    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.494    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.706    

Slack (MET) :             23.706ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.269ns (27.224%)  route 0.719ns (72.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.719    -1.212    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y94         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y94         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y94         FDCE (Recov_fdce_C_CLR)     -0.192    22.494    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.494    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 23.706    

Slack (MET) :             23.763ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_buf_40 rise@25.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.269ns (30.052%)  route 0.626ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 23.166 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.200ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.446    -2.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.269    -1.931 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.626    -1.305    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                     25.000    25.000 r  
    E14                  IBUFDS                       0.000    25.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717    26.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.491    20.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.494    21.720    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.833 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.333    23.166    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.397    22.769    
                         clock uncertainty           -0.083    22.686    
    SLICE_X56Y95         FDPE (Recov_fdpe_C_PRE)     -0.228    22.458    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                 23.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDCE (Remov_fdce_C_CLR)     -0.107    -0.462    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDCE (Remov_fdce_C_CLR)     -0.107    -0.462    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDCE (Remov_fdce_C_CLR)     -0.107    -0.462    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDCE (Remov_fdce_C_CLR)     -0.107    -0.462    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.465    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.095    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y95         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.465    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.091ns (29.977%)  route 0.213ns (70.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.213    -0.086    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X58Y94         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y94         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.465    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.091ns (29.977%)  route 0.213ns (70.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.389    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDPE (Prop_fdpe_C_Q)         0.091    -0.298 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.213    -0.086    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X58Y94         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.773    -0.341    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X58Y94         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.014    -0.355    
    SLICE_X58Y94         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.465    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.947%)  route 0.271ns (73.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.573    -0.387    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.100    -0.287 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.271    -0.016    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.014    -0.356    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.050    -0.406    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_buf_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_buf_40 rise@0.000ns - clk_out1_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.947%)  route 0.271ns (73.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.573    -0.387    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDPE (Prop_fdpe_C_Q)         0.100    -0.287 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.271    -0.016    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X56Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out1_clk_buf_40
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.772    -0.342    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.014    -0.356    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.050    -0.406    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_buf_40
  To Clock:  clk_out2_clk_buf_40

Setup :            0  Failing Endpoints,  Worst Slack        4.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.308ns (9.737%)  route 2.855ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.855     0.917    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X47Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X47Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X47Y114        FDCE (Recov_fdce_C_CLR)     -0.255     5.286    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X45Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X45Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X45Y114        FDCE (Recov_fdce_C_CLR)     -0.255     5.286    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X45Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X45Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X45Y114        FDCE (Recov_fdce_C_CLR)     -0.255     5.286    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.228     5.313    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.228     5.313    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.192     5.349    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.349    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.192     5.349    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.349    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.192     5.349    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.349    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.308ns (11.527%)  route 2.364ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 6.089 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.364     0.426    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X44Y114        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.256     6.089    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X44Y114        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.479     5.610    
                         clock uncertainty           -0.069     5.541    
    SLICE_X44Y114        FDCE (Recov_fdce_C_CLR)     -0.192     5.349    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.349    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_buf_40 rise@8.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.308ns (12.990%)  route 2.063ns (87.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 6.093 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.074     2.074    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.414    -5.340 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.574    -3.766    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.646 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.400    -2.246    inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X18Y55         FDRE                                         r  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.308    -1.938 f  inst_gt/vio_gt_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=39, routed)          2.063     0.125    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/soft_reset_tx_in
    SLICE_X47Y104        FDCE                                         f  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      8.000     8.000 r  
    E14                  IBUFDS                       0.000     8.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.717     9.717    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.491     3.226 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.494     4.720    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.833 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        1.260     6.093    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X47Y104        FDCE                                         r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.479     5.614    
                         clock uncertainty           -0.069     5.545    
    SLICE_X47Y104        FDCE (Recov_fdce_C_CLR)     -0.255     5.290    inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X6Y51          FDCE (Remov_fdce_C_CLR)     -0.050    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.538%)  route 0.250ns (71.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.603    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100    -0.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.250    -0.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X12Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.752    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X12Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.146    -0.216    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.050    -0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X7Y51          FDCE (Remov_fdce_C_CLR)     -0.069    -0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_buf_40  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_buf_40 rise@0.000ns - clk_out2_clk_buf_40 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.835%)  route 0.114ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.967     0.967    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.486    -1.519 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -0.986    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.960 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.581    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y52          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.100    -0.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114    -0.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_buf_40 rise edge)
                                                      0.000     0.000 r  
    E14                  IBUFDS                       0.000     0.000 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.156     1.156    INST_CLK_BUF/instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.892    -1.736 r  INST_CLK_BUF/instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.144    INST_CLK_BUF/instance_name/inst/clk_out2_clk_buf_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.114 r  INST_CLK_BUF/instance_name/inst/clkout2_buf/O
                         net (fo=6510, routed)        0.783    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.034    -0.365    
    SLICE_X7Y51          FDCE (Remov_fdce_C_CLR)     -0.069    -0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.438ns (16.342%)  route 2.242ns (83.658%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.699     5.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.480    35.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.292    36.088    
                         clock uncertainty           -0.035    36.052    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.749    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.438ns (16.342%)  route 2.242ns (83.658%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.699     5.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.480    35.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.292    36.088    
                         clock uncertainty           -0.035    36.052    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.749    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             29.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.438ns (16.342%)  route 2.242ns (83.658%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 35.796 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.699     5.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.480    35.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.292    36.088    
                         clock uncertainty           -0.035    36.052    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.749    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 29.949    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.339    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.714    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.339    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.714    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.339    35.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.714    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.750    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.170    

Slack (MET) :             30.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.750    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.170    

Slack (MET) :             30.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.750    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.170    

Slack (MET) :             30.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.438ns (17.802%)  route 2.022ns (82.198%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 35.797 - 33.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.596     3.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.269     3.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     3.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X19Y42         LUT6 (Prop_lut6_I3_O)        0.053     4.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.614     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.053     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.328     5.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X20Y43         LUT1 (Prop_lut1_I0_O)        0.063     5.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X20Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.203    34.203    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    34.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.481    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X20Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.292    36.089    
                         clock uncertainty           -0.035    36.053    
    SLICE_X20Y42         FDCE (Recov_fdce_C_CLR)     -0.303    35.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.750    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 30.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.314%)  route 0.226ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     1.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.226     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X13Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.116     1.387    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.314%)  route 0.226ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     1.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.226     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X13Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.116     1.387    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.314%)  route 0.226ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     1.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.226     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X13Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.116     1.387    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.314%)  route 0.226ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     1.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.226     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X13Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.116     1.387    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.118ns (34.314%)  route 0.226ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X16Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     1.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.226     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X13Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.752     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.116     1.387    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.187%)  route 0.184ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X22Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.296     1.276    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.187%)  route 0.184ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X22Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.296     1.276    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.187%)  route 0.184ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X22Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.296     1.276    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.187%)  route 0.184ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X22Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.296     1.276    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.187%)  route 0.184ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.617     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     1.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDPE (Prop_fdpe_C_Q)         0.100     1.340 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X22Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.721     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X22Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.296     1.276    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       21.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.275ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X52Y96         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X52Y96         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.275    

Slack (MET) :             21.275ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X52Y96         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X52Y96         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.275    

Slack (MET) :             21.275ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X52Y96         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X52Y96         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.275    

Slack (MET) :             21.275ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[4]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X52Y96         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X52Y96         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.275    

Slack (MET) :             21.313ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gpe1.prog_empty_i_reg/PRE
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/AR[0]
    SLICE_X52Y96         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gpe1.prog_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/rd_clk
    SLICE_X52Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gpe1.prog_empty_i_reg/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDPE (Recov_fdpe_C_PRE)     -0.217    24.980    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/gpe1.prog_empty_i_reg
  -------------------------------------------------------------------
                         required time                         24.980    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.313    

Slack (MET) :             21.313ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.371%)  route 0.933ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.933     3.666    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X52Y96         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X52Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X52Y96         FDPE (Recov_fdpe_C_PRE)     -0.217    24.980    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         24.980    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 21.313    

Slack (MET) :             21.351ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.269ns (23.870%)  route 0.858ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.858     3.591    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X51Y95         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 21.351    

Slack (MET) :             21.351ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.269ns (23.870%)  route 0.858ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.858     3.591    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X51Y95         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 21.351    

Slack (MET) :             21.351ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.269ns (23.870%)  route 0.858ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.858     3.591    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X51Y95         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 21.351    

Slack (MET) :             21.351ns  (required time - arrival time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.858ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@22.858ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.269ns (23.870%)  route 0.858ns (76.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 25.114 - 22.858 ) 
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.895     0.895    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.015 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.449     2.464    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.269     2.733 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.858     3.591    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     22.858    22.858 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    22.858 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.866    23.724    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    23.837 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        1.277    25.114    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.118    25.232    
                         clock uncertainty           -0.035    25.197    
    SLICE_X51Y95         FDCE (Recov_fdce_C_CLR)     -0.255    24.942    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 21.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.600%)  route 0.109ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.575     0.902    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X58Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDPE (Prop_fdpe_C_Q)         0.091     0.993 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.109     1.102    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X59Y97         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.776     1.137    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.220     0.917    
    SLICE_X59Y97         FDPE (Remov_fdpe_C_PRE)     -0.110     0.807    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.553%)  route 0.207ns (69.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.575     0.902    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X58Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDPE (Prop_fdpe_C_Q)         0.091     0.993 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.207     1.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X60Y97         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.776     1.137    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y97         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.220     0.917    
    SLICE_X60Y97         FDCE (Remov_fdce_C_CLR)     -0.088     0.829    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.553%)  route 0.207ns (69.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.575     0.902    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X58Y96         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDPE (Prop_fdpe_C_Q)         0.091     0.993 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.207     1.200    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X60Y97         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.776     1.137    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y97         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.220     0.917    
    SLICE_X60Y97         FDCE (Remov_fdce_C_CLR)     -0.088     0.829    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.933%)  route 0.286ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.286     1.289    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X52Y97         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.746     1.107    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X52Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.202     0.905    
    SLICE_X52Y97         FDPE (Remov_fdpe_C_PRE)     -0.072     0.833    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.326     1.329    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X52Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.069     0.835    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.326     1.329    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X52Y95         FDPE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y95         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X52Y95         FDPE (Remov_fdpe_C_PRE)     -0.072     0.832    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.245%)  route 0.394ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.394     1.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.069     0.835    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.245%)  route 0.394ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.394     1.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.069     0.835    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.245%)  route 0.394ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.394     1.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.069     0.835    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Destination:            INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@11.429ns period=22.858ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.245%)  route 0.394ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.301     0.301    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.327 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.576     0.903    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y97         FDPE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDPE (Prop_fdpe_C_Q)         0.100     1.003 f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.394     1.397    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X51Y95         FDCE                                         f  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.331     0.331    inst_gt/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.361 r  inst_gt/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1369, routed)        0.745     1.106    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y95         FDCE                                         r  INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.202     0.904    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.069     0.835    INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.562    





