.display_cpu
.display_mem 0x10 0x28
lodi R0 1
stoi 5 (SP)
movr SP R1
add R0 R1
mova SP
.display_cpu
.display_mem 0x100 0x105
lorr R1 (SP-1)
lodi R2 34
sub R1 R2
jmpn 0x21
lodi R2 1
sub R1 R2
stor AC (SP - 1)
jmp 0x26
lodi R2 1
add R1 R2
stor AC (SP - 1)
.display_cpu
.display_mem 0x100 0x105
halt