module sr_flipflop(
	input s, input r, input clk,
	output reg q, output qbar
);
	//initial q = 0;

	always @(posedge clk) begin
		case ({s, r})
			2'b00: q <= q;
			2'b01: q <= 1'b0;
			2'b10: q <= 1'b1;
			2'b11: q <= 1'bx;
			default: q <= q;
		endcase
	end
	
	assign qbar = ~q;
endmodule
