**Reduced Instruction Set Computing**
This is as opposed to [[CISC]]

Examples of RISC ISAs include:
- ARM
- [[RISC-V]]

### RISC Instruction format
##### Register to register
| Operation | Reg (Dest) | Reg (Source 1) | Literal or Reg (Source 2) |
|---|---|---|---|

##### Load/Store
| Operation | Reg (Dest) | Reg (Source 1) | Literal or Reg (Source 2) |
|---|---|---|---|

##### Branch
| Operation | Condition | Branch Address/Offset |
|---|---|---|
