![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/4c4e88dc-3336-4915-b783-40184b060e94)![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/67786e86-fb0d-4f80-8d14-e71a31138fd0)![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/f5b2d817-f17a-48c0-a240-db1ea87c8afb)# RISC-V Pipelined Processor

This is a verilog code for a 5-stage pipelined RISC-V Processor with forwarding, stalling, and flushing functionality. Here is the circuit diagram of the processor.
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/a37ce356-e9f9-4c6c-a001-6ab8ba0168ab)




## RISC-V Assembly Language. 
![Ảnh1](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/2428d09b-d6a1-4c81-962b-0c6e0980929a)
![Ảnh2](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/b0614e91-e0d9-4a5d-b7a4-d08ffee7d511)

### Instructions
For simulation purposes, open a new waveform and load cpu.sv files. In the tab for cpu.sv, add all other sv files in the repository and explaination instruction in ins_file

#### Test waveform
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/b62b19bc-db21-4b1f-b40f-8492cbc89b21)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/f881e2c3-14f0-4ef5-a299-2186fd0faa4c)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/56e54865-0e3e-41a9-944d-e0ebf5fd08cb)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/51243196-3507-4385-8055-ecdc594bcb96)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/35ac0d0e-9761-4e67-9c6b-a267b2db1bfd)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/83ce05c2-7744-4165-a2b7-e802917367ed)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/b27fed67-c4dc-478b-bc13-bf10267b5e0e)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/85955562-9e41-4188-b28a-6b516f6cef18)
![image](https://github.com/Vietngo2748/RICS-V-simple-core/assets/150679207/19750014-aa06-46f3-8342-b6e0f95937e6)











