0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/project_4/project_4.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/LLbit_reg.v,1394184870,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,LLbit_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/cp0_reg.v,1394803012,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,cp0_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ctrl.v,1395293432,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,ctrl,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/data_ram.v,1396157746,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,data_ram,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,1394803118,verilog,,,,,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/div.v,1393725174,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,div,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex.v,1496711727,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex_mem.v,1394801552,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,ex_mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/hilo_reg.v,1392001756,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,hilo_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id.v,1496711909,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,id,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id_ex.v,1394808264,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,id_ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/if_id.v,1394800660,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,if_id,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/inst_rom.v,1496712187,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,inst_rom,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem.v,1406796094,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem_wb.v,1396190958,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,mem_wb,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips.v,1496711515,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,openmips,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc.v,1396160524,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,openmips_min_sopc,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc_tb.v,1496712968,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,openmips_min_sopc_tb,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/pc_reg.v,1396153500,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,pc_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/regfile.v,1496711851,verilog,,,D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/defines.v,regfile,,,,,,,,
