Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 03:20:52 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                              Path #1                                                                                                                                              | WorstPath from Dst |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                            25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                            24.515 |              0.330 |
| Logic Delay               | 0.096(12%)       | 6.682(28%)                                                                                                                                                                                                                                                                                        | 0.096(30%)         |
| Net Delay                 | 0.727(88%)       | 17.833(72%)                                                                                                                                                                                                                                                                                       | 0.234(70%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                            -0.107 |             -0.099 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                             0.370 |             24.563 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 0%          | 13% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                               379 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                56 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                56 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                 9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                  | sr_1_15.roi[6]/C   |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.roi[6]/D                                                                                                                                                                                                                                                                                  | sr_2_15.roi[6]/D   |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                         Path #2                                                                                                                                         | WorstPath from Dst |
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                  25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                  24.527 |              0.410 |
| Logic Delay               | 0.096(12%)       | 6.855(28%)                                                                                                                                                                                                                                                                              | 0.096(24%)         |
| Net Delay                 | 0.727(88%)       | 17.672(72%)                                                                                                                                                                                                                                                                             | 0.314(76%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                  -0.094 |             -0.046 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                   0.371 |             24.536 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 0%          | 11% x 3%                                                                                                                                                                                                                                                                                | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                     373 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                      54 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                      54 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                       9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                      32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                        | sr_1_15.pt[3]/C    |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                         | sr_2_15.pt[3]/D    |
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                              Path #3                                                                                                                                              | WorstPath from Dst |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                            25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                            24.501 |              0.613 |
| Logic Delay               | 0.096(12%)       | 6.623(28%)                                                                                                                                                                                                                                                                                        | 0.096(16%)         |
| Net Delay                 | 0.727(88%)       | 17.878(72%)                                                                                                                                                                                                                                                                                       | 0.517(84%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                            -0.107 |             -0.011 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                             0.384 |             24.368 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 0% x 0%          | 13% x 3%                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                               379 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                56 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                56 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                               | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                 9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                  | sr_1_15.pt[2]/C    |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                                   | sr_2_15.pt[2]/D    |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                                 Path #4                                                                                                                                                | WorstPath from Dst |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                                 24.474 |              0.948 |
| Logic Delay               | 0.096(12%)       | 6.409(27%)                                                                                                                                                                                                                                                                                             | 0.096(11%)         |
| Net Delay                 | 0.727(88%)       | 18.065(73%)                                                                                                                                                                                                                                                                                            | 0.852(89%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                                 -0.107 |             -0.040 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                                  0.411 |             24.004 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%          | 13% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                                    385 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                      9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                     32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                       | sr_1_15.roi[1]/C   |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                                       | sr_2_15.roi[1]/D   |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                              Path #5                                                                                                                                              |  WorstPath from Dst |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                            25.000 |              25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                            24.469 |               0.547 |
| Logic Delay               | 0.096(12%)       | 6.567(27%)                                                                                                                                                                                                                                                                                        | 0.096(18%)          |
| Net Delay                 | 0.727(88%)       | 17.902(73%)                                                                                                                                                                                                                                                                                       | 0.451(82%)          |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                            -0.098 |              -0.110 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                             0.425 |              24.335 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                   |                     |
| Bounding Box Size         | 0% x 0%          | 13% x 3%                                                                                                                                                                                                                                                                                          | 1% x 0%             |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                            | (0, 0)              |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                               379 |                   1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed        |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                56 |                   0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                56 |                   1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                               | clk                 |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                               | clk                 |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                              | None                |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                              | None                |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                 9 |                   0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                32 |                   1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                 0 |                   0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C              |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D              |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                  | sr_1_15.sector[3]/C |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                               | sr_2_15.sector[3]/D |
+---------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                                 Path #6                                                                                                                                                | WorstPath from Dst |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                                 25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                                 24.461 |              0.704 |
| Logic Delay               | 0.096(12%)       | 6.336(26%)                                                                                                                                                                                                                                                                                             | 0.096(14%)         |
| Net Delay                 | 0.727(88%)       | 18.125(74%)                                                                                                                                                                                                                                                                                            | 0.608(86%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                                 -0.106 |             -0.040 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                                  0.425 |             24.248 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 0%          | 11% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                                    385 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                     57 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                     57 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                      9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                     32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                       | sr_1_15.roi[5]/C   |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                       | sr_2_15.roi[5]/D   |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                            Path #7                                                                                                                                           | WorstPath from Dst |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                       25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                       24.452 |              1.031 |
| Logic Delay               | 0.096(12%)       | 6.591(27%)                                                                                                                                                                                                                                                                                   | 0.096(10%)         |
| Net Delay                 | 0.727(88%)       | 17.861(73%)                                                                                                                                                                                                                                                                                  | 0.935(90%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                       -0.107 |             -0.030 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                        0.433 |             23.931 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 0%          | 11% x 3%                                                                                                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                          375 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                           55 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                           55 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                            9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                           32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                             | sr_1_15.pt[0]/C    |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.pt[0]/D                                                                                                                                                                                                                                                                              | sr_2_15.pt[0]/D    |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                            Path #8                                                                                                                                           | WorstPath from Dst |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                       25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                       24.405 |              0.468 |
| Logic Delay               | 0.096(12%)       | 6.749(28%)                                                                                                                                                                                                                                                                                   | 0.096(21%)         |
| Net Delay                 | 0.727(88%)       | 17.656(72%)                                                                                                                                                                                                                                                                                  | 0.372(79%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                       -0.104 |             -0.095 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                        0.483 |             24.429 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 0%          | 12% x 3%                                                                                                                                                                                                                                                                                     | 1% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                          374 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                           55 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                           55 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                            9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                           32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                             | sr_1_15.roi[2]/C   |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                             | sr_2_15.roi[2]/D   |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                                 Path #9                                                                                                                                                |  WorstPath from Dst |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                                 25.000 |              25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                                 24.398 |               0.284 |
| Logic Delay               | 0.096(12%)       | 6.379(27%)                                                                                                                                                                                                                                                                                             | 0.096(34%)          |
| Net Delay                 | 0.727(88%)       | 18.019(73%)                                                                                                                                                                                                                                                                                            | 0.188(66%)          |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                                 -0.096 |              -0.047 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                                  0.498 |              24.660 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                                        |                     |
| Bounding Box Size         | 0% x 0%          | 11% x 4%                                                                                                                                                                                                                                                                                               | 0% x 0%             |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)              |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                                    385 |                   1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed        |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                                     57 |                   0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                                     57 |                   1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                 |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                                    | clk                 |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                                   | None                |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                                   | None                |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                                      9 |                   0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                                     32 |                   1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                                      0 |                   0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C              |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D              |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                                       | sr_1_15.sector[2]/C |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                                    | sr_2_15.sector[2]/D |
+---------------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      | WorstPath to Src |                                                                                                                                           Path #10                                                                                                                                           | WorstPath from Dst |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |           25.000 |                                                                                                                                                                                                                                                                                       25.000 |             25.000 |
| Path Delay                |            0.823 |                                                                                                                                                                                                                                                                                       24.377 |              0.477 |
| Logic Delay               | 0.096(12%)       | 6.577(27%)                                                                                                                                                                                                                                                                                   | 0.096(21%)         |
| Net Delay                 | 0.727(88%)       | 17.800(73%)                                                                                                                                                                                                                                                                                  | 0.381(79%)         |
| Clock Skew                |           -0.115 |                                                                                                                                                                                                                                                                                       -0.106 |             -0.030 |
| Slack                     |           24.053 |                                                                                                                                                                                                                                                                                        0.509 |             24.485 |
| Timing Exception          |                  |                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 0%          | 12% x 3%                                                                                                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 0)           | (0, 0)                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                1 |                                                                                                                                                                                                                                                                                          374 |                  1 |
| Fixed Loc                 |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed     | Safely Timed                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                0 |                                                                                                                                                                                                                                                                                           55 |                  0 |
| Routes                    |                1 |                                                                                                                                                                                                                                                                                           55 |                  1 |
| Logical Path              | FDRE FDRE        | FDRE LUT6 LUT3 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk              | clk                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None             | None                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None             | None                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                0 |                                                                                                                                                                                                                                                                                            9 |                  0 |
| SLR Crossings             |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                1 |                                                                                                                                                                                                                                                                                           32 |                  1 |
| Dont Touch                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                0 |                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C           | FDRE/C                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D           | FDRE/D                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_2_4.pt[1]/C   | sr_3_4.pt_2[1]/C                                                                                                                                                                                                                                                                             | sr_1_15.pt[1]/C    |
| End Point Pin             | sr_3_4.pt_2[1]/D | sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                              | sr_2_15.pt[1]/D    |
+---------------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 9 | 10 | 11 | 13 | 14 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 51 | 52 | 54 | 55 | 56 | 57 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 3 | 7 | 6 | 5 | 10 |  1 |  6 | 10 |  2 | 10 |  4 |  7 |  2 |  7 |  1 |  3 |  6 |  6 |  1 | 11 |  4 | 10 |  5 |  2 |  7 |  6 |  2 |  7 |  8 |  1 |  5 |  2 |  4 |  8 |  5 |  5 |  4 | 12 |  1 |  3 |  8 |  9 | 13 |  3 |  4 |  5 |  5 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.49 |           3.19 |           10142 | 0(0.0%) | 224(4.3%) | 191(3.7%) | 197(3.8%) | 1905(36.7%) | 2676(51.5%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq40retfan16_rev_1 | 0.82 |           4.78 |            5873 | 0(0.0%) | 224(4.4%) | 191(3.7%) | 112(2.2%) | 1905(37.3%) | 2676(52.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        97% | (CLEM_X60Y491,CLEM_X60Y491)   | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       105% | (CLEM_X70Y493,CLEL_R_X71Y496) | wrapper(100%) |            0% |       5.45313 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       123% | (CLEM_X70Y486,CLEL_R_X71Y489) | wrapper(100%) |            0% |       5.41406 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       103% | (CLEM_X65Y479,CLEL_R_X66Y482) | wrapper(100%) |            0% |       5.07813 | 96%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.050% | (CLEM_X70Y482,CLEM_X71Y497)   | wrapper(100%) |            0% |       5.39323 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.002% | (CLEM_X60Y483,CLEM_X60Y485)   | wrapper(100%) |            0% |       4.16667 | 75%          | 0%         |  47% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.033% | (CLEM_X66Y491,CLEM_X70Y499)   | wrapper(100%) |            0% |       4.93254 | 89%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.079% | (CLEL_R_X62Y478,CLEM_X71Y491) | wrapper(100%) |            0% |       4.95595 | 90%          | 0%         |  15% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X60Y484,CLEM_X60Y484)   | wrapper(100%) |            0% |          4.25 | 75%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X63Y487,CLEM_X63Y487)   | wrapper(100%) |            0% |          5.25 | 87%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.166% | (CLEM_X63Y481,CLEM_X70Y512)   | wrapper(100%) |            0% |       4.55859 | 83%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.042% | (CLEM_X64Y480,CLEM_X67Y483)   | wrapper(100%) |            0% |       5.15625 | 96%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.148% | (CLEM_X61Y490,CLEL_R_X68Y513) | wrapper(100%) |            0% |        4.6059 | 84%          | 0%         |  20% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.195% | (CLEM_X58Y476,CLEM_X73Y491)   | wrapper(100%) |            0% |       3.99186 | 72%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y504 | 379             | 410          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y505 | 379             | 409          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y505   | 384             | 409          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y504   | 380             | 410          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y503 | 379             | 411          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X65Y507   | 384             | 407          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X65Y504   | 384             | 410          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X65Y506   | 384             | 408          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X64Y503   | 380             | 411          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y506 | 379             | 408          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X67Y482   | 393             | 432          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X64Y484   | 380             | 430          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X66Y482   | 389             | 432          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y484 | 379             | 430          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X64Y485   | 380             | 429          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y483 | 391             | 431          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X65Y484   | 384             | 430          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y483 | 374             | 431          | 32%                  | wrapper(100%) | N                   |
| CLEL_R_X65Y492 | 386             | 422          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y496 | 386             | 418          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


