

================================================================
== Vivado HLS Report for 'aes_top'
================================================================
* Date:           Tue Jul 15 22:53:42 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2266|     2506| 22.660 us | 25.060 us |  2266|  2506|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |                  |        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |     Instance     | Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Cipher_fu_16  |Cipher  |     2265|     2505| 22.650 us | 25.050 us |  2265|  2505|   none  |
        +------------------+--------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      -|     615|    2243|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      15|    -|
|Register         |        -|      -|       3|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     618|    2258|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+-----+------+-----+
    |     Instance     | Module | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------+--------+---------+-------+-----+------+-----+
    |grp_Cipher_fu_16  |Cipher  |        2|      0|  615|  2243|    0|
    +------------------+--------+---------+-------+-----+------+-----+
    |Total             |        |        2|      0|  615|  2243|    0|
    +------------------+--------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |grp_Cipher_fu_16_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  3|   0|    3|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    aes_top   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    aes_top   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    aes_top   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    aes_top   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    aes_top   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    aes_top   | return value |
|in_V_address0   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |    8|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |    8|  ap_memory |     out_V    |     array    |
|w_V_address0    | out |    6|  ap_memory |      w_V     |     array    |
|w_V_ce0         | out |    1|  ap_memory |      w_V     |     array    |
|w_V_q0          |  in |   32|  ap_memory |      w_V     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

