{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7501, "design__instance__area": 110860, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.009406443685293198, "power__switching__total": 0.004948548041284084, "power__leakage__total": 1.8465727862349013e-06, "power__total": 0.014356838539242744, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.373426, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.373426, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585567, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.787571, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585567, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 174, "design__max_cap_violation__count": 12, "clock__skew__worst_hold": 0.67598, "clock__skew__worst_setup": 0.238596, "timing__hold__ws": 0.259443, "timing__setup__ws": 42.904575, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.259443, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.740562, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 553.33 571.25", "design__core__bbox": "6.72 15.68 546.56 552.72", "design__io": 77, "design__die__area": 316090, "design__core__area": 289916, "design__instance__count__stdcell": 7501, "design__instance__area__stdcell": 110860, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.382386, "design__instance__utilization__stdcell": 0.382386, "floorplan__design__io": 75, "design__io__hpwl": 25497569, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 29584.2, "design__instance__displacement__mean": 3.944, "design__instance__displacement__max": 67.2, "route__wirelength__estimated": 145550, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3484, "route__net__special": 2, "route__drc_errors__iter:1": 1834, "route__wirelength__iter:1": 178535, "route__drc_errors__iter:2": 266, "route__wirelength__iter:2": 176886, "route__drc_errors__iter:3": 221, "route__wirelength__iter:3": 176257, "route__drc_errors__iter:4": 7, "route__wirelength__iter:4": 176143, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 176147, "route__drc_errors": 0, "route__wirelength": 176147, "route__vias": 26354, "route__vias__singlecut": 26354, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 1105.07, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.664662, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.664662, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.316844, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.246944, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.316844, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.107594, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.242818, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.242818, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.262997, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.119923, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.262997, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.367572, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.367572, "timing__hold__ws__corner:min_tt_025C_5v00": 0.580072, "timing__setup__ws__corner:min_tt_025C_5v00": 50.948181, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580072, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.655453, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.655453, "timing__hold__ws__corner:min_ss_125C_4v50": 1.307064, "timing__setup__ws__corner:min_ss_125C_4v50": 43.530888, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307064, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.411556, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.238596, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.238596, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.259443, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.223679, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.259443, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.380254, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.380254, "timing__hold__ws__corner:max_tt_025C_5v00": 0.592349, "timing__setup__ws__corner:max_tt_025C_5v00": 50.593235, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.592349, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.67598, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.67598, "timing__hold__ws__corner:max_ss_125C_4v50": 1.328954, "timing__setup__ws__corner:max_ss_125C_4v50": 42.904575, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.328954, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.740562, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.247798, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.247798, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.267387, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.994816, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.267387, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99838, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00020203, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00161986, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164461, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00019994, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164461, "ir__voltage__worst": 5, "ir__drop__avg": 0.000202, "ir__drop__worst": 0.00162, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}