# and_.gate
verilog code for and gate
