/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_rgrb_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/7/11 3:12p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  6 19:01:54 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_memc_rgrb_0.h $
 * 
 * Hydra_Software_Devel/2   12/7/11 3:12p mward
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_RGRB_0_H__
#define BCHP_MEMC_RGRB_0_H__

/***************************************************************************
 *MEMC_RGRB_0 - MEMSYS RGR Bridge Registers 0
 ***************************************************************************/
#define BCHP_MEMC_RGRB_0_REVISION                0x003b4000 /* RGR Bridge Revision */
#define BCHP_MEMC_RGRB_0_CTRL                    0x003b4004 /* RGR Bridge Control Register */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER              0x003b4008 /* RGR Bridge RBUS Timer Register */
#define BCHP_MEMC_RGRB_0_SW_INIT_0               0x003b400c /* RGR Bridge Software Init 0 Register */
#define BCHP_MEMC_RGRB_0_SW_INIT_1               0x003b4010 /* RGR Bridge Software Init 1 Register */

/***************************************************************************
 *REVISION - RGR Bridge Revision
 ***************************************************************************/
/* MEMC_RGRB_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_MEMC_RGRB_0_REVISION_reserved0_MASK                   0xffff0000
#define BCHP_MEMC_RGRB_0_REVISION_reserved0_SHIFT                  16

/* MEMC_RGRB_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_MEMC_RGRB_0_REVISION_MAJOR_MASK                       0x0000ff00
#define BCHP_MEMC_RGRB_0_REVISION_MAJOR_SHIFT                      8
#define BCHP_MEMC_RGRB_0_REVISION_MAJOR_DEFAULT                    0x00000002

/* MEMC_RGRB_0 :: REVISION :: MINOR [07:00] */
#define BCHP_MEMC_RGRB_0_REVISION_MINOR_MASK                       0x000000ff
#define BCHP_MEMC_RGRB_0_REVISION_MINOR_SHIFT                      0
#define BCHP_MEMC_RGRB_0_REVISION_MINOR_DEFAULT                    0x00000000

/***************************************************************************
 *CTRL - RGR Bridge Control Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: CTRL :: reserved0 [31:02] */
#define BCHP_MEMC_RGRB_0_CTRL_reserved0_MASK                       0xfffffffc
#define BCHP_MEMC_RGRB_0_CTRL_reserved0_SHIFT                      2

/* MEMC_RGRB_0 :: CTRL :: rbus_error_intr [01:01] */
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_MASK                 0x00000002
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_SHIFT                1
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_DEFAULT              0x00000000
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_INTR_DISABLE         0
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_INTR_ENABLE          1

/* MEMC_RGRB_0 :: CTRL :: gisb_error_intr [00:00] */
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_MASK                 0x00000001
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_SHIFT                0
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_DEFAULT              0x00000000
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_INTR_DISABLE         0
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_INTR_ENABLE          1

/***************************************************************************
 *RBUS_TIMER - RGR Bridge RBUS Timer Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: RBUS_TIMER :: reserved0 [31:16] */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_reserved0_MASK                 0xffff0000
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_reserved0_SHIFT                16

/* MEMC_RGRB_0 :: RBUS_TIMER :: timer_value [15:00] */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_timer_value_MASK               0x0000ffff
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_timer_value_SHIFT              0
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_timer_value_DEFAULT            0x0000ffff

/***************************************************************************
 *SW_INIT_0 - RGR Bridge Software Init 0 Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: SW_INIT_0 :: reserved0 [31:01] */
#define BCHP_MEMC_RGRB_0_SW_INIT_0_reserved0_MASK                  0xfffffffe
#define BCHP_MEMC_RGRB_0_SW_INIT_0_reserved0_SHIFT                 1

/* MEMC_RGRB_0 :: SW_INIT_0 :: SPARE_SW_INIT_0 [00:00] */
#define BCHP_MEMC_RGRB_0_SW_INIT_0_SPARE_SW_INIT_0_MASK            0x00000001
#define BCHP_MEMC_RGRB_0_SW_INIT_0_SPARE_SW_INIT_0_SHIFT           0
#define BCHP_MEMC_RGRB_0_SW_INIT_0_SPARE_SW_INIT_0_DEFAULT         0x00000000
#define BCHP_MEMC_RGRB_0_SW_INIT_0_SPARE_SW_INIT_0_DEASSERT        0
#define BCHP_MEMC_RGRB_0_SW_INIT_0_SPARE_SW_INIT_0_ASSERT          1

/***************************************************************************
 *SW_INIT_1 - RGR Bridge Software Init 1 Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: SW_INIT_1 :: reserved0 [31:01] */
#define BCHP_MEMC_RGRB_0_SW_INIT_1_reserved0_MASK                  0xfffffffe
#define BCHP_MEMC_RGRB_0_SW_INIT_1_reserved0_SHIFT                 1

/* MEMC_RGRB_0 :: SW_INIT_1 :: SPARE_SW_INIT_1 [00:00] */
#define BCHP_MEMC_RGRB_0_SW_INIT_1_SPARE_SW_INIT_1_MASK            0x00000001
#define BCHP_MEMC_RGRB_0_SW_INIT_1_SPARE_SW_INIT_1_SHIFT           0
#define BCHP_MEMC_RGRB_0_SW_INIT_1_SPARE_SW_INIT_1_DEFAULT         0x00000001
#define BCHP_MEMC_RGRB_0_SW_INIT_1_SPARE_SW_INIT_1_DEASSERT        0
#define BCHP_MEMC_RGRB_0_SW_INIT_1_SPARE_SW_INIT_1_ASSERT          1

#endif /* #ifndef BCHP_MEMC_RGRB_0_H__ */

/* End of File */
