Test vector decomposition-based static compaction algorithms for combinational circuits