
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.112403                       # Number of seconds simulated
sim_ticks                                1112402779000                       # Number of ticks simulated
final_tick                               1112402779000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 650097                       # Simulator instruction rate (inst/s)
host_op_rate                                  1054217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1434607255                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663952                       # Number of bytes of host memory used
host_seconds                                   775.41                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18514560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18537088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17047872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17047872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           289290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        266373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16643756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16664007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15325269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15325269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15325269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16643756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31989276                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245979                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2224805558                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2224805558                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.371599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096867                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301726798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301726798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301726798                       # number of overall hits
system.cpu.dcache.overall_hits::total       301726798                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616048                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       277779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277779                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       893827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         893827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       893827                       # number of overall misses
system.cpu.dcache.overall_misses::total        893827                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 110577041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110577041000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22698491500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22698491500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 133275532500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 133275532500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 133275532500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 133275532500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002954                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 179494.196881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 179494.196881                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81714.209857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81714.209857                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 149106.630813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 149106.630813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 149106.630813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 149106.630813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657552                       # number of writebacks
system.cpu.dcache.writebacks::total            657552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       277779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       277779                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       893827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       893827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       893827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893827                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109960993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109960993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22420712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22420712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132381705500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132381705500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 132381705500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132381705500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002954                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 178494.196881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 178494.196881                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80714.209857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80714.209857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 148106.630813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 148106.630813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 148106.630813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 148106.630813                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682032                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.478558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.478558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65633000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65633000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65633000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65633000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65633000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65633000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 186457.386364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 186457.386364                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 186457.386364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 186457.386364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 186457.386364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 186457.386364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65281000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 185457.386364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 185457.386364                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 185457.386364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 185457.386364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 185457.386364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 185457.386364                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.606644                       # Cycle average of tags in use
system.l2.tags.total_refs                     1576256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.038127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.927872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.923212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.755560                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13128873                       # Number of tag accesses
system.l2.tags.data_accesses                 13128873                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657552                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            211283                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               211283                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3063                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161109                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164172                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164172                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164172                       # number of overall hits
system.l2.overall_hits::total                  164172                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518372                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518724                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518372                       # number of overall misses
system.l2.overall_misses::total                518724                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19753410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19753410500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64751500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107345276000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107345276000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  127098686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127163438000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64751500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 127098686500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127163438000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        211283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           211283                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682896                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682896                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759594                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759594                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 311405.900714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 311405.900714                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183953.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183953.125000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 235955.317086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 235955.317086                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183953.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 245188.178567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 245146.625180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183953.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 245188.178567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 245146.625180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508088                       # number of writebacks
system.l2.writebacks::total                    508088                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518724                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19119080500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19119080500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61231500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 102795886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102795886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121914966500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121976198000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121914966500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121976198000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759594                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 301405.900714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 301405.900714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173953.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173953.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 225955.317086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 225955.317086                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173953.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 235188.178567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 235146.625180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173953.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 235188.178567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 235146.625180                       # average overall mshr miss latency
system.l2.replacements                         516777                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.056698                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034853                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    317707                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.257256                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      556.190558                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.555879                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15589.310261                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.033947                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000400                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.951496                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985843                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2387969                       # Number of tag accesses
system.l3.tags.data_accesses                  2387969                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508088                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508088                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                658                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   658                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         228424                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            228424                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                229082                       # number of demand (read+write) hits
system.l3.demand_hits::total                   229082                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               229082                       # number of overall hits
system.l3.overall_hits::total                  229082                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62775                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62775                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       226515                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          226867                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              289290                       # number of demand (read+write) misses
system.l3.demand_misses::total                 289642                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             289290                       # number of overall misses
system.l3.overall_misses::total                289642                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18410460500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18410460500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57359500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  94022561000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  94079920500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57359500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  112433021500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     112490381000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57359500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 112433021500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    112490381000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508088                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508088                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454939                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518372                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518724                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518372                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518724                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989627                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989627                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.497902                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.498290                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.558074                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.558374                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.558074                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.558374                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293276.949423                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293276.949423                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 162953.125000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 415083.155641                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 414691.958284                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 162953.125000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 388651.600470                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 388377.310611                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 162953.125000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 388651.600470                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 388377.310611                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               266373                       # number of writebacks
system.l3.writebacks::total                    266373                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          278                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           278                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62775                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62775                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       226515                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       226867                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         289290                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            289642                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        289290                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           289642                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17406060500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17406060500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51727500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  90398321000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  90450048500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51727500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 107804381500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 107856109000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51727500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 107804381500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 107856109000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989627                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989627                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.497902                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.498290                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.558074                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.558374                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.558074                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.558374                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277276.949423                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277276.949423                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146953.125000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 399083.155641                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 398691.958284                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146953.125000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 372651.600470                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 372377.310611                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146953.125000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 372651.600470                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 372377.310611                       # average overall mshr miss latency
system.l3.replacements                         301323                       # number of replacements
system.membus.snoop_filter.tot_requests        572968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       283326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             226867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266373                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6606                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62775                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226867                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       852263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       852263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35584960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35584960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35584960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289642                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1638463000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1448213000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1576256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9145                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1432013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         211283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2469686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2470435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85766144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85791552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          818100                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49565504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1712279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1703134     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9145      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1712279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445725000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129457500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1112402779000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       774461                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           43269                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553855                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65715968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          301323                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17047872                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1336454                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.225465                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.417888                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035131     77.45%     77.45% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 301323     22.55%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1336454                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025653500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778086000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
