part=xc7z007sclg225-2

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=100MHz
clock_uncertainty=1ns
tb.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/testbench.cpp
tb.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.hh
syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.cpp
syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/axi4_ip.h
syn.file=C:\Users\renan\Documents\Processadores\HLS\Interface_AXI\axi4_lite.h
syn.file=C:/Users/renan/Documents/Processadores/HLS/Interface_AXI/assert.h
syn.top=nmp_axi4l_ip
csim.code_analyzer=1