set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc rfile:../../../../../sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc id:1 order:EARLY scoped_inst:pcie_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc id:2 order:EARLY scoped_inst:network_path_inst_0/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc id:3 order:EARLY scoped_inst:network_path_inst_1/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc id:4 order:EARLY scoped_inst:network_path_inst_2/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc id:5 order:EARLY scoped_inst:network_path_inst_3/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc id:6 order:EARLY scoped_inst:network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc id:7 order:EARLY scoped_inst:network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc id:8 order:EARLY scoped_inst:network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc id:9 order:EARLY scoped_inst:network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc id:10 order:LATE scoped_inst:network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc id:11 order:LATE scoped_inst:network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc id:12 order:LATE scoped_inst:network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc id:13 order:LATE scoped_inst:network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc id:14 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc id:15 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc id:16 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc id:17 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc id:18 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc id:19 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc id:20 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc rfile:../../../../../sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc id:21 order:LATE scoped_inst:{axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc id:22 order:LATE scoped_inst:network_path_inst_3/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc id:23 order:LATE scoped_inst:network_path_inst_2/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc id:24 order:LATE scoped_inst:network_path_inst_1/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc id:25 order:LATE scoped_inst:network_path_inst_0/xgemac_core_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc id:26 order:LATE scoped_inst:network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc id:27 order:LATE scoped_inst:network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc rfile:../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc id:28 order:LATE scoped_inst:network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y23 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y22 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y21 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y20 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y19 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y18 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y17 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE2_CHANNEL_X1Y16 [get_cells {gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i}]
set_property src_info {type:SCOPED_XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC PCIE3_X0Y1 [get_cells pcie_top_i/pcie_7vx_i/PCIE_3_0_i]
set_property src_info {type:SCOPED_XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X12Y53 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer}]
set_property src_info {type:SCOPED_XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB36_X12Y54 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer}]
set_property src_info {type:SCOPED_XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y90 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y91 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y92 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y93 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y96 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y97 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y98 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y99 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y100 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[4].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y101 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[5].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y102 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo}]
set_property src_info {type:SCOPED_XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC RAMB18_X12Y103 [get_cells {pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo}]
set_property src_info {type:SCOPED_XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:2 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:2 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:2 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:3 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:4 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wr_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/wag_readsync_reg[*]]
set_property src_info {type:SCOPED_XDC file:5 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rd_addrgray_reg[*]] -to [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/rag_writesync_reg[*]]
set_property src_info {type:SCOPED_XDC file:6 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:6 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold 1 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:6 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:6 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:6 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:6 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:6 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:6 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:6 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *ipif_rddata_dclk* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 5.000
set_property src_info {type:SCOPED_XDC file:7 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:7 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold 1 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:7 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:7 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:7 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:7 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:7 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:7 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:7 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *ipif_rddata_dclk* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 5.000
set_property src_info {type:SCOPED_XDC file:8 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:8 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold 1 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:8 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:8 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:8 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:8 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:8 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:8 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:8 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *ipif_rddata_dclk* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 5.000
set_property src_info {type:SCOPED_XDC file:9 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path 2 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:9 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -hold 1 -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter {NAME=~*/Q} -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]]
set_property src_info {type:SCOPED_XDC file:9 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:9 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:9 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:9 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:9 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 6.400
set_property src_info {type:SCOPED_XDC file:9 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -datapath_only 3.100
set_property src_info {type:SCOPED_XDC file:9 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports refclk_p]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_timer_125us_resync/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:9 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports refclk_p]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_resyncs_i/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:9 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *ipif_rddata_dclk* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 5.000
set_property src_info {type:SCOPED_XDC file:9 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports refclk_p]] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100
set_property src_info {type:SCOPED_XDC file:10 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/m_aclk]]]
set_property src_info {type:SCOPED_XDC file:10 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/s_aclk]]]
set_property src_info {type:SCOPED_XDC file:11 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/m_aclk]]]
set_property src_info {type:SCOPED_XDC file:11 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/s_aclk]]]
set_property src_info {type:SCOPED_XDC file:12 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/m_aclk]]]
set_property src_info {type:SCOPED_XDC file:12 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/s_aclk]]]
set_property src_info {type:SCOPED_XDC file:13 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/m_aclk]]]
set_property src_info {type:SCOPED_XDC file:13 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[*].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD [get_clocks -of_objects [get_pins network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/s_aclk]]]
set_property src_info {type:SCOPED_XDC file:14 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:14 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:15 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:15 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:16 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:16 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:17 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:17 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/M00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:18 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:18 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:19 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:19 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:20 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:20 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:21 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]]
set_property src_info {type:SCOPED_XDC file:21 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -from [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/ACLK}]]] {REF_NAME !~ RAMB*}] -to [filter [all_registers -clock [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/S00_AXIS_ACLK}]]] {REF_NAME !~ RAMB*}] -datapath_only [get_property PERIOD [get_clocks -of_objects [get_pins {axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/ACLK}]]]
set_property src_info {type:SCOPED_XDC file:22 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/rx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/tx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:23 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/rx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/tx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:24 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/rx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/tx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:25 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/rx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay 6.4000 -datapath_only -from [get_cells ten_gig_eth_mac_axi_st_ip_core/xgmac_inst/G_MANAGEMENT.managen/G_STATS.stat/tx_data_reclock_reg[*]] -to [get_clocks -of_objects [get_ports s_axi_aclk]]
set_property src_info {type:SCOPED_XDC file:26 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_timer_125us_resync/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:26 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_resyncs_i/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:26 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100
set_property src_info {type:SCOPED_XDC file:27 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_timer_125us_resync/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:27 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_resyncs_i/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:27 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100
set_property src_info {type:SCOPED_XDC file:28 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_timer_125us_resync/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:28 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *clk156_rxusrclk2_resyncs_i/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_property src_info {type:SCOPED_XDC file:28 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/clk156]] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100
