<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>USARTDCB Struct Reference<br>
<small>
[<a class="el" href="group__xg_usart.html">USART Driver Frame</a>]</small>
</h1><!-- doxytag: class="_USARTDCB" -->USART device low level information structure.  
<a href="#_details">More...</a>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#1527332bc6540634eb83146d2c63d5ba">dcb_modeflags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode flags.  <a href="#1527332bc6540634eb83146d2c63d5ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#c32776ce9af471c4a711e1f3be0e2469">dcb_statusflags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status flags.  <a href="#c32776ce9af471c4a711e1f3be0e2469"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#2e25a49f11f372b437b68e11c2f4507a">dcb_rtimeout</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read timeout.  <a href="#2e25a49f11f372b437b68e11c2f4507a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#6c5088f48a407dc3b7d1c76aa02bf041">dcb_wtimeout</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write timeout.  <a href="#6c5088f48a407dc3b7d1c76aa02bf041"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">RINGBUF&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#b5e90ea75ff2f53c539f6a6674055e6a">dcb_tx_rbf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output ring buffer.  <a href="#b5e90ea75ff2f53c539f6a6674055e6a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">RINGBUF&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#b493217abf3443e717c5eff6a6c06fd1">dcb_rx_rbf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input ring buffer.  <a href="#b493217abf3443e717c5eff6a6c06fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#e2a3886fdc096b60308fd8094747a861">dcb_last_eol</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last EOL character.  <a href="#e2a3886fdc096b60308fd8094747a861"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#ff0219e2747a5412a3ee4352b5e5dac8">dcb_init</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Driver control initialization.  <a href="#ff0219e2747a5412a3ee4352b5e5dac8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#1d355403498d8220f8073755bfab086b">dcb_deinit</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Driver control de-initialization.  <a href="#1d355403498d8220f8073755bfab086b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#bab62a11f2976ba987ae58aefb25d9cf">dcb_tx_start</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Driver control write notification.  <a href="#bab62a11f2976ba987ae58aefb25d9cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#35eac75bf1c9171a6fa936fb8183eb00">dcb_rx_start</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Driver control read notification.  <a href="#35eac75bf1c9171a6fa936fb8183eb00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#7d69127391752f0d85ab8b9dcd0f6615">dcb_set_flow_control</a> )(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set handshake mode.  <a href="#7d69127391752f0d85ab8b9dcd0f6615"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#5bc08caac5a50a7095b8cb10adf41e1f">dcb_get_flow_control</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get handshake mode.  <a href="#5bc08caac5a50a7095b8cb10adf41e1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#0edeece57b29f097b11a6582facd0bdd">dcb_set_speed</a> )(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rate)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hardware speed.  <a href="#0edeece57b29f097b11a6582facd0bdd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#e04d22ddee43a32f0b531c96e2faeb54">dcb_get_speed</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get hardware speed.  <a href="#e04d22ddee43a32f0b531c96e2faeb54"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#04545c2d2bdbd6331d830af090db857e">dcb_set_data_bits</a> )(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hardware data bits.  <a href="#04545c2d2bdbd6331d830af090db857e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#7ee3d736767d9c0843b177ad2a6631fb">dcb_get_data_bits</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get hardware data bits.  <a href="#7ee3d736767d9c0843b177ad2a6631fb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#b66bd4b35f5060471b02dfc9ab38440b">dcb_set_parity</a> )(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hardware parity mode.  <a href="#b66bd4b35f5060471b02dfc9ab38440b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#00bf7f50b07f01c9ba020003be3fc65e">dcb_get_parity</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get hardware parity mode.  <a href="#00bf7f50b07f01c9ba020003be3fc65e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#a781cb154b4804afd55c894af4be01c4">dcb_set_stop_bits</a> )(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hardware stop bits.  <a href="#a781cb154b4804afd55c894af4be01c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#fc0d71cb2e812617dddcd1fef380a9d4">dcb_get_stop_bits</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get hardware stop bits.  <a href="#fc0d71cb2e812617dddcd1fef380a9d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#3d1a6c38fab18916b8168903751b0f5c">dcb_set_status</a> )(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hardware status.  <a href="#3d1a6c38fab18916b8168903751b0f5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#9ad29c2e0566d56da03f1542cb59aca7">dcb_get_status</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get hardware status.  <a href="#9ad29c2e0566d56da03f1542cb59aca7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#de9ad8d912caeed245cb64ca0d115c49">dcb_set_clock_mode</a> )(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mode)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set clock mode.  <a href="#de9ad8d912caeed245cb64ca0d115c49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(*&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_s_a_r_t_d_c_b.html#163c53c14a3e280407b708b822a54a53">dcb_get_clock_mode</a> )(void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get clock mode.  <a href="#163c53c14a3e280407b708b822a54a53"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
USART device low level information structure. 
<p>
USART device low level information type. 
<p>Definition at line <a class="el" href="usart_8h-source.html#l00274">274</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="1527332bc6540634eb83146d2c63d5ba"></a><!-- doxytag: member="_USARTDCB::dcb_modeflags" ref="1527332bc6540634eb83146d2c63d5ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> USARTDCB::dcb_modeflags          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode flags. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00278">278</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c32776ce9af471c4a711e1f3be0e2469"></a><!-- doxytag: member="_USARTDCB::dcb_statusflags" ref="c32776ce9af471c4a711e1f3be0e2469" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> USARTDCB::dcb_statusflags          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status flags. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00282">282</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2e25a49f11f372b437b68e11c2f4507a"></a><!-- doxytag: member="_USARTDCB::dcb_rtimeout" ref="2e25a49f11f372b437b68e11c2f4507a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> USARTDCB::dcb_rtimeout          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read timeout. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00286">286</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6c5088f48a407dc3b7d1c76aa02bf041"></a><!-- doxytag: member="_USARTDCB::dcb_wtimeout" ref="6c5088f48a407dc3b7d1c76aa02bf041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> USARTDCB::dcb_wtimeout          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write timeout. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00290">290</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b5e90ea75ff2f53c539f6a6674055e6a"></a><!-- doxytag: member="_USARTDCB::dcb_tx_rbf" ref="b5e90ea75ff2f53c539f6a6674055e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RINGBUF USARTDCB::dcb_tx_rbf          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output ring buffer. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00294">294</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b493217abf3443e717c5eff6a6c06fd1"></a><!-- doxytag: member="_USARTDCB::dcb_rx_rbf" ref="b493217abf3443e717c5eff6a6c06fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RINGBUF USARTDCB::dcb_rx_rbf          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input ring buffer. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00298">298</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e2a3886fdc096b60308fd8094747a861"></a><!-- doxytag: member="_USARTDCB::dcb_last_eol" ref="e2a3886fdc096b60308fd8094747a861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> USARTDCB::dcb_last_eol          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Last EOL character. 
<p>

<p>Definition at line <a class="el" href="usart_8h-source.html#l00302">302</a> of file <a class="el" href="usart_8h-source.html">usart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ff0219e2747a5412a3ee4352b5e5dac8"></a><!-- doxytag: member="_USARTDCB::dcb_init" ref="ff0219e2747a5412a3ee4352b5e5dac8" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USARTDCB::dcb_init          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Driver control initialization. 
<p>

</div>
</div><p>
<a class="anchor" name="1d355403498d8220f8073755bfab086b"></a><!-- doxytag: member="_USARTDCB::dcb_deinit" ref="1d355403498d8220f8073755bfab086b" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_deinit)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Driver control de-initialization. 
<p>

</div>
</div><p>
<a class="anchor" name="bab62a11f2976ba987ae58aefb25d9cf"></a><!-- doxytag: member="_USARTDCB::dcb_tx_start" ref="bab62a11f2976ba987ae58aefb25d9cf" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void(* USARTDCB::dcb_tx_start)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Driver control write notification. 
<p>

</div>
</div><p>
<a class="anchor" name="35eac75bf1c9171a6fa936fb8183eb00"></a><!-- doxytag: member="_USARTDCB::dcb_rx_start" ref="35eac75bf1c9171a6fa936fb8183eb00" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void(* USARTDCB::dcb_rx_start)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Driver control read notification. 
<p>

</div>
</div><p>
<a class="anchor" name="7d69127391752f0d85ab8b9dcd0f6615"></a><!-- doxytag: member="_USARTDCB::dcb_set_flow_control" ref="7d69127391752f0d85ab8b9dcd0f6615" args=")(uint32_t flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_flow_control)(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set handshake mode. 
<p>

</div>
</div><p>
<a class="anchor" name="5bc08caac5a50a7095b8cb10adf41e1f"></a><!-- doxytag: member="_USARTDCB::dcb_get_flow_control" ref="5bc08caac5a50a7095b8cb10adf41e1f" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(* USARTDCB::dcb_get_flow_control)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get handshake mode. 
<p>

</div>
</div><p>
<a class="anchor" name="0edeece57b29f097b11a6582facd0bdd"></a><!-- doxytag: member="_USARTDCB::dcb_set_speed" ref="0edeece57b29f097b11a6582facd0bdd" args=")(uint32_t rate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_speed)(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rate)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set hardware speed. 
<p>

</div>
</div><p>
<a class="anchor" name="e04d22ddee43a32f0b531c96e2faeb54"></a><!-- doxytag: member="_USARTDCB::dcb_get_speed" ref="e04d22ddee43a32f0b531c96e2faeb54" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(* USARTDCB::dcb_get_speed)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get hardware speed. 
<p>

</div>
</div><p>
<a class="anchor" name="04545c2d2bdbd6331d830af090db857e"></a><!-- doxytag: member="_USARTDCB::dcb_set_data_bits" ref="04545c2d2bdbd6331d830af090db857e" args=")(uint8_t bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_data_bits)(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set hardware data bits. 
<p>

</div>
</div><p>
<a class="anchor" name="7ee3d736767d9c0843b177ad2a6631fb"></a><!-- doxytag: member="_USARTDCB::dcb_get_data_bits" ref="7ee3d736767d9c0843b177ad2a6631fb" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(* USARTDCB::dcb_get_data_bits)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get hardware data bits. 
<p>

</div>
</div><p>
<a class="anchor" name="b66bd4b35f5060471b02dfc9ab38440b"></a><!-- doxytag: member="_USARTDCB::dcb_set_parity" ref="b66bd4b35f5060471b02dfc9ab38440b" args=")(uint8_t bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_parity)(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set hardware parity mode. 
<p>

</div>
</div><p>
<a class="anchor" name="00bf7f50b07f01c9ba020003be3fc65e"></a><!-- doxytag: member="_USARTDCB::dcb_get_parity" ref="00bf7f50b07f01c9ba020003be3fc65e" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(* USARTDCB::dcb_get_parity)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get hardware parity mode. 
<p>

</div>
</div><p>
<a class="anchor" name="a781cb154b4804afd55c894af4be01c4"></a><!-- doxytag: member="_USARTDCB::dcb_set_stop_bits" ref="a781cb154b4804afd55c894af4be01c4" args=")(uint8_t bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_stop_bits)(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bits)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set hardware stop bits. 
<p>

</div>
</div><p>
<a class="anchor" name="fc0d71cb2e812617dddcd1fef380a9d4"></a><!-- doxytag: member="_USARTDCB::dcb_get_stop_bits" ref="fc0d71cb2e812617dddcd1fef380a9d4" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(* USARTDCB::dcb_get_stop_bits)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get hardware stop bits. 
<p>

</div>
</div><p>
<a class="anchor" name="3d1a6c38fab18916b8168903751b0f5c"></a><!-- doxytag: member="_USARTDCB::dcb_set_status" ref="3d1a6c38fab18916b8168903751b0f5c" args=")(uint32_t flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_status)(<a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> flags)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set hardware status. 
<p>

</div>
</div><p>
<a class="anchor" name="9ad29c2e0566d56da03f1542cb59aca7"></a><!-- doxytag: member="_USARTDCB::dcb_get_status" ref="9ad29c2e0566d56da03f1542cb59aca7" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a>(* USARTDCB::dcb_get_status)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get hardware status. 
<p>

</div>
</div><p>
<a class="anchor" name="de9ad8d912caeed245cb64ca0d115c49"></a><!-- doxytag: member="_USARTDCB::dcb_set_clock_mode" ref="de9ad8d912caeed245cb64ca0d115c49" args=")(uint8_t mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int(* USARTDCB::dcb_set_clock_mode)(<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mode)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set clock mode. 
<p>

</div>
</div><p>
<a class="anchor" name="163c53c14a3e280407b708b822a54a53"></a><!-- doxytag: member="_USARTDCB::dcb_get_clock_mode" ref="163c53c14a3e280407b708b822a54a53" args=")(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>(* USARTDCB::dcb_get_clock_mode)(void)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get clock mode. 
<p>

</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>include/dev/<a class="el" href="usart_8h-source.html">usart.h</a></ul>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
