("tb-array_ff-11x12:/\ttb-array_ff-11x12 BER_simu schematic" (("open" (nil hierarchy "/{BER_simu tb-array_ff-11x12 schematic }:a"))) (((-2.4 -1.8625) (4.4375 1.56875)) "a" "Schematics" 4))("array_ff-11x12:/\tarray_ff-11x12 BER_simu schematic" (("open" (nil hierarchy "/{BER_simu array_ff-11x12 schematic }:a"))) (((-74.8625 -22.93125) (-23.6375 2.75625)) "a" "Schematics" 2))("tb_v_inv:/\ttb_v_inv verilog_test config" (("cfgopen" (nil hierarchy "/{verilog_test tb_v_inv config}:a"))) nil)("tb_v_inv:/\ttb_v_inv verilog_test schematic" (("open" (nil hierarchy "/{verilog_test tb_v_inv schematic }:a"))) (((1.325 -2.73125) (5.175 0.26875)) "a" "Schematics" 6))("v_inv:/\tv_inv verilog_test functional" (("open" (nil hierarchy "/{verilog_test v_inv functional }:a"))) nil)