0.6
2018.3
Dec  7 2018
00:33:28
E:/PPS_Syn/PPS_Syn_Uart/PPS_Syn_Uart.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/PPS_Syn/PPS_Syn_Uart/PPS_Syn_Uart.srcs/sim_1/new/PPS_sim.v,1675848371,verilog,,,,PPS_sim,,,,,,,,
E:/PPS_Syn/PPS_Syn_Uart/PPS_Syn_Uart.srcs/sources_1/new/PPS_Delay.v,1675848049,verilog,,E:/PPS_Syn/PPS_Syn_Uart/PPS_Syn_Uart.srcs/sim_1/new/PPS_sim.v,,PPS_Delay,,,,,,,,
