----------------
; Command Info ;
----------------
Report Timing: Found 2 setup paths (2 violated).  Worst case slack is -3.835 

Tcl Command:
    report_timing -setup -show_routing -file test_2_overlap -panel_name {Setup: pll_4|altpll_component|auto_generated|pll1|clk[0]} -from_clock [get_clocks { pll_4|altpll_component|auto_generated|pll1|clk[0] }] -to_clock [get_clocks { pll_4|altpll_component|auto_generated|pll1|clk[0] }] -npaths 2 -detail path_only

Options:
    -from_clock [get_clocks { pll_4|altpll_component|auto_generated|pll1|clk[0] }] 
    -to_clock [get_clocks { pll_4|altpll_component|auto_generated|pll1|clk[0] }] 
    -setup 
    -npaths 2 
    -show_routing 
    -detail path_only 
    -panel_name {Setup: pll_4|altpll_component|auto_generated|pll1|clk[0]} 
    -file {test_2_overlap} 

Delay Model:
    Slow 1200mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.835 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58] ; pll_4|altpll_component|auto_generated|pll1|clk[0] ; pll_4|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.129     ; 8.704      ;
; -3.829 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58] ; pll_4|altpll_component|auto_generated|pll1|clk[0] ; pll_4|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.129     ; 8.698      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is -3.835 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ;
; To Node            ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]                                   ;
; Launch Clock       ; pll_4|altpll_component|auto_generated|pll1|clk[0]                                                                                                                    ;
; Latch Clock        ; pll_4|altpll_component|auto_generated|pll1|clk[0]                                                                                                                    ;
; Data Arrival Time  ; 9.032                                                                                                                                                                ;
; Data Required Time ; 5.197                                                                                                                                                                ;
; Slack              ; -3.835 (VIOLATED)                                                                                                                                                    ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship        ; 5.000  ;       ;             ;            ;        ;        ;
; Clock Skew                ; -0.129 ;       ;             ;            ;        ;        ;
; Data Delay                ; 8.704  ;       ;             ;            ;        ;        ;
; Number of Logic Levels    ;        ; 43    ;             ;            ;        ;        ;
; Physical Delays           ;        ;       ;             ;            ;        ;        ;
;  Arrival Path             ;        ;       ;             ;            ;        ;        ;
;   Clock                   ;        ;       ;             ;            ;        ;        ;
;    Clock Network (Lumped) ;        ; 1     ; 0.328       ; 100        ; 0.328  ; 0.328  ;
;   Data                    ;        ;       ;             ;            ;        ;        ;
;    IC                     ;        ; 44    ; 0.001       ; 0          ; 0.000  ; 0.001  ;
;    Cell                   ;        ; 45    ; 4.571       ; 53         ; 0.000  ; 0.536  ;
;    uTco                   ;        ; 1     ; 0.232       ; 3          ; 0.232  ; 0.232  ;
;    Routing Element        ;        ; 55    ; 3.900       ; 45         ; 0.000  ; 0.474  ;
;  Required Path            ;        ;       ;             ;            ;        ;        ;
;   Clock                   ;        ;       ;             ;            ;        ;        ;
;    Clock Network (Lumped) ;        ; 1     ; -0.182      ;            ; -0.182 ; -0.182 ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                         ; Element                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                  ; launch edge time                                                                                                                                                     ;
; 0.328   ; 0.328   ;    ;      ;        ;                                  ; clock path                                                                                                                                                           ;
;   0.328 ;   0.328 ; R  ;      ;        ;                                  ; clock network delay                                                                                                                                                  ;
; 9.032   ; 8.704   ;    ;      ;        ;                                  ; data path                                                                                                                                                            ;
;   0.560 ;   0.232 ;    ; uTco ; 1      ; FF_X60_Y45_N1                    ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ;
;   0.560 ;   0.000 ; FF ; CELL ; 292    ; FF_X60_Y45_N1                    ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_10_im3_component|auto_generated|dffe275|q                                                        ;
;   0.676 ;   0.116 ;    ; RE   ; 2      ; FF_X60_Y45_N1                    ; CUDA_FF                                                                                                                                                              ;
;   0.777 ;   0.101 ;    ; RE   ; 3      ; LE_BUFFER_X60_Y45_N0_I0          ; LE_BUFFER                                                                                                                                                            ;
;   1.020 ;   0.243 ;    ; RE   ; 1      ; R4_X61_Y45_N0_I2                 ; H_SEG4                                                                                                                                                               ;
;   1.464 ;   0.444 ;    ; RE   ; 9      ; R24_X40_Y45_N0_I0                ; H_SEG24                                                                                                                                                              ;
;   1.933 ;   0.469 ;    ; RE   ; 5      ; C16_X48_Y46_N0_I0                ; V_SEG16                                                                                                                                                              ;
;   2.400 ;   0.467 ;    ; RE   ; 3      ; R24_X25_Y59_N0_I0                ; H_SEG24                                                                                                                                                              ;
;   2.844 ;   0.444 ;    ; RE   ; 3      ; R24_X1_Y59_N0_I0                 ; H_SEG24                                                                                                                                                              ;
;   3.183 ;   0.339 ;    ; RE   ; 2      ; C4_X5_Y55_N0_I15                 ; V_SEG4                                                                                                                                                               ;
;   3.657 ;   0.474 ;    ; RE   ; 2      ; LOCAL_INTERCONNECT_X5_Y58_N0_I11 ; LAB_LINE                                                                                                                                                             ;
;   3.657 ;   0.000 ; FF ; IC   ; 1      ; LCCOMB_X5_Y58_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~1|datab                                                     ;
;   4.010 ;   0.353 ; FF ; CELL ; 1      ; LCCOMB_X5_Y58_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~1|cout                                                      ;
;   4.010 ;   0.000 ;    ; RE   ; 1      ; LCCOMB_X5_Y58_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.010 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~2|cin                                                       ;
;   4.076 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~2|cout                                                      ;
;   4.076 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.076 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~4|cin                                                       ;
;   4.142 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~4|cout                                                      ;
;   4.142 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.142 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~6|cin                                                       ;
;   4.208 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~6|cout                                                      ;
;   4.208 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.208 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~8|cin                                                       ;
;   4.274 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~8|cout                                                      ;
;   4.274 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.274 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~10|cin                                                      ;
;   4.340 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~10|cout                                                     ;
;   4.340 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.340 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~12|cin                                                      ;
;   4.406 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~12|cout                                                     ;
;   4.406 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.406 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~14|cin                                                      ;
;   4.472 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~14|cout                                                     ;
;   4.472 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.472 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~16|cin                                                      ;
;   4.984 ;   0.512 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~16|combout                                                  ;
;   5.000 ;   0.016 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   5.075 ;   0.075 ;    ; RE   ; 1      ; LE_BUFFER_X5_Y58_N0_I23          ; LE_BUFFER                                                                                                                                                            ;
;   5.326 ;   0.251 ;    ; RE   ; 1      ; C4_X5_Y59_N0_I8                  ; V_SEG4                                                                                                                                                               ;
;   5.787 ;   0.461 ;    ; RE   ; 1      ; LOCAL_INTERCONNECT_X5_Y61_N0_I11 ; LAB_LINE                                                                                                                                                             ;
;   5.788 ;   0.001 ; FF ; IC   ; 2      ; LCCOMB_X5_Y61_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[25]~58|datab                                                                 ;
;   6.297 ;   0.509 ; FR ; CELL ; 1      ; LCCOMB_X5_Y61_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[25]~58|cout                                                                  ;
;   6.297 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.297 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y61_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[26]~60|cin                                                                   ;
;   6.363 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y61_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[26]~60|cout                                                                  ;
;   6.363 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.363 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y61_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[27]~62|cin                                                                   ;
;   6.429 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y61_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[27]~62|cout                                                                  ;
;   6.429 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N26                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.429 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y61_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[28]~64|cin                                                                   ;
;   6.495 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y61_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[28]~64|cout                                                                  ;
;   6.495 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N28                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.495 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y61_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[29]~66|cin                                                                   ;
;   6.561 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y61_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[29]~66|cout                                                                  ;
;   6.561 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N30                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.561 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[30]~68|cin                                                                   ;
;   6.627 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[30]~68|cout                                                                  ;
;   6.627 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N0                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.627 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[31]~70|cin                                                                   ;
;   6.693 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[31]~70|cout                                                                  ;
;   6.693 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N2                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.693 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[32]~72|cin                                                                   ;
;   6.759 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[32]~72|cout                                                                  ;
;   6.759 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N4                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.759 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[33]~74|cin                                                                   ;
;   6.825 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[33]~74|cout                                                                  ;
;   6.825 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.825 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[34]~76|cin                                                                   ;
;   6.891 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[34]~76|cout                                                                  ;
;   6.891 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.891 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[35]~78|cin                                                                   ;
;   6.957 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[35]~78|cout                                                                  ;
;   6.957 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.957 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[36]~80|cin                                                                   ;
;   7.023 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[36]~80|cout                                                                  ;
;   7.023 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.023 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[37]~82|cin                                                                   ;
;   7.089 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[37]~82|cout                                                                  ;
;   7.089 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.089 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[38]~84|cin                                                                   ;
;   7.155 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[38]~84|cout                                                                  ;
;   7.155 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.155 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[39]~86|cin                                                                   ;
;   7.221 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[39]~86|cout                                                                  ;
;   7.221 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.221 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[40]~88|cin                                                                   ;
;   7.287 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[40]~88|cout                                                                  ;
;   7.287 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.287 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[41]~90|cin                                                                   ;
;   7.353 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[41]~90|cout                                                                  ;
;   7.353 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.353 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[42]~92|cin                                                                   ;
;   7.419 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[42]~92|cout                                                                  ;
;   7.419 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.419 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[43]~94|cin                                                                   ;
;   7.485 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[43]~94|cout                                                                  ;
;   7.485 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N26                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.485 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[44]~96|cin                                                                   ;
;   7.551 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[44]~96|cout                                                                  ;
;   7.551 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N28                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.551 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[45]~98|cin                                                                   ;
;   7.617 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[45]~98|cout                                                                  ;
;   7.617 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N30                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.617 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[46]~100|cin                                                                  ;
;   7.683 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[46]~100|cout                                                                 ;
;   7.683 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N0                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.683 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[47]~102|cin                                                                  ;
;   7.749 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[47]~102|cout                                                                 ;
;   7.749 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N2                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.749 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[48]~104|cin                                                                  ;
;   7.815 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[48]~104|cout                                                                 ;
;   7.815 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N4                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.815 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[49]~106|cin                                                                  ;
;   7.881 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[49]~106|cout                                                                 ;
;   7.881 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.881 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[50]~108|cin                                                                  ;
;   7.947 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[50]~108|cout                                                                 ;
;   7.947 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.947 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[51]~110|cin                                                                  ;
;   8.013 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[51]~110|cout                                                                 ;
;   8.013 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.013 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[52]~112|cin                                                                  ;
;   8.079 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[52]~112|cout                                                                 ;
;   8.079 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.079 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[53]~114|cin                                                                  ;
;   8.145 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[53]~114|cout                                                                 ;
;   8.145 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.145 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[54]~116|cin                                                                  ;
;   8.211 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[54]~116|cout                                                                 ;
;   8.211 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.211 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[55]~118|cin                                                                  ;
;   8.277 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[55]~118|cout                                                                 ;
;   8.277 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.277 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[56]~120|cin                                                                  ;
;   8.343 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[56]~120|cout                                                                 ;
;   8.343 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.343 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[57]~122|cin                                                                  ;
;   8.409 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[57]~122|cout                                                                 ;
;   8.409 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.409 ;   0.000 ; RR ; IC   ; 1      ; LCCOMB_X5_Y59_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]~124|cin                                                                  ;
;   8.945 ;   0.536 ; RR ; CELL ; 1      ; LCCOMB_X5_Y59_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]~124|combout                                                              ;
;   8.945 ;   0.000 ;    ; RE   ; 1      ; LCCOMB_X5_Y59_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.945 ;   0.000 ; RR ; IC   ; 1      ; FF_X5_Y59_N25                    ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]|d                                                                        ;
;   9.032 ;   0.087 ; RR ; CELL ; 1      ; FF_X5_Y59_N25                    ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]                                   ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000    ;    ;      ;        ;               ; latch edge time                                                                                                                    ;
; 5.199   ; 0.199    ;    ;      ;        ;               ; clock path                                                                                                                         ;
;   4.818 ;   -0.182 ; R  ;      ;        ;               ; clock network delay                                                                                                                ;
;   5.199 ;   0.381  ;    ;      ;        ;               ; clock pessimism removed                                                                                                            ;
; 5.179   ; -0.020   ;    ;      ;        ;               ; clock uncertainty                                                                                                                  ;
; 5.197   ; 0.018    ;    ; uTsu ; 1      ; FF_X5_Y59_N25 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58] ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is -3.829 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ;
; To Node            ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]                                   ;
; Launch Clock       ; pll_4|altpll_component|auto_generated|pll1|clk[0]                                                                                                                    ;
; Latch Clock        ; pll_4|altpll_component|auto_generated|pll1|clk[0]                                                                                                                    ;
; Data Arrival Time  ; 9.026                                                                                                                                                                ;
; Data Required Time ; 5.197                                                                                                                                                                ;
; Slack              ; -3.829 (VIOLATED)                                                                                                                                                    ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Statistics                                                                              ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship        ; 5.000  ;       ;             ;            ;        ;        ;
; Clock Skew                ; -0.129 ;       ;             ;            ;        ;        ;
; Data Delay                ; 8.698  ;       ;             ;            ;        ;        ;
; Number of Logic Levels    ;        ; 43    ;             ;            ;        ;        ;
; Physical Delays           ;        ;       ;             ;            ;        ;        ;
;  Arrival Path             ;        ;       ;             ;            ;        ;        ;
;   Clock                   ;        ;       ;             ;            ;        ;        ;
;    Clock Network (Lumped) ;        ; 1     ; 0.328       ; 100        ; 0.328  ; 0.328  ;
;   Data                    ;        ;       ;             ;            ;        ;        ;
;    IC                     ;        ; 44    ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                   ;        ; 45    ; 4.560       ; 52         ; 0.000  ; 0.536  ;
;    uTco                   ;        ; 1     ; 0.232       ; 3          ; 0.232  ; 0.232  ;
;    Routing Element        ;        ; 55    ; 3.906       ; 45         ; 0.000  ; 0.474  ;
;  Required Path            ;        ;       ;             ;            ;        ;        ;
;   Clock                   ;        ;       ;             ;            ;        ;        ;
;    Clock Network (Lumped) ;        ; 1     ; -0.182      ;            ; -0.182 ; -0.182 ;
+---------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                         ; Element                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                  ; launch edge time                                                                                                                                                     ;
; 0.328   ; 0.328   ;    ;      ;        ;                                  ; clock path                                                                                                                                                           ;
;   0.328 ;   0.328 ; R  ;      ;        ;                                  ; clock network delay                                                                                                                                                  ;
; 9.026   ; 8.698   ;    ;      ;        ;                                  ; data path                                                                                                                                                            ;
;   0.560 ;   0.232 ;    ; uTco ; 1      ; FF_X60_Y45_N1                    ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_im3_component|mult_jau:auto_generated|dffe275 ;
;   0.560 ;   0.000 ; FF ; CELL ; 292    ; FF_X60_Y45_N1                    ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_10_im3_component|auto_generated|dffe275|q                                                        ;
;   0.676 ;   0.116 ;    ; RE   ; 2      ; FF_X60_Y45_N1                    ; CUDA_FF                                                                                                                                                              ;
;   0.777 ;   0.101 ;    ; RE   ; 3      ; LE_BUFFER_X60_Y45_N0_I0          ; LE_BUFFER                                                                                                                                                            ;
;   1.020 ;   0.243 ;    ; RE   ; 1      ; R4_X61_Y45_N0_I2                 ; H_SEG4                                                                                                                                                               ;
;   1.464 ;   0.444 ;    ; RE   ; 9      ; R24_X40_Y45_N0_I0                ; H_SEG24                                                                                                                                                              ;
;   1.933 ;   0.469 ;    ; RE   ; 5      ; C16_X48_Y46_N0_I0                ; V_SEG16                                                                                                                                                              ;
;   2.400 ;   0.467 ;    ; RE   ; 3      ; R24_X25_Y59_N0_I0                ; H_SEG24                                                                                                                                                              ;
;   2.844 ;   0.444 ;    ; RE   ; 3      ; R24_X1_Y59_N0_I0                 ; H_SEG24                                                                                                                                                              ;
;   3.183 ;   0.339 ;    ; RE   ; 2      ; C4_X5_Y55_N0_I15                 ; V_SEG4                                                                                                                                                               ;
;   3.657 ;   0.474 ;    ; RE   ; 2      ; LOCAL_INTERCONNECT_X5_Y58_N0_I11 ; LAB_LINE                                                                                                                                                             ;
;   3.657 ;   0.000 ; FF ; IC   ; 1      ; LCCOMB_X5_Y58_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~1|datab                                                     ;
;   4.010 ;   0.353 ; FF ; CELL ; 1      ; LCCOMB_X5_Y58_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~1|cout                                                      ;
;   4.010 ;   0.000 ;    ; RE   ; 1      ; LCCOMB_X5_Y58_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.010 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~2|cin                                                       ;
;   4.076 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~2|cout                                                      ;
;   4.076 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.076 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~4|cin                                                       ;
;   4.142 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~4|cout                                                      ;
;   4.142 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.142 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~6|cin                                                       ;
;   4.208 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~6|cout                                                      ;
;   4.208 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.208 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~8|cin                                                       ;
;   4.274 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~8|cout                                                      ;
;   4.274 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.274 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~10|cin                                                      ;
;   4.340 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~10|cout                                                     ;
;   4.340 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.340 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~12|cin                                                      ;
;   4.406 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~12|cout                                                     ;
;   4.406 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.406 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~14|cin                                                      ;
;   4.472 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~14|cout                                                     ;
;   4.472 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.472 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~16|cin                                                      ;
;   4.538 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~16|cout                                                     ;
;   4.538 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.538 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~18|cin                                                      ;
;   4.604 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~18|cout                                                     ;
;   4.604 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.604 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~20|cin                                                      ;
;   4.670 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~20|cout                                                     ;
;   4.670 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N26                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.670 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y58_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~22|cin                                                      ;
;   4.736 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y58_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~22|cout                                                     ;
;   4.736 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N28                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   4.736 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y58_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~24|cin                                                      ;
;   5.248 ;   0.512 ; RF ; CELL ; 1      ; LCCOMB_X5_Y58_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_im6_component|auto_generated|op_1~24|combout                                                  ;
;   5.264 ;   0.016 ;    ; RE   ; 2      ; LCCOMB_X5_Y58_N30                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   5.334 ;   0.070 ;    ; RE   ; 1      ; LE_BUFFER_X5_Y58_N0_I31          ; LE_BUFFER                                                                                                                                                            ;
;   5.586 ;   0.252 ;    ; RE   ; 1      ; C4_X5_Y59_N0_I11                 ; V_SEG4                                                                                                                                                               ;
;   6.057 ;   0.471 ;    ; RE   ; 1      ; LOCAL_INTERCONNECT_X5_Y61_N0_I14 ; LAB_LINE                                                                                                                                                             ;
;   6.057 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y61_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[29]~66|dataa                                                                 ;
;   6.555 ;   0.498 ; FR ; CELL ; 1      ; LCCOMB_X5_Y61_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[29]~66|cout                                                                  ;
;   6.555 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y61_N30                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.555 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[30]~68|cin                                                                   ;
;   6.621 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[30]~68|cout                                                                  ;
;   6.621 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N0                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.621 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[31]~70|cin                                                                   ;
;   6.687 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[31]~70|cout                                                                  ;
;   6.687 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N2                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.687 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[32]~72|cin                                                                   ;
;   6.753 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[32]~72|cout                                                                  ;
;   6.753 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N4                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.753 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[33]~74|cin                                                                   ;
;   6.819 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[33]~74|cout                                                                  ;
;   6.819 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.819 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[34]~76|cin                                                                   ;
;   6.885 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[34]~76|cout                                                                  ;
;   6.885 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.885 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[35]~78|cin                                                                   ;
;   6.951 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[35]~78|cout                                                                  ;
;   6.951 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   6.951 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[36]~80|cin                                                                   ;
;   7.017 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[36]~80|cout                                                                  ;
;   7.017 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.017 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[37]~82|cin                                                                   ;
;   7.083 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[37]~82|cout                                                                  ;
;   7.083 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.083 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[38]~84|cin                                                                   ;
;   7.149 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[38]~84|cout                                                                  ;
;   7.149 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.149 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[39]~86|cin                                                                   ;
;   7.215 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[39]~86|cout                                                                  ;
;   7.215 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.215 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[40]~88|cin                                                                   ;
;   7.281 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[40]~88|cout                                                                  ;
;   7.281 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.281 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[41]~90|cin                                                                   ;
;   7.347 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[41]~90|cout                                                                  ;
;   7.347 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.347 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[42]~92|cin                                                                   ;
;   7.413 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[42]~92|cout                                                                  ;
;   7.413 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.413 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[43]~94|cin                                                                   ;
;   7.479 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N26                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[43]~94|cout                                                                  ;
;   7.479 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N26                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.479 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y60_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[44]~96|cin                                                                   ;
;   7.545 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y60_N28                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[44]~96|cout                                                                  ;
;   7.545 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N28                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.545 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y60_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[45]~98|cin                                                                   ;
;   7.611 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y60_N30                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[45]~98|cout                                                                  ;
;   7.611 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y60_N30                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.611 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[46]~100|cin                                                                  ;
;   7.677 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N0                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[46]~100|cout                                                                 ;
;   7.677 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N0                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.677 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[47]~102|cin                                                                  ;
;   7.743 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N2                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[47]~102|cout                                                                 ;
;   7.743 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N2                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.743 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[48]~104|cin                                                                  ;
;   7.809 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N4                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[48]~104|cout                                                                 ;
;   7.809 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N4                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.809 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[49]~106|cin                                                                  ;
;   7.875 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N6                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[49]~106|cout                                                                 ;
;   7.875 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N6                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.875 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[50]~108|cin                                                                  ;
;   7.941 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N8                 ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[50]~108|cout                                                                 ;
;   7.941 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N8                 ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   7.941 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[51]~110|cin                                                                  ;
;   8.007 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N10                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[51]~110|cout                                                                 ;
;   8.007 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N10                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.007 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[52]~112|cin                                                                  ;
;   8.073 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N12                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[52]~112|cout                                                                 ;
;   8.073 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N12                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.073 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[53]~114|cin                                                                  ;
;   8.139 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N14                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[53]~114|cout                                                                 ;
;   8.139 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N14                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.139 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[54]~116|cin                                                                  ;
;   8.205 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N16                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[54]~116|cout                                                                 ;
;   8.205 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N16                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.205 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[55]~118|cin                                                                  ;
;   8.271 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N18                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[55]~118|cout                                                                 ;
;   8.271 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N18                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.271 ;   0.000 ; RR ; IC   ; 2      ; LCCOMB_X5_Y59_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[56]~120|cin                                                                  ;
;   8.337 ;   0.066 ; RF ; CELL ; 1      ; LCCOMB_X5_Y59_N20                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[56]~120|cout                                                                 ;
;   8.337 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N20                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.337 ;   0.000 ; FF ; IC   ; 2      ; LCCOMB_X5_Y59_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[57]~122|cin                                                                  ;
;   8.403 ;   0.066 ; FR ; CELL ; 1      ; LCCOMB_X5_Y59_N22                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[57]~122|cout                                                                 ;
;   8.403 ;   0.000 ;    ; RE   ; 2      ; LCCOMB_X5_Y59_N22                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.403 ;   0.000 ; RR ; IC   ; 1      ; LCCOMB_X5_Y59_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]~124|cin                                                                  ;
;   8.939 ;   0.536 ; RR ; CELL ; 1      ; LCCOMB_X5_Y59_N24                ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]~124|combout                                                              ;
;   8.939 ;   0.000 ;    ; RE   ; 1      ; LCCOMB_X5_Y59_N24                ; CUDA_LCELL_COMB                                                                                                                                                      ;
;   8.939 ;   0.000 ; RR ; IC   ; 1      ; FF_X5_Y59_N25                    ; fir_inst|fir_inst|FIR_0002_ast_inst|hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]|d                                                                        ;
;   9.026 ;   0.087 ; RR ; CELL ; 1      ; FF_X5_Y59_N25                    ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58]                                   ;
+---------+---------+----+------+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location      ; Element                                                                                                                            ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000    ;    ;      ;        ;               ; latch edge time                                                                                                                    ;
; 5.199   ; 0.199    ;    ;      ;        ;               ; clock path                                                                                                                         ;
;   4.818 ;   -0.182 ; R  ;      ;        ;               ; clock network delay                                                                                                                ;
;   5.199 ;   0.381  ;    ;      ;        ;               ; clock pessimism removed                                                                                                            ;
; 5.179   ; -0.020   ;    ;      ;        ;               ; clock uncertainty                                                                                                                  ;
; 5.197   ; 0.018    ;    ; uTsu ; 1      ; FF_X5_Y59_N25 ; FIR:fir_inst|FIR_0002:fir_inst|FIR_0002_ast:FIR_0002_ast_inst|FIR_0002_rtl:hpfircore|u1_m0_wo0_mtree_mult1_24_result_add_1_0_o[58] ;
+---------+----------+----+------+--------+---------------+------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


