-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_insert_point_Pipeline_VITIS_LOOP_267_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln248 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce0 : OUT STD_LOGIC;
    regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce1 : OUT STD_LOGIC;
    regions_min_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce0 : OUT STD_LOGIC;
    regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce1 : OUT STD_LOGIC;
    regions_min_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce0 : OUT STD_LOGIC;
    regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce1 : OUT STD_LOGIC;
    regions_max_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce0 : OUT STD_LOGIC;
    regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce1 : OUT STD_LOGIC;
    regions_max_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce0 : OUT STD_LOGIC;
    regions_center_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce1 : OUT STD_LOGIC;
    regions_center_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce0 : OUT STD_LOGIC;
    regions_center_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce1 : OUT STD_LOGIC;
    regions_center_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    merge_2_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_2_out_ap_vld : OUT STD_LOGIC;
    merge_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_1_out_ap_vld : OUT STD_LOGIC;
    grp_fu_1711_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1711_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1711_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1711_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1711_p_ce : OUT STD_LOGIC;
    grp_fu_1715_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1715_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1715_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1715_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1715_p_ce : OUT STD_LOGIC;
    grp_fu_1719_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1719_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1719_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1719_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1719_p_ce : OUT STD_LOGIC;
    grp_fu_1723_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1723_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1723_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1723_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1723_p_ce : OUT STD_LOGIC;
    grp_fu_1727_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1727_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1727_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1727_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1727_p_ce : OUT STD_LOGIC;
    grp_fu_1731_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1731_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1731_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1731_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1731_p_ce : OUT STD_LOGIC;
    grp_fu_1735_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1735_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1735_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1735_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1735_p_ce : OUT STD_LOGIC;
    grp_fu_1739_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1739_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1739_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1739_p_ce : OUT STD_LOGIC;
    grp_fu_1743_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1743_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1743_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1743_p_ce : OUT STD_LOGIC );
end;


architecture behav of run_insert_point_Pipeline_VITIS_LOOP_267_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln1073_reg_3224 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal grp_fu_1017_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1073 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_1026_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1079 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1091 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1054_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1063_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1108 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1131 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1137 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1148 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1154 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1165 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_1183 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1193 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1199 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1209 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_3224_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1222 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1228 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1246 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1261 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1267 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_13_reg_3895 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1285 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_3224_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_987_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1296 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_15_reg_3927 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3224_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_3216_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3224_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_3224_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_fu_1354_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_reg_3228 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_reg_3235 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_fu_1406_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_reg_3276 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1065_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_3317_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_1_fu_1455_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_1_reg_3327 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_1_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_1_reg_3454 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_3_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_3_reg_3519 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_3524 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_3529 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_3534 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_3543 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_5_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_5_reg_3612 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_3617 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_3622 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_7_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_7_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_9_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_9_reg_3752 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_reg_3817 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_2_reg_3822 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_2_reg_3827 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_2_reg_3832 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_2_reg_3837 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_11_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_11_reg_3842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3847 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_3852 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_reg_3857 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_reg_3866 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_fu_2173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_3875 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_3875_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_3875_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_3875_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_3875_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_3880 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_3885 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_3_reg_3890 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_13_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3900 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_3905 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_fu_2271_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_reg_3910 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_3917 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_4_reg_3922 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln303_15_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ov_6_fu_2362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_6_reg_3932 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_3939 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_3939_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_5_reg_3944 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_reg_3949 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_fu_2410_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_reg_3954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_fu_2417_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_reg_3959 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_3966 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_3966_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_6_reg_3971 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_6_reg_3976 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_6_reg_3981 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_fu_2465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_reg_3986 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_fu_2472_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_reg_3991 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_3998 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_3998_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_7_reg_4003 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_7_reg_4008 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_7_reg_4013 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_fu_2520_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_reg_4018 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_fu_2527_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_reg_4023 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_7_reg_4030 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_1_reg_4036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_fu_2575_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_reg_4041 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_fu_2582_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_reg_4046 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_4053 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_4053_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_4053_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_fu_2630_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_reg_4058 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_fu_2678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_reg_4063 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_fu_2685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_reg_4068 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_4075 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_4075_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_4075_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_fu_2692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_reg_4080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_fu_2740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_reg_4087 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_fu_2788_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_4092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_4092_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_3_reg_4097 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_4102 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_4102_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_5_reg_4109 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_reg_4114 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_4114_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal distance_6_reg_4119 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_fu_2849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_reg_4124 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_load_reg_4131 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_1_reg_4138 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_1_reg_4145 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_load_reg_4151 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_fu_2977_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_reg_4159 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_fu_2984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_reg_4164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter5_stage5 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal zext_ln300_fu_1381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln301_fu_1414_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_1_fu_1466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln301_1_fu_1481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_2_fu_1496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln301_2_fu_1511_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_3_fu_1610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln301_3_fu_1625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_4_fu_1724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln301_4_fu_1739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_5_fu_1836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln301_5_fu_1851_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_6_fu_1950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln301_6_fu_1965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_7_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln301_7_fu_2079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_1_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_6_fu_3140_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal merge_2_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_6_fu_3134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_3_fu_3128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_fu_2178_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_1_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_3_fu_1442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_3_fu_2998_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_5_fu_2991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal grp_fu_962_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_966_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_966_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_970_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_970_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_974_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_974_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_978_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_982_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_982_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_987_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_995_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_999_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1007_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1017_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1358_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln300_fu_1368_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln295_1_fu_1391_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln301_fu_1401_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_real_fu_1430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_2_fu_1436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln300_fu_1461_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_fu_1476_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln300_1_fu_1491_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_1_fu_1506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_fu_1521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_1_fu_1539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_fu_1525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_fu_1535_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_1_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1543_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_1_fu_1553_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_3_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_2_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_1_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_2_fu_1605_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_2_fu_1620_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_2_fu_1635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_3_fu_1653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_1639_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_2_fu_1649_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_5_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_4_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1657_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_3_fu_1667_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_7_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_6_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_2_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_2_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_3_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_fu_1719_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_3_fu_1734_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_4_fu_1749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_5_fu_1766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_fu_1752_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_4_fu_1762_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_9_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_8_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1769_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_5_fu_1779_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_11_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_10_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_4_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_4_fu_1819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_5_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_4_fu_1831_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_4_fu_1846_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_6_fu_1861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_7_fu_1879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1865_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_6_fu_1875_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_13_fu_1903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_12_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1883_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_7_fu_1893_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_15_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_14_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_6_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_7_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_6_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_5_fu_1945_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_5_fu_1960_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_8_fu_1975_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_9_fu_1993_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_1979_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_8_fu_1989_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_17_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_16_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_9_fu_2007_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_19_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_18_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_8_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_9_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_8_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_6_fu_2059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln301_6_fu_2074_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln303_10_fu_2089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_11_fu_2107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_fu_2093_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_10_fu_2103_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_21_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_20_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_2111_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_11_fu_2121_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_23_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_22_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_10_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_11_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_10_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln303_12_fu_2189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_13_fu_2206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_fu_2192_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_12_fu_2202_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_25_fu_2229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_24_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_2209_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_13_fu_2219_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_27_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_26_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_12_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_13_fu_2253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_12_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln303_14_fu_2278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln303_15_fu_2296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_2282_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_14_fu_2292_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_29_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_28_fu_2314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_2300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_15_fu_2310_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln303_31_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_30_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_14_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln303_15_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln303_14_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_fu_2369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_2372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_fu_2382_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_1_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_1_fu_2424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_fu_2427_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_1_fu_2437_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_3_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_2_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_1_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_1_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_2_fu_2479_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_2482_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_2_fu_2492_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_5_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_4_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_2_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_2_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_3_fu_2534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_fu_2537_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_3_fu_2547_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_7_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_6_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_3_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_3_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_4_fu_2589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_2592_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_4_fu_2602_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_9_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_8_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_4_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_4_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_5_fu_2637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_2640_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_5_fu_2650_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_11_fu_2660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_10_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_5_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_5_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_6_fu_2699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_2702_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_6_fu_2712_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_13_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_12_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_6_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_6_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln307_7_fu_2747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_fu_2750_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_7_fu_2760_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln307_15_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_14_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln307_7_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln307_7_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln313_fu_2795_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_2798_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln313_fu_2808_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln313_1_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln313_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln313_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln317_fu_2835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln317_fu_2839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln313_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fu_2845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln321_fu_2889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln321_1_fu_2906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_2892_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_fu_2902_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln321_2_fu_2929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_1_fu_2923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_2909_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_1_fu_2919_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln321_4_fu_2947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_3_fu_2941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_1_fu_2935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_2_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_1_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln334_fu_3022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln334_1_fu_3039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_3025_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln334_fu_3035_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln334_1_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln334_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_3042_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln334_1_fu_3052_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln334_3_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln334_2_fu_3074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln334_1_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln334_2_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln334_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_3015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln334_1_fu_3098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln334_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal score_2_fu_3110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_5_fu_3116_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_5_fu_3122_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_962_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_982_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_987_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1012_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component run_mux_21_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_full_dsp_1_U39 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_978_p0,
        din1 => grp_fu_978_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_978_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U40 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_982_p0,
        din1 => grp_fu_982_p1,
        opcode => grp_fu_982_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_982_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U41 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_987_p0,
        din1 => grp_fu_987_p1,
        opcode => grp_fu_987_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_987_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U42 : component run_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_1296,
        din1 => mul_5_reg_3998_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_991_p2);

    mux_21_32_1_1_U48 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q1,
        din1 => regions_center_1_q1,
        din2 => grp_fu_1017_p3,
        dout => grp_fu_1017_p4);

    mux_21_32_1_1_U49 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q0,
        din1 => regions_center_1_q0,
        din2 => trunc_ln256_reg_3228,
        dout => grp_fu_1026_p4);

    mux_21_32_1_1_U50 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q1,
        din1 => regions_max_1_q1,
        din2 => grp_fu_1035_p3,
        dout => grp_fu_1035_p4);

    mux_21_32_1_1_U51 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q1,
        din1 => regions_min_1_q1,
        din2 => grp_fu_1044_p3,
        dout => grp_fu_1044_p4);

    mux_21_32_1_1_U52 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q0,
        din1 => regions_max_1_q0,
        din2 => trunc_ln256_reg_3228,
        dout => grp_fu_1054_p4);

    mux_21_32_1_1_U53 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q0,
        din1 => regions_min_1_q0,
        din2 => trunc_ln256_reg_3228,
        dout => grp_fu_1063_p4);

    flow_control_loop_pipe_sequential_init_U : component run_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5)))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    k_real_1_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_real_1_fu_108 <= ap_const_lv32_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1345_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_real_1_fu_108 <= k_real_3_fu_1442_p3;
            end if; 
        end if;
    end process;

    merge_1_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                merge_1_fu_92 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_1_fu_92 <= merge_1_6_fu_3140_p3;
            end if; 
        end if;
    end process;

    merge_2_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                merge_2_fu_96 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_2_fu_96 <= merge_2_6_fu_3134_p3;
            end if; 
        end if;
    end process;

    score_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                score_fu_100 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                score_fu_100 <= score_3_fu_3128_p3;
            end if; 
        end if;
    end process;

    tmp_other_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_other_1_fu_104 <= ap_const_lv32_0;
                elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    tmp_other_1_fu_104 <= i_real_fu_2178_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp_other_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_other_fu_116 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_other_fu_116 <= tmp_other_5_fu_2991_p3;
            end if; 
        end if;
    end process;

    tmp_score_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_score_fu_112 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_score_fu_112 <= tmp_score_3_fu_2998_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln303_11_reg_3842 <= and_ln303_11_fu_2167_p2;
                i_real_4_reg_3875 <= i_real_4_fu_2173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln303_13_reg_3895 <= and_ln303_13_fu_2265_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln303_15_reg_3927 <= and_ln303_15_fu_2356_p2;
                ov_2_reg_3910 <= ov_2_fu_2271_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln303_1_reg_3454 <= and_ln303_1_fu_1599_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                and_ln303_3_reg_3519 <= and_ln303_3_fu_1713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                and_ln303_5_reg_3612 <= and_ln303_5_fu_1825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                and_ln303_7_reg_3687 <= and_ln303_7_fu_1939_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                and_ln303_9_reg_3752 <= and_ln303_9_fu_2053_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d1_2_reg_3822 <= grp_fu_1727_p_dout0;
                d2_2_reg_3827 <= grp_fu_1731_p_dout0;
                mul_reg_3817 <= grp_fu_1739_p_dout0;
                sub79_2_reg_3832 <= grp_fu_1735_p_dout0;
                sub91_2_reg_3837 <= grp_fu_978_p2;
                tmp_36_reg_3847 <= grp_fu_1017_p4;
                tmp_37_reg_3852 <= grp_fu_1026_p4;
                tmp_39_reg_3857 <= grp_fu_1044_p4;
                tmp_41_reg_3866 <= grp_fu_1063_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                d1_3_reg_3885 <= grp_fu_1727_p_dout0;
                mul_1_reg_3880 <= grp_fu_1739_p_dout0;
                sub91_3_reg_3890 <= grp_fu_978_p2;
                tmp_42_reg_3900 <= grp_fu_1017_p4;
                tmp_43_reg_3905 <= grp_fu_1026_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                d1_6_reg_3971 <= grp_fu_1731_p_dout0;
                d2_6_reg_3976 <= grp_fu_1735_p_dout0;
                distance_reg_3949 <= grp_fu_1723_p_dout0;
                mul_4_reg_3966 <= grp_fu_1739_p_dout0;
                sub79_6_reg_3981 <= grp_fu_978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                d2_7_reg_4003 <= grp_fu_978_p2;
                mul_5_reg_3998 <= grp_fu_1739_p_dout0;
                sub79_7_reg_4008 <= grp_fu_982_p2;
                sub91_7_reg_4013 <= grp_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                d_7_reg_4030 <= grp_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_3_reg_4097 <= grp_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_5_reg_4109 <= grp_fu_991_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_3224_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                distance_6_reg_4119 <= grp_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                i_real_3_reg_3216 <= tmp_other_1_fu_104;
                i_real_3_reg_3216_pp0_iter1_reg <= i_real_3_reg_3216;
                i_real_3_reg_3216_pp0_iter2_reg <= i_real_3_reg_3216_pp0_iter1_reg;
                i_real_3_reg_3216_pp0_iter3_reg <= i_real_3_reg_3216_pp0_iter2_reg;
                i_real_3_reg_3216_pp0_iter4_reg <= i_real_3_reg_3216_pp0_iter3_reg;
                i_real_3_reg_3216_pp0_iter5_reg <= i_real_3_reg_3216_pp0_iter4_reg;
                icmp_ln1065_reg_3317_pp0_iter1_reg <= icmp_ln1065_reg_3317;
                icmp_ln1065_reg_3317_pp0_iter2_reg <= icmp_ln1065_reg_3317_pp0_iter1_reg;
                icmp_ln1065_reg_3317_pp0_iter3_reg <= icmp_ln1065_reg_3317_pp0_iter2_reg;
                icmp_ln1065_reg_3317_pp0_iter4_reg <= icmp_ln1065_reg_3317_pp0_iter3_reg;
                icmp_ln1065_reg_3317_pp0_iter5_reg <= icmp_ln1065_reg_3317_pp0_iter4_reg;
                icmp_ln1073_reg_3224 <= icmp_ln1073_fu_1345_p2;
                icmp_ln1073_reg_3224_pp0_iter1_reg <= icmp_ln1073_reg_3224;
                icmp_ln1073_reg_3224_pp0_iter2_reg <= icmp_ln1073_reg_3224_pp0_iter1_reg;
                icmp_ln1073_reg_3224_pp0_iter3_reg <= icmp_ln1073_reg_3224_pp0_iter2_reg;
                icmp_ln1073_reg_3224_pp0_iter4_reg <= icmp_ln1073_reg_3224_pp0_iter3_reg;
                icmp_ln1073_reg_3224_pp0_iter5_reg <= icmp_ln1073_reg_3224_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_real_4_reg_3875_pp0_iter2_reg <= i_real_4_reg_3875;
                i_real_4_reg_3875_pp0_iter3_reg <= i_real_4_reg_3875_pp0_iter2_reg;
                i_real_4_reg_3875_pp0_iter4_reg <= i_real_4_reg_3875_pp0_iter3_reg;
                i_real_4_reg_3875_pp0_iter5_reg <= i_real_4_reg_3875_pp0_iter4_reg;
                tmp_91_reg_4114_pp0_iter5_reg <= tmp_91_reg_4114;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1345_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1065_reg_3317 <= icmp_ln1065_fu_1424_p2;
                    tmp_48_reg_3235(11 downto 3) <= tmp_48_fu_1373_p3(11 downto 3);
                    tmp_49_reg_3276(11 downto 3) <= tmp_49_fu_1406_p3(11 downto 3);
                trunc_ln256_reg_3228 <= trunc_ln256_fu_1354_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                merge_1_1_reg_4138 <= merge_1_fu_92;
                merge_2_1_reg_4145 <= merge_2_fu_96;
                mul_5_reg_3998_pp0_iter2_reg <= mul_5_reg_3998;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_2_reg_3917 <= grp_fu_1739_p_dout0;
                sub91_4_reg_3922 <= grp_fu_982_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_3939 <= grp_fu_1739_p_dout0;
                sub91_5_reg_3944 <= grp_fu_982_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_3939_pp0_iter2_reg <= mul_3_reg_3939;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                mul_4_reg_3966_pp0_iter2_reg <= mul_4_reg_3966;
                ov_31_reg_4092_pp0_iter3_reg <= ov_31_reg_4092;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_4053 <= grp_fu_1743_p_dout0;
                overlap_1_reg_4036 <= grp_fu_1739_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_4053_pp0_iter2_reg <= mul_6_reg_4053;
                mul_6_reg_4053_pp0_iter3_reg <= mul_6_reg_4053_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_4075 <= grp_fu_1743_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_4075_pp0_iter3_reg <= mul_7_reg_4075;
                mul_7_reg_4075_pp0_iter4_reg <= mul_7_reg_4075_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_10_reg_3959 <= ov_10_fu_2417_p3;
                ov_32_reg_3954 <= ov_32_fu_2410_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ov_11_reg_4018 <= ov_11_fu_2520_p3;
                ov_18_reg_4023 <= ov_18_fu_2527_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ov_14_reg_3991 <= ov_14_fu_2472_p3;
                ov_7_reg_3986 <= ov_7_fu_2465_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ov_15_reg_4041 <= ov_15_fu_2575_p3;
                ov_22_reg_4046 <= ov_22_fu_2582_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ov_19_reg_4058 <= ov_19_fu_2630_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ov_23_reg_4063 <= ov_23_fu_2678_p3;
                ov_26_reg_4068 <= ov_26_fu_2685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_27_reg_4087 <= ov_27_fu_2740_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ov_30_reg_4080 <= ov_30_fu_2692_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_31_reg_4092 <= ov_31_fu_2788_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_6_reg_3932 <= ov_6_fu_2362_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_4102 <= grp_fu_1739_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_4102_pp0_iter4_reg <= overlap_7_reg_4102;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1073 <= grp_fu_1017_p4;
                reg_1079 <= grp_fu_1026_p4;
                reg_1085 <= grp_fu_1035_p4;
                reg_1091 <= grp_fu_1044_p4;
                reg_1102 <= grp_fu_1054_p4;
                reg_1108 <= grp_fu_1063_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1119 <= grp_fu_1017_p4;
                reg_1125 <= grp_fu_1026_p4;
                reg_1131 <= grp_fu_1035_p4;
                reg_1137 <= grp_fu_1044_p4;
                reg_1148 <= grp_fu_1054_p4;
                reg_1154 <= grp_fu_1063_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1165 <= grp_fu_1035_p4;
                reg_1171 <= grp_fu_1054_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_1177 <= grp_fu_1035_p4;
                reg_1183 <= grp_fu_1044_p4;
                reg_1193 <= grp_fu_1054_p4;
                reg_1199 <= grp_fu_1063_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_1209 <= grp_fu_1723_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1215 <= grp_fu_1727_p_dout0;
                reg_1222 <= grp_fu_1731_p_dout0;
                reg_1228 <= grp_fu_1735_p_dout0;
                reg_1234 <= grp_fu_978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1240 <= grp_fu_1723_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1246 <= grp_fu_1727_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1255 <= grp_fu_1731_p_dout0;
                reg_1261 <= grp_fu_1735_p_dout0;
                reg_1267 <= grp_fu_978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln303_13_reg_3895) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1273 <= grp_fu_1731_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1279 <= grp_fu_1735_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1285 <= grp_fu_982_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1291 <= grp_fu_1743_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln303_15_reg_3927)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1296 <= grp_fu_987_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1301 <= grp_fu_1743_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sc_2_reg_4124 <= sc_2_fu_2849_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                score_load_reg_4151 <= score_fu_100;
                tmp_other_6_reg_4159 <= tmp_other_6_fu_2977_p3;
                tmp_score_4_reg_4164 <= tmp_score_4_fu_2984_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_12_reg_3524 <= grp_fu_1017_p4;
                tmp_13_reg_3529 <= grp_fu_1026_p4;
                tmp_15_reg_3534 <= grp_fu_1044_p4;
                tmp_17_reg_3543 <= grp_fu_1063_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_18_reg_3617 <= grp_fu_1017_p4;
                tmp_19_reg_3622 <= grp_fu_1026_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_91_reg_4114 <= grp_fu_1719_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_score_load_reg_4131 <= tmp_score_fu_112;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln256_1_reg_3327 <= trunc_ln256_1_fu_1455_p1;
            end if;
        end if;
    end process;
    tmp_48_reg_3235(2 downto 0) <= "000";
    tmp_49_reg_3276(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_condition_exit_pp0_iter5_stage5, ap_block_pp0_stage6_subdone, ap_idle_pp0_0to4, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln300_fu_1368_p2 <= std_logic_vector(unsigned(zext_ln248) + unsigned(lshr_ln_fu_1358_p4));
    add_ln301_fu_1401_p2 <= std_logic_vector(unsigned(zext_ln248) + unsigned(lshr_ln295_1_fu_1391_p4));
    and_ln303_10_fu_2161_p2 <= (or_ln303_11_fu_2155_p2 and or_ln303_10_fu_2137_p2);
    and_ln303_11_fu_2167_p2 <= (grp_fu_1711_p_dout0 and and_ln303_10_fu_2161_p2);
    and_ln303_12_fu_2259_p2 <= (or_ln303_13_fu_2253_p2 and or_ln303_12_fu_2235_p2);
    and_ln303_13_fu_2265_p2 <= (grp_fu_1711_p_dout0 and and_ln303_12_fu_2259_p2);
    and_ln303_14_fu_2350_p2 <= (or_ln303_15_fu_2344_p2 and or_ln303_14_fu_2326_p2);
    and_ln303_15_fu_2356_p2 <= (grp_fu_1711_p_dout0 and and_ln303_14_fu_2350_p2);
    and_ln303_1_fu_1599_p2 <= (grp_fu_1711_p_dout0 and and_ln303_fu_1593_p2);
    and_ln303_2_fu_1707_p2 <= (or_ln303_2_fu_1683_p2 and grp_fu_1711_p_dout0);
    and_ln303_3_fu_1713_p2 <= (or_ln303_3_fu_1701_p2 and and_ln303_2_fu_1707_p2);
    and_ln303_4_fu_1819_p2 <= (or_ln303_4_fu_1795_p2 and grp_fu_1711_p_dout0);
    and_ln303_5_fu_1825_p2 <= (or_ln303_5_fu_1813_p2 and and_ln303_4_fu_1819_p2);
    and_ln303_6_fu_1933_p2 <= (or_ln303_7_fu_1927_p2 and or_ln303_6_fu_1909_p2);
    and_ln303_7_fu_1939_p2 <= (grp_fu_1711_p_dout0 and and_ln303_6_fu_1933_p2);
    and_ln303_8_fu_2047_p2 <= (or_ln303_9_fu_2041_p2 and or_ln303_8_fu_2023_p2);
    and_ln303_9_fu_2053_p2 <= (grp_fu_1711_p_dout0 and and_ln303_8_fu_2047_p2);
    and_ln303_fu_1593_p2 <= (or_ln303_fu_1569_p2 and or_ln303_1_fu_1587_p2);
    and_ln307_1_fu_2459_p2 <= (or_ln307_1_fu_2453_p2 and grp_fu_1715_p_dout0);
    and_ln307_2_fu_2514_p2 <= (or_ln307_2_fu_2508_p2 and grp_fu_1715_p_dout0);
    and_ln307_3_fu_2569_p2 <= (or_ln307_3_fu_2563_p2 and grp_fu_1715_p_dout0);
    and_ln307_4_fu_2624_p2 <= (or_ln307_4_fu_2618_p2 and grp_fu_1715_p_dout0);
    and_ln307_5_fu_2672_p2 <= (or_ln307_5_fu_2666_p2 and grp_fu_1715_p_dout0);
    and_ln307_6_fu_2734_p2 <= (or_ln307_6_fu_2728_p2 and grp_fu_1715_p_dout0);
    and_ln307_7_fu_2782_p2 <= (or_ln307_7_fu_2776_p2 and grp_fu_1719_p_dout0);
    and_ln307_fu_2404_p2 <= (or_ln307_fu_2398_p2 and grp_fu_1715_p_dout0);
    and_ln313_fu_2830_p2 <= (tmp_91_reg_4114_pp0_iter5_reg and or_ln313_fu_2824_p2);
    and_ln321_1_fu_2965_p2 <= (grp_fu_1719_p_dout0 and and_ln321_fu_2959_p2);
    and_ln321_fu_2959_p2 <= (or_ln321_2_fu_2953_p2 and or_ln321_1_fu_2935_p2);
    and_ln334_1_fu_3098_p2 <= (grp_fu_1719_p_dout0 and and_ln334_fu_3092_p2);
    and_ln334_fu_3092_p2 <= (or_ln334_2_fu_3086_p2 and or_ln334_1_fu_3068_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, icmp_ln1073_reg_3224)
    begin
        if (((icmp_ln1073_reg_3224 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage5_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_3224_pp0_iter5_reg, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln303_10_fu_2089_p1 <= reg_1137;
    bitcast_ln303_11_fu_2107_p1 <= reg_1154;
    bitcast_ln303_12_fu_2189_p1 <= tmp_39_reg_3857;
    bitcast_ln303_13_fu_2206_p1 <= tmp_41_reg_3866;
    bitcast_ln303_14_fu_2278_p1 <= reg_1183;
    bitcast_ln303_15_fu_2296_p1 <= reg_1199;
    bitcast_ln303_1_fu_1539_p1 <= reg_1108;
    bitcast_ln303_2_fu_1635_p1 <= reg_1137;
    bitcast_ln303_3_fu_1653_p1 <= reg_1154;
    bitcast_ln303_4_fu_1749_p1 <= tmp_15_reg_3534;
    bitcast_ln303_5_fu_1766_p1 <= tmp_17_reg_3543;
    bitcast_ln303_6_fu_1861_p1 <= reg_1183;
    bitcast_ln303_7_fu_1879_p1 <= reg_1199;
    bitcast_ln303_8_fu_1975_p1 <= reg_1091;
    bitcast_ln303_9_fu_1993_p1 <= reg_1108;
    bitcast_ln303_fu_1521_p1 <= reg_1091;
    bitcast_ln307_1_fu_2424_p1 <= ov_6_reg_3932;
    bitcast_ln307_2_fu_2479_p1 <= ov_10_reg_3959;
    bitcast_ln307_3_fu_2534_p1 <= ov_14_reg_3991;
    bitcast_ln307_4_fu_2589_p1 <= ov_18_reg_4023;
    bitcast_ln307_5_fu_2637_p1 <= ov_22_reg_4046;
    bitcast_ln307_6_fu_2699_p1 <= ov_26_reg_4068;
    bitcast_ln307_7_fu_2747_p1 <= ov_30_reg_4080;
    bitcast_ln307_fu_2369_p1 <= ov_2_reg_3910;
    bitcast_ln313_fu_2795_p1 <= overlap_7_reg_4102_pp0_iter4_reg;
    bitcast_ln317_fu_2835_p1 <= grp_fu_987_p2;
    bitcast_ln321_1_fu_2906_p1 <= tmp_score_load_reg_4131;
    bitcast_ln321_fu_2889_p1 <= sc_2_reg_4124;
    bitcast_ln334_1_fu_3039_p1 <= score_load_reg_4151;
    bitcast_ln334_fu_3022_p1 <= tmp_score_4_reg_4164;

    grp_fu_1007_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_2_reg_3910, ov_6_reg_3932, ov_10_reg_3959, ov_14_reg_3991, ov_18_reg_4023, ov_22_reg_4046, ov_26_reg_4068, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1007_p0 <= ov_26_reg_4068;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1007_p0 <= ov_22_reg_4046;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1007_p0 <= ov_18_reg_4023;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1007_p0 <= ov_14_reg_3991;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1007_p0 <= ov_10_reg_3959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1007_p0 <= ov_6_reg_3932;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1007_p0 <= ov_2_reg_3910;
        else 
            grp_fu_1007_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1012_opcode_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_3224_pp0_iter2_reg, icmp_ln1073_reg_3224_pp0_iter3_reg, icmp_ln1073_reg_3224_pp0_iter5_reg, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage7_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1012_opcode <= ap_const_lv5_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1012_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1012_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1012_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_30_reg_4080, overlap_7_reg_4102, sc_2_reg_4124, tmp_score_4_fu_2984_p3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1012_p0 <= tmp_score_4_fu_2984_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1012_p0 <= sc_2_reg_4124;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1012_p0 <= overlap_7_reg_4102;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1012_p0 <= ov_30_reg_4080;
        else 
            grp_fu_1012_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1012_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, score_fu_100, tmp_score_fu_112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1012_p1 <= score_fu_100;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1012_p1 <= tmp_score_fu_112;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1012_p1 <= ap_const_lv32_0;
        else 
            grp_fu_1012_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1017_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln256_1_fu_1455_p1, trunc_ln256_1_reg_3327, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1017_p3 <= trunc_ln256_1_reg_3327;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1017_p3 <= trunc_ln256_1_fu_1455_p1;
        else 
            grp_fu_1017_p3 <= "X";
        end if; 
    end process;


    grp_fu_1035_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln256_1_fu_1455_p1, trunc_ln256_1_reg_3327, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1035_p3 <= trunc_ln256_1_reg_3327;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1035_p3 <= trunc_ln256_1_fu_1455_p1;
        else 
            grp_fu_1035_p3 <= "X";
        end if; 
    end process;


    grp_fu_1044_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln256_1_fu_1455_p1, trunc_ln256_1_reg_3327, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1044_p3 <= trunc_ln256_1_reg_3327;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1044_p3 <= trunc_ln256_1_fu_1455_p1;
        else 
            grp_fu_1044_p3 <= "X";
        end if; 
    end process;

    grp_fu_1711_p_ce <= ap_const_logic_1;
    grp_fu_1711_p_din0 <= grp_fu_1044_p4;
    grp_fu_1711_p_din1 <= grp_fu_1063_p4;
    grp_fu_1711_p_opcode <= ap_const_lv5_4;
    grp_fu_1715_p_ce <= ap_const_logic_1;
    grp_fu_1715_p_din0 <= grp_fu_1007_p0;
    grp_fu_1715_p_din1 <= ap_const_lv32_0;
    grp_fu_1715_p_opcode <= ap_const_lv5_4;
    grp_fu_1719_p_ce <= ap_const_logic_1;
    grp_fu_1719_p_din0 <= grp_fu_1012_p0;
    grp_fu_1719_p_din1 <= grp_fu_1012_p1;
    grp_fu_1719_p_opcode <= grp_fu_1012_opcode;
    grp_fu_1723_p_ce <= ap_const_logic_1;
    grp_fu_1723_p_din0 <= grp_fu_962_p0;
    grp_fu_1723_p_din1 <= grp_fu_962_p1;
    grp_fu_1723_p_opcode <= grp_fu_962_opcode;
    grp_fu_1727_p_ce <= ap_const_logic_1;
    grp_fu_1727_p_din0 <= grp_fu_966_p0;
    grp_fu_1727_p_din1 <= grp_fu_966_p1;
    grp_fu_1727_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_1731_p_ce <= ap_const_logic_1;
    grp_fu_1731_p_din0 <= grp_fu_970_p0;
    grp_fu_1731_p_din1 <= grp_fu_970_p1;
    grp_fu_1731_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_1735_p_ce <= ap_const_logic_1;
    grp_fu_1735_p_din0 <= grp_fu_974_p0;
    grp_fu_1735_p_din1 <= grp_fu_974_p1;
    grp_fu_1735_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_1739_p_ce <= ap_const_logic_1;
    grp_fu_1739_p_din0 <= grp_fu_995_p0;
    grp_fu_1739_p_din1 <= grp_fu_995_p1;
    grp_fu_1743_p_ce <= ap_const_logic_1;
    grp_fu_1743_p_din0 <= grp_fu_999_p0;
    grp_fu_1743_p_din1 <= grp_fu_999_p1;

    grp_fu_962_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_3224_pp0_iter1_reg, and_ln303_1_reg_3454, and_ln303_3_reg_3519, and_ln303_7_reg_3687, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln303_7_reg_3687) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln303_3_reg_3519) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln303_1_reg_3454) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln303_7_reg_3687)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln303_3_reg_3519)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln303_1_reg_3454)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_962_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_962_opcode <= ap_const_lv2_0;
        else 
            grp_fu_962_opcode <= "XX";
        end if; 
    end process;


    grp_fu_962_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, reg_1073, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1119, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1215, icmp_ln1073_reg_3224_pp0_iter1_reg, reg_1222, reg_1246, reg_1255, reg_1273, and_ln303_1_reg_3454, and_ln303_3_reg_3519, tmp_12_reg_3524, tmp_18_reg_3617, and_ln303_7_reg_3687, mul_reg_3817, d1_3_reg_3885, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln303_7_reg_3687) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_962_p0 <= reg_1273;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln303_7_reg_3687))) then 
            grp_fu_962_p0 <= d1_3_reg_3885;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_962_p0 <= mul_reg_3817;
        elsif (((ap_const_lv1_0 = and_ln303_3_reg_3519) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_962_p0 <= reg_1255;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln303_3_reg_3519))) then 
            grp_fu_962_p0 <= reg_1246;
        elsif (((ap_const_lv1_0 = and_ln303_1_reg_3454) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_962_p0 <= reg_1222;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln303_1_reg_3454))) then 
            grp_fu_962_p0 <= reg_1215;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_962_p0 <= tmp_18_reg_3617;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_962_p0 <= tmp_12_reg_3524;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_962_p0 <= reg_1119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_962_p0 <= reg_1073;
        else 
            grp_fu_962_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_962_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1079, ap_CS_fsm_pp0_stage3, reg_1125, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_3224_pp0_iter1_reg, reg_1228, reg_1234, reg_1261, reg_1267, reg_1279, and_ln303_1_reg_3454, and_ln303_3_reg_3519, tmp_13_reg_3529, tmp_19_reg_3622, and_ln303_7_reg_3687, sub91_3_reg_3890, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln303_7_reg_3687) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_962_p1 <= sub91_3_reg_3890;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln303_7_reg_3687))) then 
            grp_fu_962_p1 <= reg_1279;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_962_p1 <= ap_const_lv32_0;
        elsif (((ap_const_lv1_0 = and_ln303_3_reg_3519) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_962_p1 <= reg_1267;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln303_3_reg_3519))) then 
            grp_fu_962_p1 <= reg_1261;
        elsif (((ap_const_lv1_0 = and_ln303_1_reg_3454) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_962_p1 <= reg_1234;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln303_1_reg_3454))) then 
            grp_fu_962_p1 <= reg_1228;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_962_p1 <= tmp_19_reg_3622;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_962_p1 <= tmp_13_reg_3529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_962_p1 <= reg_1125;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_962_p1 <= reg_1079;
        else 
            grp_fu_962_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_966_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, reg_1073, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1085, reg_1119, ap_CS_fsm_pp0_stage3, reg_1131, reg_1165, ap_CS_fsm_pp0_stage4, reg_1177, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, and_ln303_5_reg_3612, d1_2_reg_3822, d2_2_reg_3827, tmp_36_reg_3847, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_966_p0 <= tmp_36_reg_3847;
        elsif (((ap_const_lv1_0 = and_ln303_5_reg_3612) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_966_p0 <= d2_2_reg_3827;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln303_5_reg_3612))) then 
            grp_fu_966_p0 <= d1_2_reg_3822;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_966_p0 <= reg_1119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_966_p0 <= reg_1073;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_966_p0 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_966_p0 <= reg_1165;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_966_p0 <= reg_1131;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_966_p0 <= reg_1085;
        else 
            grp_fu_966_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_966_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1079, reg_1091, ap_CS_fsm_pp0_stage3, reg_1125, reg_1137, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1183, tmp_15_reg_3534, and_ln303_5_reg_3612, sub79_2_reg_3832, sub91_2_reg_3837, tmp_37_reg_3852, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_966_p1 <= tmp_37_reg_3852;
        elsif (((ap_const_lv1_0 = and_ln303_5_reg_3612) and (icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_966_p1 <= sub91_2_reg_3837;
        elsif (((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln303_5_reg_3612))) then 
            grp_fu_966_p1 <= sub79_2_reg_3832;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_966_p1 <= reg_1125;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_966_p1 <= reg_1079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_966_p1 <= reg_1183;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_966_p1 <= tmp_15_reg_3534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_966_p1 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_966_p1 <= reg_1091;
        else 
            grp_fu_966_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_970_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1085, reg_1102, ap_CS_fsm_pp0_stage3, reg_1131, reg_1148, reg_1165, ap_CS_fsm_pp0_stage4, reg_1171, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1193, tmp_39_reg_3857, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_970_p0 <= tmp_39_reg_3857;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_970_p0 <= reg_1165;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_970_p0 <= reg_1131;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_970_p0 <= reg_1085;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_970_p0 <= reg_1193;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_970_p0 <= reg_1171;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_970_p0 <= reg_1148;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_970_p0 <= reg_1102;
        else 
            grp_fu_970_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_970_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1091, reg_1108, ap_CS_fsm_pp0_stage3, reg_1137, reg_1154, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1199, tmp_17_reg_3543, tmp_39_reg_3857, tmp_41_reg_3866, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_970_p1 <= tmp_41_reg_3866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_970_p1 <= tmp_39_reg_3857;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_970_p1 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_970_p1 <= reg_1091;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_970_p1 <= reg_1199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_970_p1 <= tmp_17_reg_3543;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_970_p1 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_970_p1 <= reg_1108;
        else 
            grp_fu_970_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_974_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1102, reg_1108, ap_CS_fsm_pp0_stage3, reg_1148, reg_1154, ap_CS_fsm_pp0_stage4, reg_1171, reg_1177, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1199, tmp_17_reg_3543, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_974_p0 <= reg_1177;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_974_p0 <= reg_1171;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_974_p0 <= reg_1148;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_974_p0 <= reg_1102;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_974_p0 <= reg_1199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_974_p0 <= tmp_17_reg_3543;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_974_p0 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_974_p0 <= reg_1108;
        else 
            grp_fu_974_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_974_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1091, reg_1108, ap_CS_fsm_pp0_stage3, reg_1137, reg_1154, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1183, tmp_15_reg_3534, tmp_41_reg_3866, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_974_p1 <= tmp_41_reg_3866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_974_p1 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_974_p1 <= reg_1108;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_974_p1 <= reg_1183;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_974_p1 <= tmp_15_reg_3534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_974_p1 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_974_p1 <= reg_1091;
        else 
            grp_fu_974_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_978_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1091, reg_1108, ap_CS_fsm_pp0_stage3, reg_1137, reg_1154, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1183, reg_1193, tmp_15_reg_3534, tmp_41_reg_3866, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_978_p0 <= reg_1193;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_978_p0 <= tmp_41_reg_3866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_978_p0 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_978_p0 <= reg_1108;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_978_p0 <= reg_1183;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_978_p0 <= tmp_15_reg_3534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_978_p0 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_978_p0 <= reg_1091;
        else 
            grp_fu_978_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_978_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1091, reg_1108, ap_CS_fsm_pp0_stage3, reg_1137, reg_1154, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1199, tmp_17_reg_3543, tmp_39_reg_3857, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_978_p1 <= tmp_39_reg_3857;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_978_p1 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_978_p1 <= reg_1091;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_978_p1 <= reg_1199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_978_p1 <= tmp_17_reg_3543;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_978_p1 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_978_p1 <= reg_1108;
        else 
            grp_fu_978_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_982_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_3224, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_3224_pp0_iter1_reg, and_ln303_13_reg_3895, and_ln303_9_reg_3752, and_ln303_11_reg_3842, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln303_9_reg_3752) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_0 = and_ln303_13_reg_3895) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln303_13_reg_3895)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln303_11_reg_3842)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln303_9_reg_3752)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_3224 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_0 = and_ln303_11_reg_3842) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_982_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_982_opcode <= ap_const_lv2_0;
        else 
            grp_fu_982_opcode <= "XX";
        end if; 
    end process;


    grp_fu_982_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1091, ap_CS_fsm_pp0_stage3, reg_1137, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1199, icmp_ln1073_reg_3224_pp0_iter1_reg, reg_1222, reg_1228, reg_1255, reg_1261, and_ln303_13_reg_3895, reg_1285, and_ln303_9_reg_3752, and_ln303_11_reg_3842, distance_reg_3949, d1_6_reg_3971, d2_6_reg_3976, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_982_p0 <= reg_1285;
        elsif (((ap_const_lv1_0 = and_ln303_13_reg_3895) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_982_p0 <= d2_6_reg_3976;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln303_13_reg_3895))) then 
            grp_fu_982_p0 <= d1_6_reg_3971;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_982_p0 <= distance_reg_3949;
        elsif (((ap_const_lv1_0 = and_ln303_11_reg_3842) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_982_p0 <= reg_1261;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln303_11_reg_3842))) then 
            grp_fu_982_p0 <= reg_1255;
        elsif (((ap_const_lv1_0 = and_ln303_9_reg_3752) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_982_p0 <= reg_1228;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln303_9_reg_3752))) then 
            grp_fu_982_p0 <= reg_1222;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_982_p0 <= reg_1199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_982_p0 <= reg_1137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_982_p0 <= reg_1091;
        else 
            grp_fu_982_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_982_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1108, ap_CS_fsm_pp0_stage3, reg_1154, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1183, icmp_ln1073_reg_3224_pp0_iter1_reg, reg_1234, reg_1267, reg_1273, and_ln303_13_reg_3895, and_ln303_9_reg_3752, and_ln303_11_reg_3842, mul_1_reg_3880, mul_2_reg_3917, sub91_4_reg_3922, sub91_5_reg_3944, sub79_6_reg_3981, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_982_p1 <= mul_2_reg_3917;
        elsif (((ap_const_lv1_0 = and_ln303_13_reg_3895) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_982_p1 <= reg_1273;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln303_13_reg_3895))) then 
            grp_fu_982_p1 <= sub79_6_reg_3981;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_982_p1 <= mul_1_reg_3880;
        elsif (((ap_const_lv1_0 = and_ln303_11_reg_3842) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_982_p1 <= sub91_5_reg_3944;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln303_11_reg_3842))) then 
            grp_fu_982_p1 <= reg_1267;
        elsif (((ap_const_lv1_0 = and_ln303_9_reg_3752) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_982_p1 <= sub91_4_reg_3922;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln303_9_reg_3752))) then 
            grp_fu_982_p1 <= reg_1234;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_982_p1 <= reg_1183;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_982_p1 <= reg_1154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_982_p1 <= reg_1108;
        else 
            grp_fu_982_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_987_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_3224_pp0_iter1_reg, icmp_ln1073_reg_3224_pp0_iter2_reg, and_ln303_15_reg_3927, icmp_ln1073_reg_3224_pp0_iter4_reg, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln303_15_reg_3927) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln303_15_reg_3927)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_987_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1073_reg_3224_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_3224_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_987_opcode <= ap_const_lv2_0;
        else 
            grp_fu_987_opcode <= "XX";
        end if; 
    end process;


    grp_fu_987_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1183, reg_1279, reg_1285, tmp_42_reg_3900, d2_7_reg_4003, distance_3_reg_4097, distance_5_reg_4109, distance_6_reg_4119, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_987_p0 <= distance_6_reg_4119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_987_p0 <= distance_5_reg_4109;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_987_p0 <= distance_3_reg_4097;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_987_p0 <= reg_1285;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_987_p0 <= d2_7_reg_4003;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_987_p0 <= reg_1279;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_987_p0 <= tmp_42_reg_3900;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_987_p0 <= reg_1183;
        else 
            grp_fu_987_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_987_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1199, tmp_43_reg_3905, mul_3_reg_3939_pp0_iter2_reg, mul_4_reg_3966_pp0_iter2_reg, sub79_7_reg_4008, sub91_7_reg_4013, mul_6_reg_4053_pp0_iter3_reg, mul_7_reg_4075_pp0_iter4_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_987_p1 <= mul_7_reg_4075_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_987_p1 <= mul_6_reg_4053_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_987_p1 <= mul_4_reg_3966_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_987_p1 <= mul_3_reg_3939_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_987_p1 <= sub91_7_reg_4013;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_987_p1 <= sub79_7_reg_4008;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_987_p1 <= tmp_43_reg_3905;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_987_p1 <= reg_1199;
        else 
            grp_fu_987_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_995_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1209, reg_1215, reg_1240, reg_1246, reg_1301, ov_32_reg_3954, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_995_p0 <= reg_1301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_995_p0 <= ov_32_reg_3954;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_995_p0 <= reg_1246;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_995_p0 <= reg_1215;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_995_p0 <= reg_1240;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_995_p0 <= reg_1209;
        else 
            grp_fu_995_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_995_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1209, reg_1215, reg_1240, reg_1246, ov_7_reg_3986, ov_31_reg_4092_pp0_iter3_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_995_p1 <= ov_31_reg_4092_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_995_p1 <= ov_7_reg_3986;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_995_p1 <= reg_1246;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_995_p1 <= reg_1215;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_995_p1 <= reg_1240;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_995_p1 <= reg_1209;
        else 
            grp_fu_995_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_999_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1246, reg_1291, reg_1301, d_7_reg_4030, overlap_1_reg_4036, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_999_p0 <= reg_1301;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_999_p0 <= reg_1291;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_999_p0 <= d_7_reg_4030;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_999_p0 <= overlap_1_reg_4036;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_999_p0 <= reg_1246;
        else 
            grp_fu_999_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_999_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1246, ov_11_reg_4018, d_7_reg_4030, ov_15_reg_4041, ov_19_reg_4058, ov_23_reg_4063, ov_27_reg_4087, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_999_p1 <= ov_27_reg_4087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_999_p1 <= ov_23_reg_4063;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_999_p1 <= ov_19_reg_4058;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_999_p1 <= ov_15_reg_4041;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_999_p1 <= d_7_reg_4030;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_999_p1 <= ov_11_reg_4018;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_999_p1 <= reg_1246;
        else 
            grp_fu_999_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_real_4_fu_2173_p2 <= std_logic_vector(unsigned(i_real_3_reg_3216) + unsigned(ap_const_lv32_1));
    i_real_fu_2178_p3 <= 
        i_real_4_fu_2173_p2 when (icmp_ln1065_reg_3317(0) = '1') else 
        i_real_3_reg_3216;
    icmp_ln1065_fu_1424_p2 <= "1" when (k_real_1_fu_108 = ap_const_lv32_F) else "0";
    icmp_ln1073_fu_1345_p2 <= "1" when (signed(tmp_other_1_fu_104) < signed(ap_const_lv32_F)) else "0";
    icmp_ln303_10_fu_1801_p2 <= "0" when (tmp_61_fu_1769_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_11_fu_1807_p2 <= "1" when (trunc_ln303_5_fu_1779_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_12_fu_1897_p2 <= "0" when (tmp_65_fu_1865_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_13_fu_1903_p2 <= "1" when (trunc_ln303_6_fu_1875_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_14_fu_1915_p2 <= "0" when (tmp_66_fu_1883_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_15_fu_1921_p2 <= "1" when (trunc_ln303_7_fu_1893_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_16_fu_2011_p2 <= "0" when (tmp_70_fu_1979_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_17_fu_2017_p2 <= "1" when (trunc_ln303_8_fu_1989_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_18_fu_2029_p2 <= "0" when (tmp_71_fu_1997_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_19_fu_2035_p2 <= "1" when (trunc_ln303_9_fu_2007_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_1_fu_1563_p2 <= "1" when (trunc_ln303_fu_1535_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_20_fu_2125_p2 <= "0" when (tmp_75_fu_2093_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_21_fu_2131_p2 <= "1" when (trunc_ln303_10_fu_2103_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_22_fu_2143_p2 <= "0" when (tmp_76_fu_2111_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_23_fu_2149_p2 <= "1" when (trunc_ln303_11_fu_2121_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_24_fu_2223_p2 <= "0" when (tmp_80_fu_2192_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_25_fu_2229_p2 <= "1" when (trunc_ln303_12_fu_2202_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_26_fu_2241_p2 <= "0" when (tmp_81_fu_2209_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_27_fu_2247_p2 <= "1" when (trunc_ln303_13_fu_2219_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_28_fu_2314_p2 <= "0" when (tmp_85_fu_2282_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_29_fu_2320_p2 <= "1" when (trunc_ln303_14_fu_2292_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_2_fu_1575_p2 <= "0" when (tmp_51_fu_1543_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_30_fu_2332_p2 <= "0" when (tmp_86_fu_2300_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_31_fu_2338_p2 <= "1" when (trunc_ln303_15_fu_2310_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_3_fu_1581_p2 <= "1" when (trunc_ln303_1_fu_1553_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_4_fu_1671_p2 <= "0" when (tmp_55_fu_1639_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_5_fu_1677_p2 <= "1" when (trunc_ln303_2_fu_1649_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_6_fu_1689_p2 <= "0" when (tmp_56_fu_1657_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_7_fu_1695_p2 <= "1" when (trunc_ln303_3_fu_1667_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_8_fu_1783_p2 <= "0" when (tmp_60_fu_1752_p4 = ap_const_lv8_FF) else "1";
    icmp_ln303_9_fu_1789_p2 <= "1" when (trunc_ln303_4_fu_1762_p1 = ap_const_lv23_0) else "0";
    icmp_ln303_fu_1557_p2 <= "0" when (tmp_50_fu_1525_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_10_fu_2654_p2 <= "0" when (tmp_78_fu_2640_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_11_fu_2660_p2 <= "1" when (trunc_ln307_5_fu_2650_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_12_fu_2716_p2 <= "0" when (tmp_83_fu_2702_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_13_fu_2722_p2 <= "1" when (trunc_ln307_6_fu_2712_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_14_fu_2764_p2 <= "0" when (tmp_88_fu_2750_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_15_fu_2770_p2 <= "1" when (trunc_ln307_7_fu_2760_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_1_fu_2392_p2 <= "1" when (trunc_ln307_fu_2382_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_2_fu_2441_p2 <= "0" when (tmp_58_fu_2427_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_3_fu_2447_p2 <= "1" when (trunc_ln307_1_fu_2437_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_4_fu_2496_p2 <= "0" when (tmp_63_fu_2482_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_5_fu_2502_p2 <= "1" when (trunc_ln307_2_fu_2492_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_6_fu_2551_p2 <= "0" when (tmp_68_fu_2537_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_7_fu_2557_p2 <= "1" when (trunc_ln307_3_fu_2547_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_8_fu_2606_p2 <= "0" when (tmp_73_fu_2592_p4 = ap_const_lv8_FF) else "1";
    icmp_ln307_9_fu_2612_p2 <= "1" when (trunc_ln307_4_fu_2602_p1 = ap_const_lv23_0) else "0";
    icmp_ln307_fu_2386_p2 <= "0" when (tmp_53_fu_2372_p4 = ap_const_lv8_FF) else "1";
    icmp_ln313_1_fu_2818_p2 <= "1" when (trunc_ln313_fu_2808_p1 = ap_const_lv23_0) else "0";
    icmp_ln313_fu_2812_p2 <= "0" when (tmp_90_fu_2798_p4 = ap_const_lv8_FF) else "1";
    icmp_ln321_1_fu_2923_p2 <= "0" when (tmp_92_fu_2892_p4 = ap_const_lv8_FF) else "1";
    icmp_ln321_2_fu_2929_p2 <= "1" when (trunc_ln321_fu_2902_p1 = ap_const_lv23_0) else "0";
    icmp_ln321_3_fu_2941_p2 <= "0" when (tmp_93_fu_2909_p4 = ap_const_lv8_FF) else "1";
    icmp_ln321_4_fu_2947_p2 <= "1" when (trunc_ln321_1_fu_2919_p1 = ap_const_lv23_0) else "0";
    icmp_ln321_fu_2883_p2 <= "1" when (tmp_other_fu_116 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln334_1_fu_3062_p2 <= "1" when (trunc_ln334_fu_3035_p1 = ap_const_lv23_0) else "0";
    icmp_ln334_2_fu_3074_p2 <= "0" when (tmp_96_fu_3042_p4 = ap_const_lv8_FF) else "1";
    icmp_ln334_3_fu_3080_p2 <= "1" when (trunc_ln334_1_fu_3052_p1 = ap_const_lv23_0) else "0";
    icmp_ln334_fu_3056_p2 <= "0" when (tmp_95_fu_3025_p4 = ap_const_lv8_FF) else "1";
    k_real_2_fu_1436_p2 <= std_logic_vector(unsigned(k_real_1_fu_108) + unsigned(ap_const_lv32_1));
    k_real_3_fu_1442_p3 <= 
        k_real_fu_1430_p2 when (icmp_ln1065_fu_1424_p2(0) = '1') else 
        k_real_2_fu_1436_p2;
    k_real_fu_1430_p2 <= std_logic_vector(unsigned(tmp_other_1_fu_104) + unsigned(ap_const_lv32_2));
    lshr_ln295_1_fu_1391_p4 <= k_real_1_fu_108(9 downto 1);
    lshr_ln_fu_1358_p4 <= tmp_other_1_fu_104(9 downto 1);
    merge_1_5_fu_3122_p3 <= 
        i_real_4_reg_3875_pp0_iter5_reg when (or_ln334_fu_3104_p2(0) = '1') else 
        merge_1_1_reg_4138;
    merge_1_6_fu_3140_p3 <= 
        merge_1_5_fu_3122_p3 when (icmp_ln1065_reg_3317_pp0_iter5_reg(0) = '1') else 
        merge_1_1_reg_4138;
    merge_1_out <= merge_1_fu_92(10 - 1 downto 0);

    merge_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_3224_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_1_out_ap_vld <= ap_const_logic_1;
        else 
            merge_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merge_2_5_fu_3116_p3 <= 
        tmp_other_6_reg_4159 when (or_ln334_fu_3104_p2(0) = '1') else 
        merge_2_1_reg_4145;
    merge_2_6_fu_3134_p3 <= 
        merge_2_5_fu_3116_p3 when (icmp_ln1065_reg_3317_pp0_iter5_reg(0) = '1') else 
        merge_2_1_reg_4145;
    merge_2_out <= merge_2_fu_96(10 - 1 downto 0);

    merge_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_3224_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_3224_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_2_out_ap_vld <= ap_const_logic_1;
        else 
            merge_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln300_1_fu_1491_p2 <= (tmp_48_reg_3235 or ap_const_lv12_2);
    or_ln300_2_fu_1605_p2 <= (tmp_48_reg_3235 or ap_const_lv12_3);
    or_ln300_3_fu_1719_p2 <= (tmp_48_reg_3235 or ap_const_lv12_4);
    or_ln300_4_fu_1831_p2 <= (tmp_48_reg_3235 or ap_const_lv12_5);
    or_ln300_5_fu_1945_p2 <= (tmp_48_reg_3235 or ap_const_lv12_6);
    or_ln300_6_fu_2059_p2 <= (tmp_48_reg_3235 or ap_const_lv12_7);
    or_ln300_fu_1461_p2 <= (tmp_48_reg_3235 or ap_const_lv12_1);
    or_ln301_1_fu_1506_p2 <= (tmp_49_reg_3276 or ap_const_lv12_2);
    or_ln301_2_fu_1620_p2 <= (tmp_49_reg_3276 or ap_const_lv12_3);
    or_ln301_3_fu_1734_p2 <= (tmp_49_reg_3276 or ap_const_lv12_4);
    or_ln301_4_fu_1846_p2 <= (tmp_49_reg_3276 or ap_const_lv12_5);
    or_ln301_5_fu_1960_p2 <= (tmp_49_reg_3276 or ap_const_lv12_6);
    or_ln301_6_fu_2074_p2 <= (tmp_49_reg_3276 or ap_const_lv12_7);
    or_ln301_fu_1476_p2 <= (tmp_49_reg_3276 or ap_const_lv12_1);
    or_ln303_10_fu_2137_p2 <= (icmp_ln303_21_fu_2131_p2 or icmp_ln303_20_fu_2125_p2);
    or_ln303_11_fu_2155_p2 <= (icmp_ln303_23_fu_2149_p2 or icmp_ln303_22_fu_2143_p2);
    or_ln303_12_fu_2235_p2 <= (icmp_ln303_25_fu_2229_p2 or icmp_ln303_24_fu_2223_p2);
    or_ln303_13_fu_2253_p2 <= (icmp_ln303_27_fu_2247_p2 or icmp_ln303_26_fu_2241_p2);
    or_ln303_14_fu_2326_p2 <= (icmp_ln303_29_fu_2320_p2 or icmp_ln303_28_fu_2314_p2);
    or_ln303_15_fu_2344_p2 <= (icmp_ln303_31_fu_2338_p2 or icmp_ln303_30_fu_2332_p2);
    or_ln303_1_fu_1587_p2 <= (icmp_ln303_3_fu_1581_p2 or icmp_ln303_2_fu_1575_p2);
    or_ln303_2_fu_1683_p2 <= (icmp_ln303_5_fu_1677_p2 or icmp_ln303_4_fu_1671_p2);
    or_ln303_3_fu_1701_p2 <= (icmp_ln303_7_fu_1695_p2 or icmp_ln303_6_fu_1689_p2);
    or_ln303_4_fu_1795_p2 <= (icmp_ln303_9_fu_1789_p2 or icmp_ln303_8_fu_1783_p2);
    or_ln303_5_fu_1813_p2 <= (icmp_ln303_11_fu_1807_p2 or icmp_ln303_10_fu_1801_p2);
    or_ln303_6_fu_1909_p2 <= (icmp_ln303_13_fu_1903_p2 or icmp_ln303_12_fu_1897_p2);
    or_ln303_7_fu_1927_p2 <= (icmp_ln303_15_fu_1921_p2 or icmp_ln303_14_fu_1915_p2);
    or_ln303_8_fu_2023_p2 <= (icmp_ln303_17_fu_2017_p2 or icmp_ln303_16_fu_2011_p2);
    or_ln303_9_fu_2041_p2 <= (icmp_ln303_19_fu_2035_p2 or icmp_ln303_18_fu_2029_p2);
    or_ln303_fu_1569_p2 <= (icmp_ln303_fu_1557_p2 or icmp_ln303_1_fu_1563_p2);
    or_ln307_1_fu_2453_p2 <= (icmp_ln307_3_fu_2447_p2 or icmp_ln307_2_fu_2441_p2);
    or_ln307_2_fu_2508_p2 <= (icmp_ln307_5_fu_2502_p2 or icmp_ln307_4_fu_2496_p2);
    or_ln307_3_fu_2563_p2 <= (icmp_ln307_7_fu_2557_p2 or icmp_ln307_6_fu_2551_p2);
    or_ln307_4_fu_2618_p2 <= (icmp_ln307_9_fu_2612_p2 or icmp_ln307_8_fu_2606_p2);
    or_ln307_5_fu_2666_p2 <= (icmp_ln307_11_fu_2660_p2 or icmp_ln307_10_fu_2654_p2);
    or_ln307_6_fu_2728_p2 <= (icmp_ln307_13_fu_2722_p2 or icmp_ln307_12_fu_2716_p2);
    or_ln307_7_fu_2776_p2 <= (icmp_ln307_15_fu_2770_p2 or icmp_ln307_14_fu_2764_p2);
    or_ln307_fu_2398_p2 <= (icmp_ln307_fu_2386_p2 or icmp_ln307_1_fu_2392_p2);
    or_ln313_fu_2824_p2 <= (icmp_ln313_fu_2812_p2 or icmp_ln313_1_fu_2818_p2);
    or_ln321_1_fu_2935_p2 <= (icmp_ln321_2_fu_2929_p2 or icmp_ln321_1_fu_2923_p2);
    or_ln321_2_fu_2953_p2 <= (icmp_ln321_4_fu_2947_p2 or icmp_ln321_3_fu_2941_p2);
    or_ln321_fu_2971_p2 <= (icmp_ln321_fu_2883_p2 or and_ln321_1_fu_2965_p2);
    or_ln334_1_fu_3068_p2 <= (icmp_ln334_fu_3056_p2 or icmp_ln334_1_fu_3062_p2);
    or_ln334_2_fu_3086_p2 <= (icmp_ln334_3_fu_3080_p2 or icmp_ln334_2_fu_3074_p2);
    or_ln334_fu_3104_p2 <= (tmp_fu_3015_p3 or and_ln334_1_fu_3098_p2);
    ov_10_fu_2417_p3 <= 
        grp_fu_1727_p_dout0 when (and_ln303_5_reg_3612(0) = '1') else 
        grp_fu_1727_p_dout0;
    ov_11_fu_2520_p3 <= 
        ap_const_lv32_0 when (and_ln307_2_fu_2514_p2(0) = '1') else 
        ov_10_reg_3959;
    ov_14_fu_2472_p3 <= 
        grp_fu_1723_p_dout0 when (and_ln303_7_reg_3687(0) = '1') else 
        grp_fu_1723_p_dout0;
    ov_15_fu_2575_p3 <= 
        ap_const_lv32_0 when (and_ln307_3_fu_2569_p2(0) = '1') else 
        ov_14_reg_3991;
    ov_18_fu_2527_p3 <= 
        grp_fu_982_p2 when (and_ln303_9_reg_3752(0) = '1') else 
        grp_fu_982_p2;
    ov_19_fu_2630_p3 <= 
        ap_const_lv32_0 when (and_ln307_4_fu_2624_p2(0) = '1') else 
        ov_18_reg_4023;
    ov_22_fu_2582_p3 <= 
        grp_fu_982_p2 when (and_ln303_11_reg_3842(0) = '1') else 
        grp_fu_982_p2;
    ov_23_fu_2678_p3 <= 
        ap_const_lv32_0 when (and_ln307_5_fu_2672_p2(0) = '1') else 
        ov_22_reg_4046;
    ov_26_fu_2685_p3 <= 
        grp_fu_982_p2 when (and_ln303_13_reg_3895(0) = '1') else 
        grp_fu_982_p2;
    ov_27_fu_2740_p3 <= 
        ap_const_lv32_0 when (and_ln307_6_fu_2734_p2(0) = '1') else 
        ov_26_reg_4068;
    ov_2_fu_2271_p3 <= 
        grp_fu_1723_p_dout0 when (and_ln303_1_reg_3454(0) = '1') else 
        grp_fu_1723_p_dout0;
    ov_30_fu_2692_p3 <= 
        reg_1296 when (and_ln303_15_reg_3927(0) = '1') else 
        grp_fu_987_p2;
    ov_31_fu_2788_p3 <= 
        ap_const_lv32_0 when (and_ln307_7_fu_2782_p2(0) = '1') else 
        ov_30_reg_4080;
    ov_32_fu_2410_p3 <= 
        ap_const_lv32_0 when (and_ln307_fu_2404_p2(0) = '1') else 
        ov_2_reg_3910;
    ov_6_fu_2362_p3 <= 
        grp_fu_1723_p_dout0 when (and_ln303_3_reg_3519(0) = '1') else 
        grp_fu_1723_p_dout0;
    ov_7_fu_2465_p3 <= 
        ap_const_lv32_0 when (and_ln307_1_fu_2459_p2(0) = '1') else 
        ov_6_reg_3932;

    regions_center_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_center_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_center_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce0 <= ap_const_logic_1;
        else 
            regions_center_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce1 <= ap_const_logic_1;
        else 
            regions_center_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_center_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_center_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce0 <= ap_const_logic_1;
        else 
            regions_center_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce1 <= ap_const_logic_1;
        else 
            regions_center_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_max_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_max_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce0 <= ap_const_logic_1;
        else 
            regions_max_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce1 <= ap_const_logic_1;
        else 
            regions_max_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_max_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_max_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce0 <= ap_const_logic_1;
        else 
            regions_max_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce1 <= ap_const_logic_1;
        else 
            regions_max_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_min_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_min_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce0 <= ap_const_logic_1;
        else 
            regions_min_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce1 <= ap_const_logic_1;
        else 
            regions_min_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln301_fu_1414_p1, ap_block_pp0_stage2, zext_ln301_1_fu_1481_p1, ap_block_pp0_stage3, zext_ln301_2_fu_1511_p1, ap_block_pp0_stage4, zext_ln301_3_fu_1625_p1, ap_block_pp0_stage5, zext_ln301_4_fu_1739_p1, ap_block_pp0_stage6, zext_ln301_5_fu_1851_p1, ap_block_pp0_stage7, zext_ln301_6_fu_1965_p1, ap_block_pp0_stage0, zext_ln301_7_fu_2079_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address0 <= zext_ln301_7_fu_2079_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address0 <= zext_ln301_6_fu_1965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address0 <= zext_ln301_5_fu_1851_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address0 <= zext_ln301_4_fu_1739_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address0 <= zext_ln301_3_fu_1625_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address0 <= zext_ln301_2_fu_1511_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address0 <= zext_ln301_1_fu_1481_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address0 <= zext_ln301_fu_1414_p1(12 - 1 downto 0);
        else 
            regions_min_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln300_fu_1381_p1, ap_block_pp0_stage1, zext_ln300_1_fu_1466_p1, ap_block_pp0_stage2, zext_ln300_2_fu_1496_p1, ap_block_pp0_stage3, zext_ln300_3_fu_1610_p1, ap_block_pp0_stage4, zext_ln300_4_fu_1724_p1, ap_block_pp0_stage5, zext_ln300_5_fu_1836_p1, ap_block_pp0_stage6, zext_ln300_6_fu_1950_p1, ap_block_pp0_stage7, zext_ln300_7_fu_2064_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address1 <= zext_ln300_7_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address1 <= zext_ln300_6_fu_1950_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address1 <= zext_ln300_5_fu_1836_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address1 <= zext_ln300_4_fu_1724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address1 <= zext_ln300_3_fu_1610_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address1 <= zext_ln300_2_fu_1496_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address1 <= zext_ln300_1_fu_1466_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address1 <= zext_ln300_fu_1381_p1(12 - 1 downto 0);
        else 
            regions_min_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce0 <= ap_const_logic_1;
        else 
            regions_min_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce1 <= ap_const_logic_1;
        else 
            regions_min_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sc_2_fu_2849_p3 <= 
        overlap_7_reg_4102_pp0_iter4_reg when (and_ln313_fu_2830_p2(0) = '1') else 
        sc_fu_2845_p1;
    sc_fu_2845_p1 <= xor_ln317_fu_2839_p2;
    score_2_fu_3110_p3 <= 
        tmp_score_4_reg_4164 when (or_ln334_fu_3104_p2(0) = '1') else 
        score_load_reg_4151;
    score_3_fu_3128_p3 <= 
        score_2_fu_3110_p3 when (icmp_ln1065_reg_3317_pp0_iter5_reg(0) = '1') else 
        score_load_reg_4151;
    tmp_48_fu_1373_p3 <= (add_ln300_fu_1368_p2 & ap_const_lv3_0);
    tmp_49_fu_1406_p3 <= (add_ln301_fu_1401_p2 & ap_const_lv3_0);
    tmp_50_fu_1525_p4 <= bitcast_ln303_fu_1521_p1(30 downto 23);
    tmp_51_fu_1543_p4 <= bitcast_ln303_1_fu_1539_p1(30 downto 23);
    tmp_53_fu_2372_p4 <= bitcast_ln307_fu_2369_p1(30 downto 23);
    tmp_55_fu_1639_p4 <= bitcast_ln303_2_fu_1635_p1(30 downto 23);
    tmp_56_fu_1657_p4 <= bitcast_ln303_3_fu_1653_p1(30 downto 23);
    tmp_58_fu_2427_p4 <= bitcast_ln307_1_fu_2424_p1(30 downto 23);
    tmp_60_fu_1752_p4 <= bitcast_ln303_4_fu_1749_p1(30 downto 23);
    tmp_61_fu_1769_p4 <= bitcast_ln303_5_fu_1766_p1(30 downto 23);
    tmp_63_fu_2482_p4 <= bitcast_ln307_2_fu_2479_p1(30 downto 23);
    tmp_65_fu_1865_p4 <= bitcast_ln303_6_fu_1861_p1(30 downto 23);
    tmp_66_fu_1883_p4 <= bitcast_ln303_7_fu_1879_p1(30 downto 23);
    tmp_68_fu_2537_p4 <= bitcast_ln307_3_fu_2534_p1(30 downto 23);
    tmp_70_fu_1979_p4 <= bitcast_ln303_8_fu_1975_p1(30 downto 23);
    tmp_71_fu_1997_p4 <= bitcast_ln303_9_fu_1993_p1(30 downto 23);
    tmp_73_fu_2592_p4 <= bitcast_ln307_4_fu_2589_p1(30 downto 23);
    tmp_75_fu_2093_p4 <= bitcast_ln303_10_fu_2089_p1(30 downto 23);
    tmp_76_fu_2111_p4 <= bitcast_ln303_11_fu_2107_p1(30 downto 23);
    tmp_78_fu_2640_p4 <= bitcast_ln307_5_fu_2637_p1(30 downto 23);
    tmp_80_fu_2192_p4 <= bitcast_ln303_12_fu_2189_p1(30 downto 23);
    tmp_81_fu_2209_p4 <= bitcast_ln303_13_fu_2206_p1(30 downto 23);
    tmp_83_fu_2702_p4 <= bitcast_ln307_6_fu_2699_p1(30 downto 23);
    tmp_85_fu_2282_p4 <= bitcast_ln303_14_fu_2278_p1(30 downto 23);
    tmp_86_fu_2300_p4 <= bitcast_ln303_15_fu_2296_p1(30 downto 23);
    tmp_88_fu_2750_p4 <= bitcast_ln307_7_fu_2747_p1(30 downto 23);
    tmp_90_fu_2798_p4 <= bitcast_ln313_fu_2795_p1(30 downto 23);
    tmp_92_fu_2892_p4 <= bitcast_ln321_fu_2889_p1(30 downto 23);
    tmp_93_fu_2909_p4 <= bitcast_ln321_1_fu_2906_p1(30 downto 23);
    tmp_95_fu_3025_p4 <= bitcast_ln334_fu_3022_p1(30 downto 23);
    tmp_96_fu_3042_p4 <= bitcast_ln334_1_fu_3039_p1(30 downto 23);
    tmp_fu_3015_p3 <= merge_1_1_reg_4138(31 downto 31);
    tmp_other_5_fu_2991_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln1065_reg_3317_pp0_iter5_reg(0) = '1') else 
        tmp_other_6_fu_2977_p3;
    tmp_other_6_fu_2977_p3 <= 
        i_real_3_reg_3216_pp0_iter5_reg when (or_ln321_fu_2971_p2(0) = '1') else 
        tmp_other_fu_116;
    tmp_score_3_fu_2998_p3 <= 
        ap_const_lv32_0 when (icmp_ln1065_reg_3317_pp0_iter5_reg(0) = '1') else 
        tmp_score_4_fu_2984_p3;
    tmp_score_4_fu_2984_p3 <= 
        sc_2_reg_4124 when (or_ln321_fu_2971_p2(0) = '1') else 
        tmp_score_load_reg_4131;
    trunc_ln256_1_fu_1455_p1 <= i_real_3_reg_3216(1 - 1 downto 0);
    trunc_ln256_fu_1354_p1 <= k_real_1_fu_108(1 - 1 downto 0);
    trunc_ln303_10_fu_2103_p1 <= bitcast_ln303_10_fu_2089_p1(23 - 1 downto 0);
    trunc_ln303_11_fu_2121_p1 <= bitcast_ln303_11_fu_2107_p1(23 - 1 downto 0);
    trunc_ln303_12_fu_2202_p1 <= bitcast_ln303_12_fu_2189_p1(23 - 1 downto 0);
    trunc_ln303_13_fu_2219_p1 <= bitcast_ln303_13_fu_2206_p1(23 - 1 downto 0);
    trunc_ln303_14_fu_2292_p1 <= bitcast_ln303_14_fu_2278_p1(23 - 1 downto 0);
    trunc_ln303_15_fu_2310_p1 <= bitcast_ln303_15_fu_2296_p1(23 - 1 downto 0);
    trunc_ln303_1_fu_1553_p1 <= bitcast_ln303_1_fu_1539_p1(23 - 1 downto 0);
    trunc_ln303_2_fu_1649_p1 <= bitcast_ln303_2_fu_1635_p1(23 - 1 downto 0);
    trunc_ln303_3_fu_1667_p1 <= bitcast_ln303_3_fu_1653_p1(23 - 1 downto 0);
    trunc_ln303_4_fu_1762_p1 <= bitcast_ln303_4_fu_1749_p1(23 - 1 downto 0);
    trunc_ln303_5_fu_1779_p1 <= bitcast_ln303_5_fu_1766_p1(23 - 1 downto 0);
    trunc_ln303_6_fu_1875_p1 <= bitcast_ln303_6_fu_1861_p1(23 - 1 downto 0);
    trunc_ln303_7_fu_1893_p1 <= bitcast_ln303_7_fu_1879_p1(23 - 1 downto 0);
    trunc_ln303_8_fu_1989_p1 <= bitcast_ln303_8_fu_1975_p1(23 - 1 downto 0);
    trunc_ln303_9_fu_2007_p1 <= bitcast_ln303_9_fu_1993_p1(23 - 1 downto 0);
    trunc_ln303_fu_1535_p1 <= bitcast_ln303_fu_1521_p1(23 - 1 downto 0);
    trunc_ln307_1_fu_2437_p1 <= bitcast_ln307_1_fu_2424_p1(23 - 1 downto 0);
    trunc_ln307_2_fu_2492_p1 <= bitcast_ln307_2_fu_2479_p1(23 - 1 downto 0);
    trunc_ln307_3_fu_2547_p1 <= bitcast_ln307_3_fu_2534_p1(23 - 1 downto 0);
    trunc_ln307_4_fu_2602_p1 <= bitcast_ln307_4_fu_2589_p1(23 - 1 downto 0);
    trunc_ln307_5_fu_2650_p1 <= bitcast_ln307_5_fu_2637_p1(23 - 1 downto 0);
    trunc_ln307_6_fu_2712_p1 <= bitcast_ln307_6_fu_2699_p1(23 - 1 downto 0);
    trunc_ln307_7_fu_2760_p1 <= bitcast_ln307_7_fu_2747_p1(23 - 1 downto 0);
    trunc_ln307_fu_2382_p1 <= bitcast_ln307_fu_2369_p1(23 - 1 downto 0);
    trunc_ln313_fu_2808_p1 <= bitcast_ln313_fu_2795_p1(23 - 1 downto 0);
    trunc_ln321_1_fu_2919_p1 <= bitcast_ln321_1_fu_2906_p1(23 - 1 downto 0);
    trunc_ln321_fu_2902_p1 <= bitcast_ln321_fu_2889_p1(23 - 1 downto 0);
    trunc_ln334_1_fu_3052_p1 <= bitcast_ln334_1_fu_3039_p1(23 - 1 downto 0);
    trunc_ln334_fu_3035_p1 <= bitcast_ln334_fu_3022_p1(23 - 1 downto 0);
    xor_ln317_fu_2839_p2 <= (bitcast_ln317_fu_2835_p1 xor ap_const_lv32_80000000);
    zext_ln300_1_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_fu_1461_p2),64));
    zext_ln300_2_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_1_fu_1491_p2),64));
    zext_ln300_3_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_2_fu_1605_p2),64));
    zext_ln300_4_fu_1724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_3_fu_1719_p2),64));
    zext_ln300_5_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_4_fu_1831_p2),64));
    zext_ln300_6_fu_1950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_5_fu_1945_p2),64));
    zext_ln300_7_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_6_fu_2059_p2),64));
    zext_ln300_fu_1381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_1373_p3),64));
    zext_ln301_1_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_fu_1476_p2),64));
    zext_ln301_2_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_1_fu_1506_p2),64));
    zext_ln301_3_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_2_fu_1620_p2),64));
    zext_ln301_4_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_3_fu_1734_p2),64));
    zext_ln301_5_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_4_fu_1846_p2),64));
    zext_ln301_6_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_5_fu_1960_p2),64));
    zext_ln301_7_fu_2079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln301_6_fu_2074_p2),64));
    zext_ln301_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_1406_p3),64));
end behav;
