Classic Timing Analyzer report for datapath
Wed Nov 24 22:02:46 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.538 ns                         ; k[4]                ; exp_r_alu:U3|dr2[4] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 31.200 ns                        ; exp_r_alu:U3|dr2[2] ; seg[1]              ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 24.874 ns                        ; k[3]                ; seg[1]              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.010 ns                        ; k[7]                ; sw_pc_ar:U1|ar[7]   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 38.63 MHz ( period = 25.884 ns ) ; fsm:U0|mcode[18]    ; sw_pc_ar:U1|pc[7]   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.177 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.572 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 43.38 MHz ( period = 23.054 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.761 ns               ;
; N/A                                     ; 43.64 MHz ( period = 22.916 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.693 ns               ;
; N/A                                     ; 44.02 MHz ( period = 22.718 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 44.44 MHz ( period = 22.500 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.485 ns               ;
; N/A                                     ; 44.74 MHz ( period = 22.350 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.369 ns               ;
; N/A                                     ; 44.93 MHz ( period = 22.258 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.874 ns               ;
; N/A                                     ; 45.48 MHz ( period = 21.990 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.872 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.171 ns               ;
; N/A                                     ; 45.75 MHz ( period = 21.858 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.674 ns               ;
; N/A                                     ; 45.79 MHz ( period = 21.838 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.664 ns               ;
; N/A                                     ; 45.96 MHz ( period = 21.756 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 10.113 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.494 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 10.492 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.265 ns               ;
; N/A                                     ; 47.56 MHz ( period = 21.028 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.790 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 48.13 MHz ( period = 20.776 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 48.73 MHz ( period = 20.522 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.006 ns               ;
; N/A                                     ; 49.14 MHz ( period = 20.350 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.920 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.334 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.128 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.298 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.122 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.102 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.796 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.028 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.249 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.964 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.196 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.882 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 50.33 MHz ( period = 19.870 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.155 ns                ;
; N/A                                     ; 50.42 MHz ( period = 19.832 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.758 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.748 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 50.76 MHz ( period = 19.702 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 50.77 MHz ( period = 19.698 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 9.064 ns                ;
; N/A                                     ; 50.97 MHz ( period = 19.618 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.023 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 51.47 MHz ( period = 19.430 ns )                    ; exp_r_alu:U3|dr1[6]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.460 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.412 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 51.56 MHz ( period = 19.396 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.909 ns                ;
; N/A                                     ; 52.11 MHz ( period = 19.192 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 52.12 MHz ( period = 19.186 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 52.39 MHz ( period = 19.088 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 9.289 ns                ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 52.47 MHz ( period = 19.058 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 52.58 MHz ( period = 19.018 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.743 ns                ;
; N/A                                     ; 52.65 MHz ( period = 18.994 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 52.73 MHz ( period = 18.966 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.717 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.916 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.203 ns                ;
; N/A                                     ; 52.95 MHz ( period = 18.884 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.636 ns                ;
; N/A                                     ; 52.97 MHz ( period = 18.880 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 53.05 MHz ( period = 18.850 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 9.170 ns                ;
; N/A                                     ; 53.18 MHz ( period = 18.804 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.164 ns                ;
; N/A                                     ; 53.24 MHz ( period = 18.782 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.626 ns                ;
; N/A                                     ; 53.34 MHz ( period = 18.746 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.118 ns                ;
; N/A                                     ; 53.40 MHz ( period = 18.726 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 53.58 MHz ( period = 18.662 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 53.71 MHz ( period = 18.620 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 53.75 MHz ( period = 18.606 ns )                    ; exp_r_alu:U3|dr2[6]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.048 ns                ;
; N/A                                     ; 54.15 MHz ( period = 18.466 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[5] ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.920 ns                ;
; N/A                                     ; 54.40 MHz ( period = 18.382 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 54.46 MHz ( period = 18.362 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 8.926 ns                ;
; N/A                                     ; 54.47 MHz ( period = 18.360 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 8.925 ns                ;
; N/A                                     ; 54.63 MHz ( period = 18.306 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|pc[2]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.388 ns                ;
; N/A                                     ; 54.76 MHz ( period = 18.260 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.817 ns                ;
; N/A                                     ; 54.87 MHz ( period = 18.226 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 55.40 MHz ( period = 18.050 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.239 ns                ;
; N/A                                     ; 55.52 MHz ( period = 18.010 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.199 ns                ;
; N/A                                     ; 55.67 MHz ( period = 17.962 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A                                     ; 55.74 MHz ( period = 17.942 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 55.77 MHz ( period = 17.930 ns )                    ; exp_r_alu:U3|dr1[6]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 56.61 MHz ( period = 17.664 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 56.72 MHz ( period = 17.630 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 56.82 MHz ( period = 17.598 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 56.96 MHz ( period = 17.556 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[4] ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 56.97 MHz ( period = 17.552 ns )                    ; exp_r_alu:U3|dr1[7]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 57.58 MHz ( period = 17.366 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.391 ns                ;
; N/A                                     ; 57.80 MHz ( period = 17.302 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.413 ns                ;
; N/A                                     ; 57.82 MHz ( period = 17.294 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.392 ns                ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.846 ns                ;
; N/A                                     ; 57.94 MHz ( period = 17.258 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.391 ns                ;
; N/A                                     ; 58.04 MHz ( period = 17.230 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.829 ns                ;
; N/A                                     ; 58.15 MHz ( period = 17.198 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 58.16 MHz ( period = 17.194 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.832 ns                ;
; N/A                                     ; 58.42 MHz ( period = 17.118 ns )                    ; exp_r_alu:U3|dr2[6]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.734 ns                ;
; N/A                                     ; 58.79 MHz ( period = 17.010 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.249 ns                ;
; N/A                                     ; 58.92 MHz ( period = 16.972 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 58.96 MHz ( period = 16.960 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 59.30 MHz ( period = 16.864 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.647 ns                ;
; N/A                                     ; 59.37 MHz ( period = 16.844 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 59.53 MHz ( period = 16.798 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 59.61 MHz ( period = 16.776 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 59.76 MHz ( period = 16.734 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.581 ns                ;
; N/A                                     ; 59.81 MHz ( period = 16.720 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.506 ns                ;
; N/A                                     ; 60.18 MHz ( period = 16.616 ns )                    ; exp_r_alu:U3|dr2[7]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 60.20 MHz ( period = 16.612 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.068 ns                ;
; N/A                                     ; 60.36 MHz ( period = 16.568 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 60.81 MHz ( period = 16.446 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 60.86 MHz ( period = 16.432 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 61.07 MHz ( period = 16.374 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.401 ns                ;
; N/A                                     ; 61.14 MHz ( period = 16.356 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.923 ns                ;
; N/A                                     ; 61.57 MHz ( period = 16.242 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; sw_pc_ar:U1|ar[2]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.355 ns                ;
; N/A                                     ; 61.93 MHz ( period = 16.146 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.269 ns                ;
; N/A                                     ; 61.95 MHz ( period = 16.142 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 62.17 MHz ( period = 16.084 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.277 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[1] ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.704 ns                ;
; N/A                                     ; 62.45 MHz ( period = 16.012 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.751 ns                ;
; N/A                                     ; 62.49 MHz ( period = 16.002 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 62.52 MHz ( period = 15.994 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.231 ns                ;
; N/A                                     ; 62.62 MHz ( period = 15.970 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 62.79 MHz ( period = 15.926 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.725 ns                ;
; N/A                                     ; 63.11 MHz ( period = 15.846 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.685 ns                ;
; N/A                                     ; 63.39 MHz ( period = 15.776 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 63.40 MHz ( period = 15.774 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.102 ns                ;
; N/A                                     ; 64.07 MHz ( period = 15.608 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 64.10 MHz ( period = 15.600 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 64.21 MHz ( period = 15.574 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.514 ns                ;
; N/A                                     ; 64.52 MHz ( period = 15.500 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; 64.62 MHz ( period = 15.474 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[4] ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 65.15 MHz ( period = 15.350 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 65.33 MHz ( period = 15.306 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 65.38 MHz ( period = 15.296 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 65.48 MHz ( period = 15.272 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 65.51 MHz ( period = 15.264 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 65.60 MHz ( period = 15.244 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 65.73 MHz ( period = 15.214 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 65.89 MHz ( period = 15.176 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 65.92 MHz ( period = 15.170 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 66.04 MHz ( period = 15.142 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.333 ns                ;
; N/A                                     ; 66.13 MHz ( period = 15.122 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 66.18 MHz ( period = 15.110 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.786 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.311 ns                ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|pc[2]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.752 ns                ;
; N/A                                     ; 66.81 MHz ( period = 14.968 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 67.01 MHz ( period = 14.924 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.693 ns                ;
; N/A                                     ; 67.17 MHz ( period = 14.888 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[1] ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.862 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.132 ns                ;
; N/A                                     ; 67.38 MHz ( period = 14.842 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.635 ns                ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.608 ns                ;
; N/A                                     ; 68.18 MHz ( period = 14.668 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|pc[2]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.549 ns                ;
; N/A                                     ; 68.36 MHz ( period = 14.628 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.546 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.538 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.480 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.536 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 69.18 MHz ( period = 14.456 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.932 ns                ;
; N/A                                     ; 69.46 MHz ( period = 14.396 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.432 ns                ;
; N/A                                     ; 69.66 MHz ( period = 14.356 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.170 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.319 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.301 ns                ;
; N/A                                     ; 71.09 MHz ( period = 14.066 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 71.18 MHz ( period = 14.048 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 71.56 MHz ( period = 13.974 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 71.57 MHz ( period = 13.972 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 71.59 MHz ( period = 13.968 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 71.85 MHz ( period = 13.918 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 71.90 MHz ( period = 13.908 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[5] ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 71.91 MHz ( period = 13.906 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[5] ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.661 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.784 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.123 ns                ;
; N/A                                     ; 72.93 MHz ( period = 13.712 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 72.97 MHz ( period = 13.704 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 73.15 MHz ( period = 13.670 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.539 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.046 ns                ;
; N/A                                     ; 73.21 MHz ( period = 13.660 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; sw_pc_ar:U1|ar[6]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.044 ns                ;
; N/A                                     ; 73.77 MHz ( period = 13.556 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 6.540 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                   ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 74.68 MHz ( period = 13.390 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 75.47 MHz ( period = 13.250 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[5]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.851 ns                ;
; N/A                                     ; 75.70 MHz ( period = 13.210 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.822 ns                ;
; N/A                                     ; 75.94 MHz ( period = 13.168 ns )                    ; fsm:U0|mcode[17]                                                                                                      ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 76.29 MHz ( period = 13.108 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[4] ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 76.76 MHz ( period = 13.028 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 76.84 MHz ( period = 13.014 ns )                    ; fsm:U0|mcode[0]                                                                                                       ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.724 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.202 ns                ;
; N/A                                     ; 77.00 MHz ( period = 12.987 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                   ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.727 ns               ;
; N/A                                     ; 77.10 MHz ( period = 12.970 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; sw_pc_ar:U1|ar[2]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 77.41 MHz ( period = 12.918 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; fsm:U0|mcode[21]                                                                                                      ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.681 ns                ;
; N/A                                     ; 77.80 MHz ( period = 12.853 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                   ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.593 ns               ;
; N/A                                     ; 78.00 MHz ( period = 12.820 ns )                    ; fsm:U0|mcode[18]                                                                                                      ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.787 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                   ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.527 ns               ;
; N/A                                     ; 78.27 MHz ( period = 12.777 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                   ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 12.517 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                 ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                                                            ; To Clock ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.538 ns   ; k[4] ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk      ;
; N/A   ; None         ; 7.360 ns   ; k[5] ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk      ;
; N/A   ; None         ; 7.156 ns   ; k[7] ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk      ;
; N/A   ; None         ; 7.022 ns   ; k[3] ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk      ;
; N/A   ; None         ; 6.661 ns   ; k[3] ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk      ;
; N/A   ; None         ; 6.241 ns   ; k[4] ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk      ;
; N/A   ; None         ; 6.202 ns   ; k[2] ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk      ;
; N/A   ; None         ; 5.897 ns   ; k[1] ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk      ;
; N/A   ; None         ; 5.761 ns   ; k[1] ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.741 ns   ; k[7] ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.545 ns   ; k[3] ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk      ;
; N/A   ; None         ; 5.419 ns   ; k[0] ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.412 ns   ; k[0] ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.398 ns   ; k[6] ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.314 ns   ; k[4] ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk      ;
; N/A   ; None         ; 5.234 ns   ; k[3] ; sw_pc_ar:U1|ar[3]                                                                                                                             ; clk      ;
; N/A   ; None         ; 5.225 ns   ; k[7] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A   ; None         ; 5.186 ns   ; k[6] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A   ; None         ; 5.081 ns   ; k[5] ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk      ;
; N/A   ; None         ; 4.847 ns   ; k[4] ; sw_pc_ar:U1|ar[4]                                                                                                                             ; clk      ;
; N/A   ; None         ; 4.803 ns   ; k[3] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A   ; None         ; 4.667 ns   ; k[2] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A   ; None         ; 4.623 ns   ; k[0] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A   ; None         ; 4.577 ns   ; k[4] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A   ; None         ; 4.525 ns   ; k[0] ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk      ;
; N/A   ; None         ; 4.502 ns   ; k[5] ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk      ;
; N/A   ; None         ; 4.448 ns   ; k[2] ; sw_pc_ar:U1|pc[2]                                                                                                                             ; clk      ;
; N/A   ; None         ; 4.441 ns   ; k[6] ; sw_pc_ar:U1|ar[6]                                                                                                                             ; clk      ;
; N/A   ; None         ; 4.362 ns   ; k[1] ; sw_pc_ar:U1|ar[1]                                                                                                                             ; clk      ;
; N/A   ; None         ; 4.236 ns   ; k[1] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A   ; None         ; 4.029 ns   ; k[2] ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk      ;
; N/A   ; None         ; 3.995 ns   ; k[7] ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk      ;
; N/A   ; None         ; 3.951 ns   ; k[0] ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk      ;
; N/A   ; None         ; 3.704 ns   ; k[5] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A   ; None         ; 3.471 ns   ; k[5] ; sw_pc_ar:U1|ar[5]                                                                                                                             ; clk      ;
; N/A   ; None         ; 3.416 ns   ; k[2] ; sw_pc_ar:U1|ar[2]                                                                                                                             ; clk      ;
; N/A   ; None         ; 3.404 ns   ; k[6] ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk      ;
; N/A   ; None         ; 3.265 ns   ; k[7] ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk      ;
; N/A   ; None         ; 3.223 ns   ; k[1] ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk      ;
; N/A   ; None         ; 2.352 ns   ; k[6] ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk      ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                  ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 31.200 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.066 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.000 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.999 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.990 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.830 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.830 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.829 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.829 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.818 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.696 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.696 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.695 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.695 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.630 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.630 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.629 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.629 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.629 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.629 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.628 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.628 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.620 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.620 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.619 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.619 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.488 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.485 ns  ; exp_r_alu:U3|dr2[2]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.448 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.448 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.447 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.447 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.354 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.351 ns  ; exp_r_alu:U3|dr2[3]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.288 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.287 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.285 ns  ; exp_r_alu:U3|dr2[1]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.284 ns  ; fsm:U0|mcode[18]                                                                                                      ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.278 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.275 ns  ; exp_r_alu:U3|dr2[0]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.106 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.103 ns  ; exp_r_alu:U3|dr1[0]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.590 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.568 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.381 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.347 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.280 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.220 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.220 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.219 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.219 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 29.198 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.198 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.197 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.197 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 29.153 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.149 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.121 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.011 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.011 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.010 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.010 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.977 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.977 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.976 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.976 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.910 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.910 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.909 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.909 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.878 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.875 ns  ; exp_r_alu:U3|dr1[1]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.864 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 28.856 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.853 ns  ; exp_r_alu:U3|dr1[2]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.783 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.783 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.782 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.782 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.779 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.779 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.778 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.778 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.751 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.751 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.750 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.750 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.709 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 28.669 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.666 ns  ; exp_r_alu:U3|dr1[3]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.635 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.632 ns  ; exp_r_alu:U3|dr2[5]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.568 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.565 ns  ; exp_r_alu:U3|dr1[4]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.494 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.494 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.493 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.493 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.441 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.438 ns  ; exp_r_alu:U3|dr1[5]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.437 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.434 ns  ; fsm:U0|mcode[21]                                                                                                      ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.409 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.406 ns  ; exp_r_alu:U3|dr1[6]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.339 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.339 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.338 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.338 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.182 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 28.152 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.149 ns  ; exp_r_alu:U3|dr2[4]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.062 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.997 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.994 ns  ; exp_r_alu:U3|dr2[6]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.812 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.812 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.811 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.811 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.714 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.692 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.692 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.691 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.691 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.470 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.467 ns  ; exp_r_alu:U3|dr1[7]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.350 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.347 ns  ; fsm:U0|mcode[17]                                                                                                      ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.344 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.344 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.343 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.343 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.002 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 26.999 ns  ; exp_r_alu:U3|dr2[7]                                                                                                   ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 26.260 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.158 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.046 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.030 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.017 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 25.893 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 25.893 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.890 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.858 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 25.788 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.788 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.787 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 25.787 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 25.679 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 25.679 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.676 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.663 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.662 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.659 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 25.659 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 25.647 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.647 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.646 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 25.646 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 25.644 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 25.548 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.540 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[6] ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 25.446 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.443 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[7] ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 25.334 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.326 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[2] ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 25.321 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.318 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[0] ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 25.305 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.305 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 25.302 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[3] ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 25.252 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 25.232 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.938 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 24.937 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 24.934 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 24.934 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 24.882 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 24.882 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 24.881 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 24.881 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 24.865 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 24.865 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 24.862 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 24.847 ns  ; sw_pc_ar:U1|pc[5]                                                                                                     ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.830 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 24.719 ns  ; sw_pc_ar:U1|pc[7]                                                                                                     ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.681 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[5] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.655 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[1] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.647 ns  ; sw_pc_ar:U1|pc[2]                                                                                                     ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.605 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|q_a[4] ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 24.596 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 24.593 ns  ; sw_pc_ar:U1|pc[0]                                                                                                     ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 24.540 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 24.537 ns  ; sw_pc_ar:U1|pc[3]                                                                                                     ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 24.520 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 24.512 ns  ; fsm:U0|mcode[0]                                                                                                       ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 24.480 ns  ; sw_pc_ar:U1|pc[5]                                                                                                     ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 24.480 ns  ; sw_pc_ar:U1|pc[5]                                                                                                     ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 24.478 ns  ; sw_pc_ar:U1|pc[5]                                                                                                     ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 24.477 ns  ; sw_pc_ar:U1|pc[5]                                                                                                     ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 24.441 ns  ; sw_pc_ar:U1|pc[6]                                                                                                     ; seg[1] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                       ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 24.874 ns       ; k[3] ; seg[1] ;
; N/A   ; None              ; 24.672 ns       ; k[6] ; seg[1] ;
; N/A   ; None              ; 24.631 ns       ; k[7] ; seg[1] ;
; N/A   ; None              ; 24.504 ns       ; k[3] ; seg[3] ;
; N/A   ; None              ; 24.504 ns       ; k[3] ; seg[2] ;
; N/A   ; None              ; 24.503 ns       ; k[3] ; seg[5] ;
; N/A   ; None              ; 24.503 ns       ; k[3] ; seg[4] ;
; N/A   ; None              ; 24.305 ns       ; k[6] ; seg[4] ;
; N/A   ; None              ; 24.305 ns       ; k[6] ; seg[2] ;
; N/A   ; None              ; 24.302 ns       ; k[6] ; seg[3] ;
; N/A   ; None              ; 24.270 ns       ; k[6] ; seg[5] ;
; N/A   ; None              ; 24.261 ns       ; k[7] ; seg[3] ;
; N/A   ; None              ; 24.261 ns       ; k[7] ; seg[2] ;
; N/A   ; None              ; 24.260 ns       ; k[7] ; seg[5] ;
; N/A   ; None              ; 24.260 ns       ; k[7] ; seg[4] ;
; N/A   ; None              ; 24.162 ns       ; k[3] ; seg[6] ;
; N/A   ; None              ; 24.159 ns       ; k[3] ; seg[7] ;
; N/A   ; None              ; 24.116 ns       ; k[2] ; seg[1] ;
; N/A   ; None              ; 24.018 ns       ; k[0] ; seg[1] ;
; N/A   ; None              ; 23.960 ns       ; k[6] ; seg[6] ;
; N/A   ; None              ; 23.952 ns       ; k[6] ; seg[7] ;
; N/A   ; None              ; 23.919 ns       ; k[7] ; seg[6] ;
; N/A   ; None              ; 23.916 ns       ; k[7] ; seg[7] ;
; N/A   ; None              ; 23.749 ns       ; k[2] ; seg[4] ;
; N/A   ; None              ; 23.749 ns       ; k[2] ; seg[2] ;
; N/A   ; None              ; 23.746 ns       ; k[2] ; seg[3] ;
; N/A   ; None              ; 23.714 ns       ; k[2] ; seg[5] ;
; N/A   ; None              ; 23.651 ns       ; k[0] ; seg[3] ;
; N/A   ; None              ; 23.650 ns       ; k[0] ; seg[2] ;
; N/A   ; None              ; 23.647 ns       ; k[0] ; seg[5] ;
; N/A   ; None              ; 23.647 ns       ; k[0] ; seg[4] ;
; N/A   ; None              ; 23.404 ns       ; k[2] ; seg[6] ;
; N/A   ; None              ; 23.396 ns       ; k[2] ; seg[7] ;
; N/A   ; None              ; 23.365 ns       ; k[4] ; seg[1] ;
; N/A   ; None              ; 23.309 ns       ; k[0] ; seg[6] ;
; N/A   ; None              ; 23.306 ns       ; k[0] ; seg[7] ;
; N/A   ; None              ; 22.998 ns       ; k[4] ; seg[3] ;
; N/A   ; None              ; 22.997 ns       ; k[4] ; seg[2] ;
; N/A   ; None              ; 22.994 ns       ; k[4] ; seg[5] ;
; N/A   ; None              ; 22.994 ns       ; k[4] ; seg[4] ;
; N/A   ; None              ; 22.972 ns       ; k[1] ; seg[1] ;
; N/A   ; None              ; 22.808 ns       ; k[5] ; seg[1] ;
; N/A   ; None              ; 22.656 ns       ; k[4] ; seg[6] ;
; N/A   ; None              ; 22.653 ns       ; k[4] ; seg[7] ;
; N/A   ; None              ; 22.605 ns       ; k[1] ; seg[4] ;
; N/A   ; None              ; 22.605 ns       ; k[1] ; seg[2] ;
; N/A   ; None              ; 22.603 ns       ; k[1] ; seg[5] ;
; N/A   ; None              ; 22.602 ns       ; k[1] ; seg[3] ;
; N/A   ; None              ; 22.441 ns       ; k[5] ; seg[4] ;
; N/A   ; None              ; 22.441 ns       ; k[5] ; seg[2] ;
; N/A   ; None              ; 22.439 ns       ; k[5] ; seg[5] ;
; N/A   ; None              ; 22.438 ns       ; k[5] ; seg[3] ;
; N/A   ; None              ; 22.255 ns       ; k[1] ; seg[6] ;
; N/A   ; None              ; 22.227 ns       ; k[1] ; seg[7] ;
; N/A   ; None              ; 22.091 ns       ; k[5] ; seg[6] ;
; N/A   ; None              ; 22.063 ns       ; k[5] ; seg[7] ;
+-------+-------------------+-----------------+------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                        ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                                                            ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.010 ns ; k[7] ; sw_pc_ar:U1|ar[7]                                                                                                                             ; clk      ;
; N/A           ; None        ; -0.094 ns ; k[6] ; sw_pc_ar:U1|ar[6]                                                                                                                             ; clk      ;
; N/A           ; None        ; -0.244 ns ; k[7] ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk      ;
; N/A           ; None        ; -0.664 ns ; k[6] ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk      ;
; N/A           ; None        ; -0.974 ns ; k[7] ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk      ;
; N/A           ; None        ; -1.051 ns ; k[6] ; sw_pc_ar:U1|pc[6]                                                                                                                             ; clk      ;
; N/A           ; None        ; -1.425 ns ; k[7] ; sw_pc_ar:U1|pc[7]                                                                                                                             ; clk      ;
; N/A           ; None        ; -1.716 ns ; k[6] ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk      ;
; N/A           ; None        ; -2.957 ns ; k[1] ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk      ;
; N/A           ; None        ; -3.030 ns ; k[6] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A           ; None        ; -3.150 ns ; k[2] ; sw_pc_ar:U1|ar[2]                                                                                                                             ; clk      ;
; N/A           ; None        ; -3.205 ns ; k[5] ; sw_pc_ar:U1|ar[5]                                                                                                                             ; clk      ;
; N/A           ; None        ; -3.206 ns ; k[7] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A           ; None        ; -3.391 ns ; k[5] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A           ; None        ; -3.685 ns ; k[0] ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk      ;
; N/A           ; None        ; -3.763 ns ; k[2] ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk      ;
; N/A           ; None        ; -3.923 ns ; k[1] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A           ; None        ; -4.096 ns ; k[1] ; sw_pc_ar:U1|ar[1]                                                                                                                             ; clk      ;
; N/A           ; None        ; -4.182 ns ; k[2] ; sw_pc_ar:U1|pc[2]                                                                                                                             ; clk      ;
; N/A           ; None        ; -4.236 ns ; k[5] ; sw_pc_ar:U1|pc[5]                                                                                                                             ; clk      ;
; N/A           ; None        ; -4.259 ns ; k[0] ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk      ;
; N/A           ; None        ; -4.264 ns ; k[4] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A           ; None        ; -4.310 ns ; k[0] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A           ; None        ; -4.354 ns ; k[2] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A           ; None        ; -4.490 ns ; k[3] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_86a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A           ; None        ; -4.581 ns ; k[4] ; sw_pc_ar:U1|ar[4]                                                                                                                             ; clk      ;
; N/A           ; None        ; -4.815 ns ; k[5] ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk      ;
; N/A           ; None        ; -4.968 ns ; k[3] ; sw_pc_ar:U1|ar[3]                                                                                                                             ; clk      ;
; N/A           ; None        ; -5.048 ns ; k[4] ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk      ;
; N/A           ; None        ; -5.146 ns ; k[0] ; sw_pc_ar:U1|pc[0]                                                                                                                             ; clk      ;
; N/A           ; None        ; -5.153 ns ; k[0] ; sw_pc_ar:U1|ar[0]                                                                                                                             ; clk      ;
; N/A           ; None        ; -5.279 ns ; k[3] ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk      ;
; N/A           ; None        ; -5.495 ns ; k[1] ; sw_pc_ar:U1|pc[1]                                                                                                                             ; clk      ;
; N/A           ; None        ; -5.631 ns ; k[1] ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk      ;
; N/A           ; None        ; -5.936 ns ; k[2] ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk      ;
; N/A           ; None        ; -5.975 ns ; k[4] ; sw_pc_ar:U1|pc[4]                                                                                                                             ; clk      ;
; N/A           ; None        ; -6.395 ns ; k[3] ; sw_pc_ar:U1|pc[3]                                                                                                                             ; clk      ;
; N/A           ; None        ; -6.756 ns ; k[3] ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk      ;
; N/A           ; None        ; -7.094 ns ; k[5] ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk      ;
; N/A           ; None        ; -7.272 ns ; k[4] ; exp_r_alu:U3|dr2[4]                                                                                                                           ; clk      ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 24 22:02:46 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only
Warning: Found combinational loop of 5 nodes
    Warning: Node "exp_r_alu:U3|d[7]~49"
    Warning: Node "exp_r_alu:U3|Add0~41"
    Warning: Node "exp_r_alu:U3|d[7]~48"
    Warning: Node "sw_pc_ar:U1|bus_reg[7]~22"
    Warning: Node "sw_pc_ar:U1|bus_reg[7]~23"
Warning: Found combinational loop of 5 nodes
    Warning: Node "exp_r_alu:U3|d[6]~45"
    Warning: Node "exp_r_alu:U3|Add0~34"
    Warning: Node "exp_r_alu:U3|d[6]~44"
    Warning: Node "sw_pc_ar:U1|bus_reg[6]~18"
    Warning: Node "sw_pc_ar:U1|bus_reg[6]~19"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|d[5]~41"
    Warning: Node "exp_r_alu:U3|Add0~26"
    Warning: Node "exp_r_alu:U3|Add0~27"
    Warning: Node "exp_r_alu:U3|d[5]~40"
    Warning: Node "sw_pc_ar:U1|bus_reg[5]~14"
    Warning: Node "sw_pc_ar:U1|bus_reg[5]~15"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|d[4]~37"
    Warning: Node "exp_r_alu:U3|Add0~19"
    Warning: Node "exp_r_alu:U3|Add0~20"
    Warning: Node "exp_r_alu:U3|d[4]~35"
    Warning: Node "sw_pc_ar:U1|bus_reg[4]~8"
    Warning: Node "sw_pc_ar:U1|bus_reg[4]~9"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|d[3]~51"
    Warning: Node "exp_r_alu:U3|Add0~42"
    Warning: Node "exp_r_alu:U3|Add0~43"
    Warning: Node "exp_r_alu:U3|d[3]~50"
    Warning: Node "sw_pc_ar:U1|bus_reg[3]~20"
    Warning: Node "sw_pc_ar:U1|bus_reg[3]~21"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|d[2]~47"
    Warning: Node "exp_r_alu:U3|Add0~35"
    Warning: Node "exp_r_alu:U3|Add0~36"
    Warning: Node "exp_r_alu:U3|d[2]~46"
    Warning: Node "sw_pc_ar:U1|bus_reg[2]~16"
    Warning: Node "sw_pc_ar:U1|bus_reg[2]~17"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|d[1]~43"
    Warning: Node "exp_r_alu:U3|Add0~28"
    Warning: Node "exp_r_alu:U3|Add0~29"
    Warning: Node "exp_r_alu:U3|d[1]~42"
    Warning: Node "sw_pc_ar:U1|bus_reg[1]~12"
    Warning: Node "sw_pc_ar:U1|bus_reg[1]~13"
Warning: Found combinational loop of 6 nodes
    Warning: Node "exp_r_alu:U3|Add0~22"
    Warning: Node "exp_r_alu:U3|d[0]~38"
    Warning: Node "exp_r_alu:U3|d[0]~39"
    Warning: Node "sw_pc_ar:U1|bus_reg[0]~10"
    Warning: Node "sw_pc_ar:U1|bus_reg[0]~11"
    Warning: Node "exp_r_alu:U3|Add0~21"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "fsm:U0|clk_fresh" as buffer
    Info: Detected ripple clock "fsm:U0|ctick" as buffer
    Info: Detected ripple clock "fsm:U0|clk_state" as buffer
Info: Clock "clk" has Internal fmax of 38.63 MHz between source register "fsm:U0|mcode[18]" and destination register "sw_pc_ar:U1|pc[7]" (period= 25.884 ns)
    Info: + Longest register to register delay is 12.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0|mcode[18]'
        Info: 2: + IC(1.235 ns) + CELL(0.206 ns) = 1.441 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add0~2'
        Info: 3: + IC(1.081 ns) + CELL(0.596 ns) = 3.118 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add0~18'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add0~25'
        Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.394 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:U3|Add0~32'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.900 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 4; COMB Node = 'exp_r_alu:U3|Add0~38'
        Info: 7: + IC(0.000 ns) + CELL(6.753 ns) = 10.653 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1|bus_reg[7]~23'
            Info: Loc. = LCCOMB_X19_Y4_N18; Node "exp_r_alu:U3|d[7]~48"
            Info: Loc. = LCCOMB_X18_Y4_N4; Node "exp_r_alu:U3|Add0~41"
            Info: Loc. = LCCOMB_X19_Y5_N16; Node "exp_r_alu:U3|d[7]~49"
            Info: Loc. = LCCOMB_X20_Y4_N2; Node "sw_pc_ar:U1|bus_reg[7]~23"
            Info: Loc. = LCCOMB_X21_Y4_N26; Node "sw_pc_ar:U1|bus_reg[7]~22"
        Info: 8: + IC(1.064 ns) + CELL(0.460 ns) = 12.177 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1|pc[7]'
        Info: Total cell delay = 8.797 ns ( 72.24 % )
        Info: Total interconnect delay = 3.380 ns ( 27.76 % )
    Info: - Smallest clock skew is -0.501 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.798 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0|ctick'
            Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0|ctick~clkctrl'
            Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.798 ns; Loc. = LCFF_X21_Y4_N19; Fanout = 5; REG Node = 'sw_pc_ar:U1|pc[7]'
            Info: Total cell delay = 2.736 ns ( 35.09 % )
            Info: Total interconnect delay = 5.062 ns ( 64.91 % )
        Info: - Longest clock path from clock "clk" to source register is 8.299 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0|ctick'
            Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 4.938 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 2; REG Node = 'fsm:U0|clk_state'
            Info: 4: + IC(1.872 ns) + CELL(0.000 ns) = 6.810 ns; Loc. = CLKCTRL_G4; Fanout = 13; COMB Node = 'fsm:U0|clk_state~clkctrl'
            Info: 5: + IC(0.823 ns) + CELL(0.666 ns) = 8.299 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 37; REG Node = 'fsm:U0|mcode[18]'
            Info: Total cell delay = 3.706 ns ( 44.66 % )
            Info: Total interconnect delay = 4.593 ns ( 55.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "exp_r_alu:U3|dr2[4]" (data pin = "k[4]", clock pin = "clk") is 7.538 ns
    Info: + Longest pin to register delay is 15.372 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 5; PIN Node = 'k[4]'
        Info: 2: + IC(0.000 ns) + CELL(12.116 ns) = 13.040 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 3; COMB LOOP Node = 'exp_r_alu:U3|Add0~20'
            Info: Loc. = LCCOMB_X19_Y4_N10; Node "exp_r_alu:U3|d[4]~37"
            Info: Loc. = LCCOMB_X20_Y4_N18; Node "sw_pc_ar:U1|bus_reg[4]~9"
            Info: Loc. = LCCOMB_X21_Y4_N24; Node "sw_pc_ar:U1|bus_reg[4]~8"
            Info: Loc. = LCCOMB_X19_Y6_N28; Node "exp_r_alu:U3|Add0~19"
            Info: Loc. = LCCOMB_X19_Y4_N20; Node "exp_r_alu:U3|d[4]~35"
            Info: Loc. = LCCOMB_X18_Y4_N18; Node "exp_r_alu:U3|Add0~20"
        Info: 3: + IC(1.872 ns) + CELL(0.460 ns) = 15.372 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3|dr2[4]'
        Info: Total cell delay = 13.500 ns ( 87.82 % )
        Info: Total interconnect delay = 1.872 ns ( 12.18 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.794 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0|ctick'
        Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0|ctick~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'exp_r_alu:U3|dr2[4]'
        Info: Total cell delay = 2.736 ns ( 35.10 % )
        Info: Total interconnect delay = 5.058 ns ( 64.90 % )
Info: tco from clock "clk" to destination pin "seg[1]" through register "exp_r_alu:U3|dr2[2]" is 31.200 ns
    Info: + Longest clock path from clock "clk" to source register is 7.794 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0|ctick'
        Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0|ctick~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3|dr2[2]'
        Info: Total cell delay = 2.736 ns ( 35.10 % )
        Info: Total interconnect delay = 5.058 ns ( 64.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 23.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 1; REG Node = 'exp_r_alu:U3|dr2[2]'
        Info: 2: + IC(1.531 ns) + CELL(0.206 ns) = 1.737 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add0~4'
        Info: 3: + IC(0.368 ns) + CELL(0.596 ns) = 2.701 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add0~14'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 3.207 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 4; COMB Node = 'exp_r_alu:U3|Add0~15'
        Info: 5: + IC(0.000 ns) + CELL(5.507 ns) = 8.714 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|d[3]~51'
            Info: Loc. = LCCOMB_X19_Y4_N4; Node "exp_r_alu:U3|d[3]~50"
            Info: Loc. = LCCOMB_X18_Y4_N20; Node "exp_r_alu:U3|Add0~43"
            Info: Loc. = LCCOMB_X19_Y4_N6; Node "exp_r_alu:U3|d[3]~51"
            Info: Loc. = LCCOMB_X20_Y4_N16; Node "sw_pc_ar:U1|bus_reg[3]~21"
            Info: Loc. = LCCOMB_X21_Y4_N0; Node "sw_pc_ar:U1|bus_reg[3]~20"
            Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:U3|Add0~42"
        Info: 6: + IC(2.347 ns) + CELL(0.651 ns) = 11.712 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4|Mux15~0'
        Info: 7: + IC(1.428 ns) + CELL(0.624 ns) = 13.764 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4|Mux15~1'
        Info: 8: + IC(1.084 ns) + CELL(0.206 ns) = 15.054 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4|Mux15~2'
        Info: 9: + IC(3.052 ns) + CELL(0.206 ns) = 18.312 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4|Mux14~0'
        Info: 10: + IC(1.554 ns) + CELL(3.236 ns) = 23.102 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg[1]'
        Info: Total cell delay = 11.738 ns ( 50.81 % )
        Info: Total interconnect delay = 11.364 ns ( 49.19 % )
Info: Longest tpd from source pin "k[3]" to destination pin "seg[1]" is 24.874 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'k[3]'
    Info: 2: + IC(0.000 ns) + CELL(9.542 ns) = 10.486 ns; Loc. = LCCOMB_X19_Y4_N6; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|d[3]~51'
        Info: Loc. = LCCOMB_X19_Y4_N4; Node "exp_r_alu:U3|d[3]~50"
        Info: Loc. = LCCOMB_X18_Y4_N20; Node "exp_r_alu:U3|Add0~43"
        Info: Loc. = LCCOMB_X19_Y4_N6; Node "exp_r_alu:U3|d[3]~51"
        Info: Loc. = LCCOMB_X20_Y4_N16; Node "sw_pc_ar:U1|bus_reg[3]~21"
        Info: Loc. = LCCOMB_X21_Y4_N0; Node "sw_pc_ar:U1|bus_reg[3]~20"
        Info: Loc. = LCCOMB_X18_Y7_N8; Node "exp_r_alu:U3|Add0~42"
    Info: 3: + IC(2.347 ns) + CELL(0.651 ns) = 13.484 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 1; COMB Node = 'display:U4|Mux15~0'
    Info: 4: + IC(1.428 ns) + CELL(0.624 ns) = 15.536 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'display:U4|Mux15~1'
    Info: 5: + IC(1.084 ns) + CELL(0.206 ns) = 16.826 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 7; COMB Node = 'display:U4|Mux15~2'
    Info: 6: + IC(3.052 ns) + CELL(0.206 ns) = 20.084 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4|Mux14~0'
    Info: 7: + IC(1.554 ns) + CELL(3.236 ns) = 24.874 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg[1]'
    Info: Total cell delay = 15.409 ns ( 61.95 % )
    Info: Total interconnect delay = 9.465 ns ( 38.05 % )
Info: th for register "sw_pc_ar:U1|ar[7]" (data pin = "k[7]", clock pin = "clk") is -0.010 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.797 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.499 ns) + CELL(0.970 ns) = 3.569 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 3; REG Node = 'fsm:U0|ctick'
        Info: 3: + IC(2.720 ns) + CELL(0.000 ns) = 6.289 ns; Loc. = CLKCTRL_G6; Fanout = 65; COMB Node = 'fsm:U0|ctick~clkctrl'
        Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.797 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1|ar[7]'
        Info: Total cell delay = 2.736 ns ( 35.09 % )
        Info: Total interconnect delay = 5.061 ns ( 64.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.113 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 5; PIN Node = 'k[7]'
        Info: 2: + IC(0.000 ns) + CELL(7.061 ns) = 8.005 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 3; COMB LOOP Node = 'sw_pc_ar:U1|bus_reg[7]~23'
            Info: Loc. = LCCOMB_X19_Y4_N18; Node "exp_r_alu:U3|d[7]~48"
            Info: Loc. = LCCOMB_X18_Y4_N4; Node "exp_r_alu:U3|Add0~41"
            Info: Loc. = LCCOMB_X19_Y5_N16; Node "exp_r_alu:U3|d[7]~49"
            Info: Loc. = LCCOMB_X20_Y4_N2; Node "sw_pc_ar:U1|bus_reg[7]~23"
            Info: Loc. = LCCOMB_X21_Y4_N26; Node "sw_pc_ar:U1|bus_reg[7]~22"
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.113 ns; Loc. = LCFF_X20_Y4_N3; Fanout = 2; REG Node = 'sw_pc_ar:U1|ar[7]'
        Info: Total cell delay = 8.113 ns ( 100.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Wed Nov 24 22:02:46 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


