# chisel-empty

An almost empty chisel project as a starting point for hardware design.

To generate Verilog code for the axis_crc_checker execute:
```bash
make
```

Cleanup the repository with:
```bash
make clean
```
