# MIPS-MulitCycle-Processor
 A final implementation of a 5-stage CPU using Verilog
