
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003815    0.022407    0.012469    2.512469 v rst (in)
                                                         rst (net)
                      0.022407    0.000000    2.512469 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.009946    0.124461    0.199160    2.711629 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.124467    0.000998    2.712628 v fanout114/A (sky130_fd_sc_hd__buf_6)
    21    0.137784    0.214025    0.350542    3.063170 v fanout114/X (sky130_fd_sc_hd__buf_6)
                                                         net114 (net)
                      0.214090    0.003581    3.066751 v fanout113/A (sky130_fd_sc_hd__buf_4)
    15    0.084496    0.207322    0.449058    3.515810 v fanout113/X (sky130_fd_sc_hd__buf_4)
                                                         net113 (net)
                      0.209758    0.017840    3.533649 v fanout112/A (sky130_fd_sc_hd__buf_4)
    10    0.049734    0.133236    0.395689    3.929339 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.133310    0.002915    3.932254 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.014325    0.117723    0.153325    4.085579 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.117798    0.001639    4.087219 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.087219   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.104079    0.751870    0.532735    5.532735 ^ clk (in)
                                                         clk (net)
                      0.754636    0.000000    5.532735 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.131554    0.227408    0.617240    6.149975 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.228029    0.010300    6.160275 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.097698    0.173682    0.378155    6.538430 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.174772    0.011000    6.549430 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    6.299430   clock uncertainty
                                  0.000000    6.299430   clock reconvergence pessimism
                                  0.479885    6.779316   library recovery time
                                              6.779316   data required time
---------------------------------------------------------------------------------------------
                                              6.779316   data required time
                                             -4.087219   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692097   slack (MET)


Startpoint: _139_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.104079    0.751870    0.532735    0.532735 ^ clk (in)
                                                         clk (net)
                      0.754636    0.000000    0.532735 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.131554    0.227408    0.617240    1.149975 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.228018    0.010219    1.160194 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.085480    0.156269    0.368299    1.528493 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.156341    0.002760    1.531252 ^ _139_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.031033    0.313731    0.996920    2.528172 v _139_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net60 (net)
                      0.313789    0.004185    2.532357 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000635    0.032447    0.240482    2.772839 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[2] (net)
                      0.032447    0.000017    2.772856 v sine_out[2] (out)
                                              2.772856   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.772856   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.522856   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: _139_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.104079    0.751870    0.532735    0.532735 ^ clk (in)
                                                         clk (net)
                      0.754636    0.000000    0.532735 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.131554    0.227408    0.617240    1.149975 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.228018    0.010219    1.160194 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.085480    0.156269    0.368299    1.528493 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.156341    0.002760    1.531252 ^ _139_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.031033    0.313731    0.996920    2.528172 v _139_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net60 (net)
                      0.313789    0.004185    2.532357 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000635    0.032447    0.240482    2.772839 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[2] (net)
                      0.032447    0.000017    2.772856 v sine_out[2] (out)
                                              2.772856   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.772856   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.522856   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr0[1]                         0.040000    0.701670   -0.661670 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.570034   -0.525034 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.509269   -0.464269 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.508160   -0.463160 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.485817   -0.440817 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.471162   -0.426162 (VIOLATED)
_074_/A1                                0.750000    1.126344   -0.376344 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.126341   -0.376341 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.120365   -0.370365 (VIOLATED)
wire81/X                                0.750000    1.120353   -0.370353 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.410336   -0.370336 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.414545   -0.369545 (VIOLATED)
_073_/A1                                0.750000    1.117881   -0.367881 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.117880   -0.367881 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.112038   -0.362038 (VIOLATED)
wire82/X                                0.750000    1.112025   -0.362025 (VIOLATED)
_075_/A1                                0.750000    1.107586   -0.357586 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.107584   -0.357584 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.399520   -0.354520 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.101715   -0.351715 (VIOLATED)
wire80/X                                0.750000    1.101702   -0.351702 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.394723   -0.349723 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    1.085905   -0.335905 (VIOLATED)
_068_/A1                                0.750000    1.085905   -0.335905 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.379993   -0.334993 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    1.080159   -0.330159 (VIOLATED)
wire72/X                                0.750000    1.080148   -0.330148 (VIOLATED)
_069_/A1                                0.750000    1.077603   -0.327603 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    1.077601   -0.327602 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    1.072955   -0.322955 (VIOLATED)
wire71/X                                0.750000    1.072944   -0.322944 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.367722   -0.322722 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.364922   -0.319922 (VIOLATED)
_070_/A1                                0.750000    1.067590   -0.317591 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    1.067590   -0.317590 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.356677   -0.311677 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.061559   -0.311559 (VIOLATED)
wire70/X                                0.750000    1.061548   -0.311548 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.344740   -0.304740 (VIOLATED)
_072_/A1                                0.750000    1.051791   -0.301791 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.051779   -0.301779 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.047159   -0.297159 (VIOLATED)
wire68/X                                0.750000    1.047147   -0.297147 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.334514   -0.294514 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.333601   -0.293601 (VIOLATED)
_065_/A1                                0.750000    1.038371   -0.288371 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    1.038370   -0.288370 (VIOLATED)
_066_/A1                                0.750000    1.037792   -0.287792 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    1.037790   -0.287790 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.325511   -0.285511 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    1.034029   -0.284029 (VIOLATED)
wire75/X                                0.750000    1.034019   -0.284019 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.323811   -0.283811 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.323735   -0.283735 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.323498   -0.283498 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    1.033056   -0.283056 (VIOLATED)
wire74/X                                0.750000    1.033045   -0.283045 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.320939   -0.280939 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.320875   -0.280875 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.320778   -0.280778 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.316000   -0.276000 (VIOLATED)
_071_/A1                                0.750000    1.025156   -0.275156 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    1.025155   -0.275155 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.313599   -0.273599 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.316522   -0.271522 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.020354   -0.270354 (VIOLATED)
wire69/X                                0.750000    1.020342   -0.270342 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.289497   -0.249497 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.287773   -0.247773 (VIOLATED)
_067_/A1                                0.750000    0.979678   -0.229678 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.979676   -0.229676 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.975745   -0.225745 (VIOLATED)
wire73/X                                0.750000    0.975736   -0.225736 (VIOLATED)
_076_/A1                                0.750000    0.957065   -0.207065 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.957063   -0.207063 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.248217   -0.203217 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.952878   -0.202878 (VIOLATED)
wire79/X                                0.750000    0.952866   -0.202866 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.223606   -0.178606 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.209794   -0.164794 (VIOLATED)
_077_/A1                                0.750000    0.877974   -0.127974 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.877973   -0.127973 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.874381   -0.124381 (VIOLATED)
wire78/X                                0.750000    0.874371   -0.124371 (VIOLATED)
_064_/A1                                0.750000    0.872295   -0.122295 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.872293   -0.122293 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.868977   -0.118977 (VIOLATED)
wire76/X                                0.750000    0.868968   -0.118969 (VIOLATED)
_078_/A1                                0.750000    0.847205   -0.097205 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.847203   -0.097203 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.844576   -0.094576 (VIOLATED)
wire77/X                                0.750000    0.844566   -0.094566 (VIOLATED)
_063_/A1                                0.750000    0.821230   -0.071230 (VIOLATED)
ANTENNA__063__A1/DIODE                  0.750000    0.821226   -0.071226 (VIOLATED)
ANTENNA_wire83_X/DIODE                  0.750000    0.818218   -0.068218 (VIOLATED)
wire83/X                                0.750000    0.818210   -0.068210 (VIOLATED)
_082_/B                                 0.750000    0.810662   -0.060662 (VIOLATED)
ANTENNA__082__B/DIODE                   0.750000    0.810661   -0.060661 (VIOLATED)
ANTENNA__081__Y/DIODE                   0.750000    0.810642   -0.060642 (VIOLATED)
_081_/Y                                 0.750000    0.810639   -0.060639 (VIOLATED)
clkbuf_0_clk/A                          0.750000    0.754636   -0.004636 (VIOLATED)
ANTENNA_clkbuf_0_clk_A/DIODE            0.750000    0.754609   -0.004609 (VIOLATED)
clk                                     0.750000    0.751870   -0.001870 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_2__f_clk/X                      10     23    -13 (VIOLATED)
fanout114/X                              10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout113/X                              10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     13     -3 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_115/HI
 mem_i1_116/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 103
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
