INFO: [VRFC 10-163] Analyzing VHDL file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/memory/reg4x4/VHDL/testbench/reg4x4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg4x4_TB'
