
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401690 <ferror@plt+0x60>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <realloc@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strrchr@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <abort@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <mbsinit@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <memcmp@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x169d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x169d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	mov	x29, #0x0                   	// #0
  401644:	mov	x30, #0x0                   	// #0
  401648:	mov	x5, x0
  40164c:	ldr	x1, [sp]
  401650:	add	x2, sp, #0x8
  401654:	mov	x6, sp
  401658:	movz	x0, #0x0, lsl #48
  40165c:	movk	x0, #0x0, lsl #32
  401660:	movk	x0, #0x40, lsl #16
  401664:	movk	x0, #0x1a80
  401668:	movz	x3, #0x0, lsl #48
  40166c:	movk	x3, #0x0, lsl #32
  401670:	movk	x3, #0x40, lsl #16
  401674:	movk	x3, #0x5890
  401678:	movz	x4, #0x0, lsl #48
  40167c:	movk	x4, #0x0, lsl #32
  401680:	movk	x4, #0x40, lsl #16
  401684:	movk	x4, #0x5910
  401688:	bl	401430 <__libc_start_main@plt>
  40168c:	bl	4014a0 <abort@plt>
  401690:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401694:	ldr	x0, [x0, #4064]
  401698:	cbz	x0, 4016a0 <ferror@plt+0x70>
  40169c:	b	401490 <__gmon_start__@plt>
  4016a0:	ret
  4016a4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4016a8:	add	x0, x0, #0x1c0
  4016ac:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4016b0:	add	x1, x1, #0x1c0
  4016b4:	cmp	x0, x1
  4016b8:	b.eq	4016ec <ferror@plt+0xbc>  // b.none
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	mov	x29, sp
  4016c4:	adrp	x0, 405000 <ferror@plt+0x39d0>
  4016c8:	ldr	x0, [x0, #2368]
  4016cc:	str	x0, [sp, #24]
  4016d0:	mov	x1, x0
  4016d4:	cbz	x1, 4016e4 <ferror@plt+0xb4>
  4016d8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4016dc:	add	x0, x0, #0x1c0
  4016e0:	blr	x1
  4016e4:	ldp	x29, x30, [sp], #32
  4016e8:	ret
  4016ec:	ret
  4016f0:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4016f4:	add	x0, x0, #0x1c0
  4016f8:	adrp	x1, 418000 <ferror@plt+0x169d0>
  4016fc:	add	x1, x1, #0x1c0
  401700:	sub	x0, x0, x1
  401704:	lsr	x1, x0, #63
  401708:	add	x0, x1, x0, asr #3
  40170c:	cmp	xzr, x0, asr #1
  401710:	b.eq	401748 <ferror@plt+0x118>  // b.none
  401714:	stp	x29, x30, [sp, #-32]!
  401718:	mov	x29, sp
  40171c:	asr	x1, x0, #1
  401720:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401724:	ldr	x0, [x0, #2376]
  401728:	str	x0, [sp, #24]
  40172c:	mov	x2, x0
  401730:	cbz	x2, 401740 <ferror@plt+0x110>
  401734:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401738:	add	x0, x0, #0x1c0
  40173c:	blr	x2
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	ret
  40174c:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401750:	ldrb	w0, [x0, #496]
  401754:	cbnz	w0, 401778 <ferror@plt+0x148>
  401758:	stp	x29, x30, [sp, #-16]!
  40175c:	mov	x29, sp
  401760:	bl	4016a4 <ferror@plt+0x74>
  401764:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401768:	mov	w1, #0x1                   	// #1
  40176c:	strb	w1, [x0, #496]
  401770:	ldp	x29, x30, [sp], #16
  401774:	ret
  401778:	ret
  40177c:	stp	x29, x30, [sp, #-16]!
  401780:	mov	x29, sp
  401784:	bl	4016f0 <ferror@plt+0xc0>
  401788:	ldp	x29, x30, [sp], #16
  40178c:	ret
  401790:	stp	x29, x30, [sp, #-64]!
  401794:	mov	x29, sp
  401798:	stp	x19, x20, [sp, #16]
  40179c:	stp	x21, x22, [sp, #32]
  4017a0:	str	x23, [sp, #48]
  4017a4:	mov	x23, x0
  4017a8:	mov	x21, x0
  4017ac:	adrp	x22, 405000 <ferror@plt+0x39d0>
  4017b0:	add	x22, x22, #0x950
  4017b4:	b	4017bc <ferror@plt+0x18c>
  4017b8:	add	x21, x21, #0x1
  4017bc:	mov	x19, x21
  4017c0:	ldrb	w1, [x21]
  4017c4:	cmp	w1, #0x0
  4017c8:	cset	w20, ne  // ne = any
  4017cc:	cmp	w1, #0x5c
  4017d0:	csel	w20, w20, wzr, ne  // ne = any
  4017d4:	cbnz	w20, 4017b8 <ferror@plt+0x188>
  4017d8:	cbz	w1, 4019b8 <ferror@plt+0x388>
  4017dc:	ldrb	w1, [x21, #1]
  4017e0:	cbz	w1, 4019b8 <ferror@plt+0x388>
  4017e4:	mov	x0, x22
  4017e8:	bl	401550 <strchr@plt>
  4017ec:	cbz	x0, 4017b8 <ferror@plt+0x188>
  4017f0:	mov	x0, x23
  4017f4:	bl	401320 <strlen@plt>
  4017f8:	bl	4034e0 <ferror@plt+0x1eb0>
  4017fc:	mov	x22, x0
  401800:	sub	x2, x21, x23
  401804:	add	x21, x0, x2
  401808:	mov	x1, x23
  40180c:	bl	401300 <memcpy@plt>
  401810:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401814:	ldrb	w5, [x0, #497]
  401818:	mov	w3, w20
  40181c:	mov	w13, #0xc                   	// #12
  401820:	mov	w4, #0x5c                  	// #92
  401824:	mov	w12, #0x9                   	// #9
  401828:	mov	w11, #0xb                   	// #11
  40182c:	mov	w10, #0xa                   	// #10
  401830:	mov	w9, #0xd                   	// #13
  401834:	mov	w8, #0x7                   	// #7
  401838:	mov	w7, #0x8                   	// #8
  40183c:	mov	w6, #0x1                   	// #1
  401840:	b	4018e0 <ferror@plt+0x2b0>
  401844:	cmp	w1, #0x37
  401848:	b.ls	401860 <ferror@plt+0x230>  // b.plast
  40184c:	cmp	w1, #0x5c
  401850:	b.ne	401868 <ferror@plt+0x238>  // b.any
  401854:	strb	w4, [x21]
  401858:	add	x19, x19, #0x2
  40185c:	b	4018b8 <ferror@plt+0x288>
  401860:	cmp	w1, #0x2f
  401864:	b.hi	40194c <ferror@plt+0x31c>  // b.pmore
  401868:	add	x19, x19, #0x1
  40186c:	strb	w4, [x21]
  401870:	b	4018b8 <ferror@plt+0x288>
  401874:	cmp	w1, #0x74
  401878:	b.eq	401940 <ferror@plt+0x310>  // b.none
  40187c:	b.ls	401894 <ferror@plt+0x264>  // b.plast
  401880:	cmp	w1, #0x76
  401884:	b.ne	401868 <ferror@plt+0x238>  // b.any
  401888:	strb	w11, [x21], #1
  40188c:	add	x19, x19, #0x2
  401890:	b	4018b8 <ferror@plt+0x288>
  401894:	cmp	w1, #0x6e
  401898:	b.eq	401934 <ferror@plt+0x304>  // b.none
  40189c:	cmp	w1, #0x72
  4018a0:	b.ne	401868 <ferror@plt+0x238>  // b.any
  4018a4:	strb	w9, [x21], #1
  4018a8:	add	x19, x19, #0x2
  4018ac:	b	4018b8 <ferror@plt+0x288>
  4018b0:	strb	w8, [x21], #1
  4018b4:	add	x19, x19, #0x2
  4018b8:	ldrb	w1, [x19]
  4018bc:	cmp	w1, #0x5c
  4018c0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4018c4:	b.eq	4018dc <ferror@plt+0x2ac>  // b.none
  4018c8:	strb	w1, [x21], #1
  4018cc:	ldrb	w1, [x19, #1]!
  4018d0:	cmp	w1, #0x5c
  4018d4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4018d8:	b.ne	4018c8 <ferror@plt+0x298>  // b.any
  4018dc:	cbz	w1, 4019a4 <ferror@plt+0x374>
  4018e0:	ldrb	w1, [x19, #1]
  4018e4:	cmp	w1, #0x66
  4018e8:	b.eq	401928 <ferror@plt+0x2f8>  // b.none
  4018ec:	b.hi	401874 <ferror@plt+0x244>  // b.pmore
  4018f0:	cmp	w1, #0x61
  4018f4:	b.eq	4018b0 <ferror@plt+0x280>  // b.none
  4018f8:	b.ls	401844 <ferror@plt+0x214>  // b.plast
  4018fc:	cmp	w1, #0x62
  401900:	b.eq	40191c <ferror@plt+0x2ec>  // b.none
  401904:	cmp	w1, #0x63
  401908:	b.ne	401868 <ferror@plt+0x238>  // b.any
  40190c:	add	x19, x19, #0x2
  401910:	mov	w5, w20
  401914:	mov	w3, w6
  401918:	b	4018b8 <ferror@plt+0x288>
  40191c:	strb	w7, [x21], #1
  401920:	add	x19, x19, #0x2
  401924:	b	4018b8 <ferror@plt+0x288>
  401928:	strb	w13, [x21], #1
  40192c:	add	x19, x19, #0x2
  401930:	b	4018b8 <ferror@plt+0x288>
  401934:	strb	w10, [x21], #1
  401938:	add	x19, x19, #0x2
  40193c:	b	4018b8 <ferror@plt+0x288>
  401940:	strb	w12, [x21], #1
  401944:	add	x19, x19, #0x2
  401948:	b	4018b8 <ferror@plt+0x288>
  40194c:	sub	w1, w1, #0x30
  401950:	ldrb	w2, [x19, #2]
  401954:	sub	w0, w2, #0x30
  401958:	and	w0, w0, #0xff
  40195c:	cmp	w0, #0x7
  401960:	b.ls	401970 <ferror@plt+0x340>  // b.plast
  401964:	add	x19, x19, #0x2
  401968:	strb	w1, [x21]
  40196c:	b	4018b8 <ferror@plt+0x288>
  401970:	sub	w2, w2, #0x30
  401974:	add	w1, w2, w1, lsl #3
  401978:	ldrb	w2, [x19, #3]
  40197c:	sub	w0, w2, #0x30
  401980:	and	w0, w0, #0xff
  401984:	cmp	w0, #0x7
  401988:	b.ls	401994 <ferror@plt+0x364>  // b.plast
  40198c:	add	x19, x19, #0x3
  401990:	b	401968 <ferror@plt+0x338>
  401994:	add	x19, x19, #0x4
  401998:	sub	w2, w2, #0x30
  40199c:	add	w1, w2, w1, lsl #3
  4019a0:	b	401968 <ferror@plt+0x338>
  4019a4:	cbz	w3, 4019b0 <ferror@plt+0x380>
  4019a8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4019ac:	strb	w5, [x0, #497]
  4019b0:	strb	wzr, [x21]
  4019b4:	mov	x23, x22
  4019b8:	mov	x0, x23
  4019bc:	ldp	x19, x20, [sp, #16]
  4019c0:	ldp	x21, x22, [sp, #32]
  4019c4:	ldr	x23, [sp, #48]
  4019c8:	ldp	x29, x30, [sp], #64
  4019cc:	ret
  4019d0:	stp	x29, x30, [sp, #-80]!
  4019d4:	mov	x29, sp
  4019d8:	stp	x19, x20, [sp, #16]
  4019dc:	stp	x21, x22, [sp, #32]
  4019e0:	stp	x23, x24, [sp, #48]
  4019e4:	str	x25, [sp, #64]
  4019e8:	mov	x23, x0
  4019ec:	mov	x22, x1
  4019f0:	mov	x19, x2
  4019f4:	mov	w24, w3
  4019f8:	mov	x0, x1
  4019fc:	bl	401320 <strlen@plt>
  401a00:	mov	x20, x0
  401a04:	add	x25, x0, #0x1
  401a08:	mov	x0, x19
  401a0c:	bl	401320 <strlen@plt>
  401a10:	add	x21, x0, #0x1
  401a14:	add	x2, x25, x21
  401a18:	add	x2, x2, #0xf
  401a1c:	and	x2, x2, #0xfffffffffffffff0
  401a20:	sub	sp, sp, x2
  401a24:	mov	x2, x20
  401a28:	mov	x1, x22
  401a2c:	mov	x0, sp
  401a30:	bl	401300 <memcpy@plt>
  401a34:	mov	w0, #0x4                   	// #4
  401a38:	strb	w0, [sp, x20]
  401a3c:	mov	x2, x21
  401a40:	mov	x1, x19
  401a44:	add	x0, sp, x25
  401a48:	bl	401300 <memcpy@plt>
  401a4c:	mov	w2, w24
  401a50:	mov	x1, sp
  401a54:	mov	x0, x23
  401a58:	bl	4015b0 <dcgettext@plt>
  401a5c:	cmp	sp, x0
  401a60:	csel	x0, x0, x19, ne  // ne = any
  401a64:	mov	sp, x29
  401a68:	ldp	x19, x20, [sp, #16]
  401a6c:	ldp	x21, x22, [sp, #32]
  401a70:	ldp	x23, x24, [sp, #48]
  401a74:	ldr	x25, [sp, #64]
  401a78:	ldp	x29, x30, [sp], #80
  401a7c:	ret
  401a80:	stp	x29, x30, [sp, #-112]!
  401a84:	mov	x29, sp
  401a88:	stp	x19, x20, [sp, #16]
  401a8c:	stp	x21, x22, [sp, #32]
  401a90:	stp	x23, x24, [sp, #48]
  401a94:	stp	x25, x26, [sp, #64]
  401a98:	stp	x27, x28, [sp, #80]
  401a9c:	mov	w20, w0
  401aa0:	mov	x19, x1
  401aa4:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401aa8:	add	x0, x0, #0x990
  401aac:	bl	4015f0 <getenv@plt>
  401ab0:	mov	x25, x0
  401ab4:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401ab8:	add	x0, x0, #0x9a0
  401abc:	bl	4015f0 <getenv@plt>
  401ac0:	str	x0, [sp, #104]
  401ac4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401ac8:	add	x1, x0, #0x1f1
  401acc:	mov	w2, #0x1                   	// #1
  401ad0:	strb	w2, [x0, #497]
  401ad4:	strb	wzr, [x1, #1]
  401ad8:	ldr	x0, [x19]
  401adc:	bl	4022a0 <ferror@plt+0xc70>
  401ae0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ae4:	add	x1, x1, #0xd18
  401ae8:	mov	w0, #0x6                   	// #6
  401aec:	bl	401620 <setlocale@plt>
  401af0:	adrp	x21, 405000 <ferror@plt+0x39d0>
  401af4:	add	x21, x21, #0x9b0
  401af8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401afc:	add	x1, x1, #0x968
  401b00:	mov	x0, x21
  401b04:	bl	401420 <bindtextdomain@plt>
  401b08:	mov	x0, x21
  401b0c:	bl	4014d0 <textdomain@plt>
  401b10:	adrp	x0, 402000 <ferror@plt+0x9d0>
  401b14:	add	x0, x0, #0xac
  401b18:	bl	405918 <ferror@plt+0x42e8>
  401b1c:	str	xzr, [sp, #96]
  401b20:	mov	w27, #0x0                   	// #0
  401b24:	mov	w24, #0x0                   	// #0
  401b28:	mov	w23, #0x0                   	// #0
  401b2c:	adrp	x22, 406000 <ferror@plt+0x49d0>
  401b30:	add	x22, x22, #0x110
  401b34:	adrp	x21, 405000 <ferror@plt+0x39d0>
  401b38:	add	x21, x21, #0x9e8
  401b3c:	adrp	x28, 418000 <ferror@plt+0x169d0>
  401b40:	adrp	x26, 418000 <ferror@plt+0x169d0>
  401b44:	add	x26, x26, #0x1f1
  401b48:	b	401b78 <ferror@plt+0x548>
  401b4c:	cmp	w0, #0x56
  401b50:	b.eq	401c2c <ferror@plt+0x5fc>  // b.none
  401b54:	b.le	401b6c <ferror@plt+0x53c>
  401b58:	cmp	w0, #0x63
  401b5c:	b.ne	401bf4 <ferror@plt+0x5c4>  // b.any
  401b60:	ldr	x0, [x28, #464]
  401b64:	str	x0, [sp, #96]
  401b68:	b	401b78 <ferror@plt+0x548>
  401b6c:	cbz	w0, 401b78 <ferror@plt+0x548>
  401b70:	cmp	w0, #0x45
  401b74:	b.ne	401bf4 <ferror@plt+0x5c4>  // b.any
  401b78:	mov	x4, #0x0                   	// #0
  401b7c:	mov	x3, x22
  401b80:	mov	x2, x21
  401b84:	mov	x1, x19
  401b88:	mov	w0, w20
  401b8c:	bl	4014e0 <getopt_long@plt>
  401b90:	cmn	w0, #0x1
  401b94:	b.eq	401c34 <ferror@plt+0x604>  // b.none
  401b98:	cmp	w0, #0x64
  401b9c:	b.eq	401bd8 <ferror@plt+0x5a8>  // b.none
  401ba0:	b.le	401b4c <ferror@plt+0x51c>
  401ba4:	cmp	w0, #0x6e
  401ba8:	b.eq	401bec <ferror@plt+0x5bc>  // b.none
  401bac:	b.le	401bc0 <ferror@plt+0x590>
  401bb0:	cmp	w0, #0x73
  401bb4:	b.ne	401bf4 <ferror@plt+0x5c4>  // b.any
  401bb8:	mov	w24, #0x1                   	// #1
  401bbc:	b	401b78 <ferror@plt+0x548>
  401bc0:	cmp	w0, #0x65
  401bc4:	b.eq	401be0 <ferror@plt+0x5b0>  // b.none
  401bc8:	cmp	w0, #0x68
  401bcc:	b.ne	401bf4 <ferror@plt+0x5c4>  // b.any
  401bd0:	mov	w23, #0x1                   	// #1
  401bd4:	b	401b78 <ferror@plt+0x548>
  401bd8:	ldr	x25, [x28, #464]
  401bdc:	b	401b78 <ferror@plt+0x548>
  401be0:	mov	w0, #0x1                   	// #1
  401be4:	strb	w0, [x26, #1]
  401be8:	b	401b78 <ferror@plt+0x548>
  401bec:	strb	wzr, [x26]
  401bf0:	b	401b78 <ferror@plt+0x548>
  401bf4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401bf8:	ldr	x19, [x0, #456]
  401bfc:	mov	w2, #0x5                   	// #5
  401c00:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401c04:	add	x1, x1, #0x9c0
  401c08:	mov	x0, #0x0                   	// #0
  401c0c:	bl	4015b0 <dcgettext@plt>
  401c10:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401c14:	ldr	x2, [x1, #504]
  401c18:	mov	x1, x0
  401c1c:	mov	x0, x19
  401c20:	bl	401610 <fprintf@plt>
  401c24:	mov	w0, #0x1                   	// #1
  401c28:	bl	401340 <exit@plt>
  401c2c:	mov	w27, #0x1                   	// #1
  401c30:	b	401b78 <ferror@plt+0x548>
  401c34:	cbnz	w27, 401cd8 <ferror@plt+0x6a8>
  401c38:	cbnz	w23, 401d64 <ferror@plt+0x734>
  401c3c:	cbnz	w24, 401fa8 <ferror@plt+0x978>
  401c40:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401c44:	ldr	w0, [x0, #472]
  401c48:	sub	w20, w20, w0
  401c4c:	cmp	w20, #0x1
  401c50:	b.eq	401c98 <ferror@plt+0x668>  // b.none
  401c54:	cmp	w20, #0x2
  401c58:	b.eq	401c84 <ferror@plt+0x654>  // b.none
  401c5c:	cbz	w20, 401f14 <ferror@plt+0x8e4>
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	adrp	x1, 406000 <ferror@plt+0x49d0>
  401c68:	add	x1, x1, #0xb0
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	bl	4015b0 <dcgettext@plt>
  401c74:	mov	x2, x0
  401c78:	mov	w1, #0x0                   	// #0
  401c7c:	mov	w0, #0x1                   	// #1
  401c80:	bl	401350 <error@plt>
  401c84:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401c88:	ldr	w0, [x1, #472]
  401c8c:	add	w2, w0, #0x1
  401c90:	str	w2, [x1, #472]
  401c94:	ldr	x25, [x19, w0, sxtw #3]
  401c98:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401c9c:	ldr	w0, [x1, #472]
  401ca0:	add	w2, w0, #0x1
  401ca4:	str	w2, [x1, #472]
  401ca8:	ldr	x19, [x19, w0, sxtw #3]
  401cac:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401cb0:	ldrb	w0, [x0, #498]
  401cb4:	cbnz	w0, 401f3c <ferror@plt+0x90c>
  401cb8:	cbz	x25, 401cc4 <ferror@plt+0x694>
  401cbc:	ldrb	w0, [x25]
  401cc0:	cbnz	w0, 401f4c <ferror@plt+0x91c>
  401cc4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401cc8:	ldr	x1, [x0, #480]
  401ccc:	mov	x0, x19
  401cd0:	bl	401330 <fputs@plt>
  401cd4:	b	402090 <ferror@plt+0xa60>
  401cd8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401cdc:	ldr	x0, [x0, #504]
  401ce0:	bl	401500 <basename@plt>
  401ce4:	adrp	x3, 405000 <ferror@plt+0x39d0>
  401ce8:	add	x3, x3, #0x9f8
  401cec:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401cf0:	add	x2, x2, #0x9b0
  401cf4:	mov	x1, x0
  401cf8:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401cfc:	add	x0, x0, #0xa00
  401d00:	bl	4015c0 <printf@plt>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401d0c:	add	x1, x1, #0xa10
  401d10:	mov	x0, #0x0                   	// #0
  401d14:	bl	4015b0 <dcgettext@plt>
  401d18:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401d1c:	add	x2, x2, #0xaf0
  401d20:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401d24:	add	x1, x1, #0xb18
  401d28:	bl	4015c0 <printf@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401d34:	add	x1, x1, #0xb28
  401d38:	mov	x0, #0x0                   	// #0
  401d3c:	bl	4015b0 <dcgettext@plt>
  401d40:	mov	x19, x0
  401d44:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401d48:	add	x0, x0, #0xb38
  401d4c:	bl	402c60 <ferror@plt+0x1630>
  401d50:	mov	x1, x0
  401d54:	mov	x0, x19
  401d58:	bl	4015c0 <printf@plt>
  401d5c:	mov	w0, #0x0                   	// #0
  401d60:	bl	401340 <exit@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401d6c:	add	x1, x1, #0xb48
  401d70:	mov	x0, #0x0                   	// #0
  401d74:	bl	4015b0 <dcgettext@plt>
  401d78:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401d7c:	ldr	x1, [x1, #504]
  401d80:	mov	x2, x1
  401d84:	bl	4015c0 <printf@plt>
  401d88:	mov	w0, #0xa                   	// #10
  401d8c:	bl	401600 <putchar@plt>
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401d98:	add	x1, x1, #0xb98
  401d9c:	mov	x0, #0x0                   	// #0
  401da0:	bl	4015b0 <dcgettext@plt>
  401da4:	bl	4015c0 <printf@plt>
  401da8:	mov	w0, #0xa                   	// #10
  401dac:	bl	401600 <putchar@plt>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401db8:	add	x1, x1, #0xbd8
  401dbc:	mov	x0, #0x0                   	// #0
  401dc0:	bl	4015b0 <dcgettext@plt>
  401dc4:	bl	4015c0 <printf@plt>
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401dd0:	add	x1, x1, #0xc28
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	bl	4015b0 <dcgettext@plt>
  401ddc:	bl	4015c0 <printf@plt>
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401de8:	add	x1, x1, #0xc60
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	bl	4015b0 <dcgettext@plt>
  401df4:	bl	4015c0 <printf@plt>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e00:	add	x1, x1, #0xca8
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	bl	4015b0 <dcgettext@plt>
  401e0c:	bl	4015c0 <printf@plt>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e18:	add	x1, x1, #0xce0
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	bl	4015b0 <dcgettext@plt>
  401e24:	bl	4015c0 <printf@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e30:	add	x1, x1, #0xd20
  401e34:	mov	x0, #0x0                   	// #0
  401e38:	bl	4015b0 <dcgettext@plt>
  401e3c:	bl	4015c0 <printf@plt>
  401e40:	mov	w0, #0xa                   	// #10
  401e44:	bl	401600 <putchar@plt>
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e50:	add	x1, x1, #0xda0
  401e54:	mov	x0, #0x0                   	// #0
  401e58:	bl	4015b0 <dcgettext@plt>
  401e5c:	bl	4015c0 <printf@plt>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e68:	add	x1, x1, #0xdb8
  401e6c:	mov	x0, #0x0                   	// #0
  401e70:	bl	4015b0 <dcgettext@plt>
  401e74:	bl	4015c0 <printf@plt>
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401e80:	add	x1, x1, #0xdf0
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	bl	4015b0 <dcgettext@plt>
  401e8c:	bl	4015c0 <printf@plt>
  401e90:	mov	w0, #0xa                   	// #10
  401e94:	bl	401600 <putchar@plt>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ea0:	add	x1, x1, #0xe38
  401ea4:	mov	x0, #0x0                   	// #0
  401ea8:	bl	4015b0 <dcgettext@plt>
  401eac:	mov	x19, x0
  401eb0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  401eb4:	add	x0, x0, #0x18
  401eb8:	bl	4015f0 <getenv@plt>
  401ebc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ec0:	add	x1, x1, #0x980
  401ec4:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401ec8:	add	x2, x2, #0x968
  401ecc:	cmp	x0, #0x0
  401ed0:	csel	x1, x2, x1, eq  // eq = none
  401ed4:	mov	x0, x19
  401ed8:	bl	4015c0 <printf@plt>
  401edc:	mov	w0, #0xa                   	// #10
  401ee0:	bl	401600 <putchar@plt>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  401eec:	add	x1, x1, #0x28
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	bl	4015b0 <dcgettext@plt>
  401ef8:	adrp	x2, 406000 <ferror@plt+0x49d0>
  401efc:	add	x2, x2, #0x68
  401f00:	adrp	x1, 406000 <ferror@plt+0x49d0>
  401f04:	add	x1, x1, #0x80
  401f08:	bl	4015c0 <printf@plt>
  401f0c:	mov	w0, #0x0                   	// #0
  401f10:	bl	401340 <exit@plt>
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	adrp	x1, 406000 <ferror@plt+0x49d0>
  401f1c:	add	x1, x1, #0xc8
  401f20:	mov	x0, #0x0                   	// #0
  401f24:	bl	4015b0 <dcgettext@plt>
  401f28:	mov	x2, x0
  401f2c:	mov	w1, #0x0                   	// #0
  401f30:	mov	w0, #0x1                   	// #1
  401f34:	bl	401350 <error@plt>
  401f38:	b	401c98 <ferror@plt+0x668>
  401f3c:	mov	x0, x19
  401f40:	bl	401790 <ferror@plt+0x160>
  401f44:	mov	x19, x0
  401f48:	b	401cb8 <ferror@plt+0x688>
  401f4c:	ldr	x0, [sp, #104]
  401f50:	cbz	x0, 401f5c <ferror@plt+0x92c>
  401f54:	ldrb	w0, [x0]
  401f58:	cbnz	w0, 401f84 <ferror@plt+0x954>
  401f5c:	ldr	x1, [sp, #96]
  401f60:	cbz	x1, 401f94 <ferror@plt+0x964>
  401f64:	mov	w3, #0x5                   	// #5
  401f68:	mov	x2, x19
  401f6c:	mov	x0, x25
  401f70:	bl	4019d0 <ferror@plt+0x3a0>
  401f74:	adrp	x1, 418000 <ferror@plt+0x169d0>
  401f78:	ldr	x1, [x1, #480]
  401f7c:	bl	401330 <fputs@plt>
  401f80:	b	402090 <ferror@plt+0xa60>
  401f84:	ldr	x1, [sp, #104]
  401f88:	mov	x0, x25
  401f8c:	bl	401420 <bindtextdomain@plt>
  401f90:	b	401f5c <ferror@plt+0x92c>
  401f94:	mov	w2, #0x5                   	// #5
  401f98:	mov	x1, x19
  401f9c:	mov	x0, x25
  401fa0:	bl	4015b0 <dcgettext@plt>
  401fa4:	b	401f74 <ferror@plt+0x944>
  401fa8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  401fac:	ldr	w0, [x0, #472]
  401fb0:	cmp	w0, w20
  401fb4:	b.ge	402084 <ferror@plt+0xa54>  // b.tcont
  401fb8:	cbz	x25, 401fe8 <ferror@plt+0x9b8>
  401fbc:	ldrb	w0, [x25]
  401fc0:	cbz	w0, 401fe4 <ferror@plt+0x9b4>
  401fc4:	ldr	x0, [sp, #104]
  401fc8:	cbz	x0, 401fe8 <ferror@plt+0x9b8>
  401fcc:	ldrb	w0, [x0]
  401fd0:	cbz	w0, 401fe8 <ferror@plt+0x9b8>
  401fd4:	ldr	x1, [sp, #104]
  401fd8:	mov	x0, x25
  401fdc:	bl	401420 <bindtextdomain@plt>
  401fe0:	b	401fe8 <ferror@plt+0x9b8>
  401fe4:	mov	x25, #0x0                   	// #0
  401fe8:	adrp	x21, 418000 <ferror@plt+0x169d0>
  401fec:	add	x21, x21, #0x1d8
  401ff0:	adrp	x23, 418000 <ferror@plt+0x169d0>
  401ff4:	add	x23, x23, #0x1f1
  401ff8:	mov	w26, #0x5                   	// #5
  401ffc:	adrp	x22, 418000 <ferror@plt+0x169d0>
  402000:	mov	w24, #0x20                  	// #32
  402004:	b	40203c <ferror@plt+0xa0c>
  402008:	bl	401790 <ferror@plt+0x160>
  40200c:	b	402054 <ferror@plt+0xa24>
  402010:	mov	w2, w26
  402014:	mov	x1, x0
  402018:	mov	x0, x25
  40201c:	bl	4015b0 <dcgettext@plt>
  402020:	b	402070 <ferror@plt+0xa40>
  402024:	ldr	x1, [x22, #480]
  402028:	mov	w0, w24
  40202c:	bl	4013a0 <fputc@plt>
  402030:	ldr	w0, [x21]
  402034:	cmp	w0, w20
  402038:	b.ge	402084 <ferror@plt+0xa54>  // b.tcont
  40203c:	ldr	w0, [x21]
  402040:	add	w1, w0, #0x1
  402044:	str	w1, [x21]
  402048:	ldr	x0, [x19, w0, sxtw #3]
  40204c:	ldrb	w1, [x23, #1]
  402050:	cbnz	w1, 402008 <ferror@plt+0x9d8>
  402054:	cbz	x25, 402070 <ferror@plt+0xa40>
  402058:	ldr	x1, [sp, #96]
  40205c:	cbz	x1, 402010 <ferror@plt+0x9e0>
  402060:	mov	w3, w26
  402064:	mov	x2, x0
  402068:	mov	x0, x25
  40206c:	bl	4019d0 <ferror@plt+0x3a0>
  402070:	ldr	x1, [x22, #480]
  402074:	bl	401330 <fputs@plt>
  402078:	ldr	w0, [x21]
  40207c:	cmp	w0, w20
  402080:	b.lt	402024 <ferror@plt+0x9f4>  // b.tstop
  402084:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402088:	ldrb	w0, [x0, #497]
  40208c:	cbnz	w0, 402098 <ferror@plt+0xa68>
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	401340 <exit@plt>
  402098:	adrp	x0, 418000 <ferror@plt+0x169d0>
  40209c:	ldr	x1, [x0, #480]
  4020a0:	mov	w0, #0xa                   	// #10
  4020a4:	bl	4013a0 <fputc@plt>
  4020a8:	b	402090 <ferror@plt+0xa60>
  4020ac:	stp	x29, x30, [sp, #-32]!
  4020b0:	mov	x29, sp
  4020b4:	str	x19, [sp, #16]
  4020b8:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4020bc:	ldr	x0, [x0, #480]
  4020c0:	bl	402288 <ferror@plt+0xc58>
  4020c4:	cbnz	w0, 40211c <ferror@plt+0xaec>
  4020c8:	bl	4015e0 <__errno_location@plt>
  4020cc:	mov	x19, x0
  4020d0:	str	wzr, [x0]
  4020d4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4020d8:	ldr	x0, [x0, #456]
  4020dc:	bl	401630 <ferror@plt>
  4020e0:	cbnz	w0, 402154 <ferror@plt+0xb24>
  4020e4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4020e8:	ldr	x0, [x0, #456]
  4020ec:	bl	401570 <fflush@plt>
  4020f0:	cbnz	w0, 402154 <ferror@plt+0xb24>
  4020f4:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4020f8:	ldr	x0, [x0, #456]
  4020fc:	bl	4013c0 <fclose@plt>
  402100:	cbz	w0, 402110 <ferror@plt+0xae0>
  402104:	ldr	w0, [x19]
  402108:	cmp	w0, #0x9
  40210c:	b.ne	402168 <ferror@plt+0xb38>  // b.any
  402110:	ldr	x19, [sp, #16]
  402114:	ldp	x29, x30, [sp], #32
  402118:	ret
  40211c:	bl	4015e0 <__errno_location@plt>
  402120:	ldr	w19, [x0]
  402124:	mov	w2, #0x5                   	// #5
  402128:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40212c:	add	x1, x1, #0x1d0
  402130:	mov	x0, #0x0                   	// #0
  402134:	bl	4015b0 <dcgettext@plt>
  402138:	mov	x3, x0
  40213c:	adrp	x2, 406000 <ferror@plt+0x49d0>
  402140:	add	x2, x2, #0x1e0
  402144:	mov	w1, w19
  402148:	mov	w0, #0x1                   	// #1
  40214c:	bl	401350 <error@plt>
  402150:	b	4020c8 <ferror@plt+0xa98>
  402154:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402158:	ldr	x0, [x0, #456]
  40215c:	bl	4013c0 <fclose@plt>
  402160:	mov	w0, #0x1                   	// #1
  402164:	bl	401340 <exit@plt>
  402168:	mov	w0, #0x1                   	// #1
  40216c:	bl	401340 <exit@plt>
  402170:	stp	x29, x30, [sp, #-48]!
  402174:	mov	x29, sp
  402178:	stp	x19, x20, [sp, #16]
  40217c:	str	x21, [sp, #32]
  402180:	mov	x19, x0
  402184:	and	w21, w1, #0xff
  402188:	adrp	x0, 418000 <ferror@plt+0x169d0>
  40218c:	ldr	x0, [x0, #480]
  402190:	cmp	x0, x19
  402194:	b.eq	4021f0 <ferror@plt+0xbc0>  // b.none
  402198:	bl	4015e0 <__errno_location@plt>
  40219c:	mov	x20, x0
  4021a0:	str	wzr, [x0]
  4021a4:	mov	x0, x19
  4021a8:	bl	401630 <ferror@plt>
  4021ac:	cbnz	w0, 402210 <ferror@plt+0xbe0>
  4021b0:	cbz	w21, 402260 <ferror@plt+0xc30>
  4021b4:	mov	x0, x19
  4021b8:	bl	401570 <fflush@plt>
  4021bc:	mov	w21, w0
  4021c0:	cbz	w0, 402240 <ferror@plt+0xc10>
  4021c4:	ldr	w21, [x20]
  4021c8:	mov	x0, x19
  4021cc:	bl	4013c0 <fclose@plt>
  4021d0:	str	w21, [x20]
  4021d4:	ldr	w0, [x20]
  4021d8:	cmp	w0, #0x20
  4021dc:	csetm	w0, ne  // ne = any
  4021e0:	ldp	x19, x20, [sp, #16]
  4021e4:	ldr	x21, [sp, #32]
  4021e8:	ldp	x29, x30, [sp], #48
  4021ec:	ret
  4021f0:	adrp	x0, 418000 <ferror@plt+0x169d0>
  4021f4:	ldrb	w1, [x0, #499]
  4021f8:	mov	w0, #0x0                   	// #0
  4021fc:	cbnz	w1, 4021e0 <ferror@plt+0xbb0>
  402200:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402204:	mov	w1, #0x1                   	// #1
  402208:	strb	w1, [x0, #499]
  40220c:	b	402198 <ferror@plt+0xb68>
  402210:	mov	x0, x19
  402214:	bl	401570 <fflush@plt>
  402218:	cbnz	w0, 4021c4 <ferror@plt+0xb94>
  40221c:	mov	x1, x19
  402220:	bl	4013a0 <fputc@plt>
  402224:	cmn	w0, #0x1
  402228:	b.eq	4021c4 <ferror@plt+0xb94>  // b.none
  40222c:	mov	x0, x19
  402230:	bl	401570 <fflush@plt>
  402234:	cbnz	w0, 4021c4 <ferror@plt+0xb94>
  402238:	str	wzr, [x20]
  40223c:	b	4021c4 <ferror@plt+0xb94>
  402240:	mov	x0, x19
  402244:	bl	4013c0 <fclose@plt>
  402248:	cbz	w0, 4021e0 <ferror@plt+0xbb0>
  40224c:	ldr	w0, [x20]
  402250:	cmp	w0, #0x9
  402254:	b.ne	4021d4 <ferror@plt+0xba4>  // b.any
  402258:	mov	w0, w21
  40225c:	b	4021e0 <ferror@plt+0xbb0>
  402260:	mov	x0, x19
  402264:	bl	4013c0 <fclose@plt>
  402268:	cbz	w0, 4021e0 <ferror@plt+0xbb0>
  40226c:	b	4021d4 <ferror@plt+0xba4>
  402270:	stp	x29, x30, [sp, #-16]!
  402274:	mov	x29, sp
  402278:	mov	w1, #0x0                   	// #0
  40227c:	bl	402170 <ferror@plt+0xb40>
  402280:	ldp	x29, x30, [sp], #16
  402284:	ret
  402288:	stp	x29, x30, [sp, #-16]!
  40228c:	mov	x29, sp
  402290:	mov	w1, #0x1                   	// #1
  402294:	bl	402170 <ferror@plt+0xb40>
  402298:	ldp	x29, x30, [sp], #16
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	mov	x29, sp
  4022a8:	cbz	x0, 402320 <ferror@plt+0xcf0>
  4022ac:	stp	x19, x20, [sp, #16]
  4022b0:	mov	x19, x0
  4022b4:	mov	w1, #0x2f                  	// #47
  4022b8:	bl	401480 <strrchr@plt>
  4022bc:	mov	x20, x0
  4022c0:	cbz	x0, 402354 <ferror@plt+0xd24>
  4022c4:	str	x21, [sp, #32]
  4022c8:	add	x21, x0, #0x1
  4022cc:	sub	x0, x21, x19
  4022d0:	cmp	x0, #0x6
  4022d4:	b.le	402348 <ferror@plt+0xd18>
  4022d8:	mov	x2, #0x7                   	// #7
  4022dc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4022e0:	add	x1, x1, #0x220
  4022e4:	sub	x0, x20, #0x6
  4022e8:	bl	401410 <strncmp@plt>
  4022ec:	cbnz	w0, 402350 <ferror@plt+0xd20>
  4022f0:	mov	x2, #0x3                   	// #3
  4022f4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4022f8:	add	x1, x1, #0x228
  4022fc:	mov	x0, x21
  402300:	bl	401410 <strncmp@plt>
  402304:	mov	x19, x21
  402308:	cbnz	w0, 402370 <ferror@plt+0xd40>
  40230c:	add	x19, x20, #0x4
  402310:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402314:	str	x19, [x0, #488]
  402318:	ldr	x21, [sp, #32]
  40231c:	b	402354 <ferror@plt+0xd24>
  402320:	stp	x19, x20, [sp, #16]
  402324:	str	x21, [sp, #32]
  402328:	adrp	x0, 418000 <ferror@plt+0x169d0>
  40232c:	ldr	x3, [x0, #456]
  402330:	mov	x2, #0x37                  	// #55
  402334:	mov	x1, #0x1                   	// #1
  402338:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40233c:	add	x0, x0, #0x1e8
  402340:	bl	401560 <fwrite@plt>
  402344:	bl	4014a0 <abort@plt>
  402348:	ldr	x21, [sp, #32]
  40234c:	b	402354 <ferror@plt+0xd24>
  402350:	ldr	x21, [sp, #32]
  402354:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402358:	str	x19, [x0, #504]
  40235c:	adrp	x0, 418000 <ferror@plt+0x169d0>
  402360:	str	x19, [x0, #448]
  402364:	ldp	x19, x20, [sp, #16]
  402368:	ldp	x29, x30, [sp], #48
  40236c:	ret
  402370:	ldr	x21, [sp, #32]
  402374:	b	402354 <ferror@plt+0xd24>
  402378:	stp	x29, x30, [sp, #-208]!
  40237c:	mov	x29, sp
  402380:	stp	x19, x20, [sp, #16]
  402384:	stp	x23, x24, [sp, #48]
  402388:	stp	x25, x26, [sp, #64]
  40238c:	mov	x19, x0
  402390:	mov	x0, x1
  402394:	mov	w1, #0x2                   	// #2
  402398:	bl	402f6c <ferror@plt+0x193c>
  40239c:	mov	x24, x0
  4023a0:	ldrb	w0, [x19]
  4023a4:	cbz	w0, 402b64 <ferror@plt+0x1534>
  4023a8:	stp	x21, x22, [sp, #32]
  4023ac:	adrp	x21, 406000 <ferror@plt+0x49d0>
  4023b0:	add	x21, x21, #0x318
  4023b4:	b	402bdc <ferror@plt+0x15ac>
  4023b8:	str	x19, [sp, #96]
  4023bc:	strb	wzr, [sp, #80]
  4023c0:	stur	xzr, [sp, #84]
  4023c4:	strb	wzr, [sp, #92]
  4023c8:	cmp	x20, x19
  4023cc:	b.ls	4025a0 <ferror@plt+0xf70>  // b.plast
  4023d0:	mov	w19, #0x1                   	// #1
  4023d4:	add	x22, sp, #0x54
  4023d8:	b	4024c4 <ferror@plt+0xe94>
  4023dc:	mov	x0, x22
  4023e0:	bl	4014b0 <mbsinit@plt>
  4023e4:	cbz	w0, 402460 <ferror@plt+0xe30>
  4023e8:	strb	w19, [sp, #80]
  4023ec:	ldr	x23, [sp, #96]
  4023f0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4023f4:	mov	x1, x0
  4023f8:	mov	x0, x23
  4023fc:	bl	402f34 <ferror@plt+0x1904>
  402400:	mov	x3, x22
  402404:	mov	x2, x0
  402408:	mov	x1, x23
  40240c:	add	x0, sp, #0x74
  402410:	bl	4036a8 <ferror@plt+0x2078>
  402414:	str	x0, [sp, #104]
  402418:	cmn	x0, #0x1
  40241c:	b.eq	402480 <ferror@plt+0xe50>  // b.none
  402420:	cmn	x0, #0x2
  402424:	b.eq	402504 <ferror@plt+0xed4>  // b.none
  402428:	cbnz	x0, 402448 <ferror@plt+0xe18>
  40242c:	mov	x0, #0x1                   	// #1
  402430:	str	x0, [sp, #104]
  402434:	ldr	x0, [sp, #96]
  402438:	ldrb	w0, [x0]
  40243c:	cbnz	w0, 402518 <ferror@plt+0xee8>
  402440:	ldr	w0, [sp, #116]
  402444:	cbnz	w0, 402538 <ferror@plt+0xf08>
  402448:	strb	w19, [sp, #112]
  40244c:	mov	x0, x22
  402450:	bl	4014b0 <mbsinit@plt>
  402454:	cbz	w0, 40248c <ferror@plt+0xe5c>
  402458:	strb	wzr, [sp, #80]
  40245c:	b	40248c <ferror@plt+0xe5c>
  402460:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402464:	add	x3, x3, #0x2a8
  402468:	mov	w2, #0x96                  	// #150
  40246c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402470:	add	x1, x1, #0x230
  402474:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402478:	add	x0, x0, #0x240
  40247c:	bl	4015d0 <__assert_fail@plt>
  402480:	mov	x0, #0x1                   	// #1
  402484:	str	x0, [sp, #104]
  402488:	strb	wzr, [sp, #112]
  40248c:	strb	w19, [sp, #92]
  402490:	ldrb	w0, [sp, #112]
  402494:	cbz	w0, 4024a0 <ferror@plt+0xe70>
  402498:	ldr	w0, [sp, #116]
  40249c:	cbz	w0, 402558 <ferror@plt+0xf28>
  4024a0:	ldrb	w3, [sp, #112]
  4024a4:	ldr	w0, [sp, #116]
  4024a8:	ldr	x1, [sp, #96]
  4024ac:	ldr	x2, [sp, #104]
  4024b0:	add	x1, x1, x2
  4024b4:	str	x1, [sp, #96]
  4024b8:	strb	wzr, [sp, #92]
  4024bc:	cmp	x1, x20
  4024c0:	b.cs	40255c <ferror@plt+0xf2c>  // b.hs, b.nlast
  4024c4:	ldrb	w0, [sp, #92]
  4024c8:	cbnz	w0, 402490 <ferror@plt+0xe60>
  4024cc:	ldrb	w0, [sp, #80]
  4024d0:	cbnz	w0, 4023ec <ferror@plt+0xdbc>
  4024d4:	ldr	x2, [sp, #96]
  4024d8:	ldrb	w1, [x2]
  4024dc:	ubfx	x0, x1, #5, #3
  4024e0:	ldr	w0, [x21, x0, lsl #2]
  4024e4:	lsr	w0, w0, w1
  4024e8:	tbz	w0, #0, 4023dc <ferror@plt+0xdac>
  4024ec:	mov	x0, #0x1                   	// #1
  4024f0:	str	x0, [sp, #104]
  4024f4:	ldrb	w1, [x2]
  4024f8:	str	w1, [sp, #116]
  4024fc:	strb	w0, [sp, #112]
  402500:	b	40248c <ferror@plt+0xe5c>
  402504:	ldr	x0, [sp, #96]
  402508:	bl	401320 <strlen@plt>
  40250c:	str	x0, [sp, #104]
  402510:	strb	wzr, [sp, #112]
  402514:	b	40248c <ferror@plt+0xe5c>
  402518:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40251c:	add	x3, x3, #0x2a8
  402520:	mov	w2, #0xb2                  	// #178
  402524:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402528:	add	x1, x1, #0x230
  40252c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402530:	add	x0, x0, #0x258
  402534:	bl	4015d0 <__assert_fail@plt>
  402538:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40253c:	add	x3, x3, #0x2a8
  402540:	mov	w2, #0xb3                  	// #179
  402544:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402548:	add	x1, x1, #0x230
  40254c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402550:	add	x0, x0, #0x270
  402554:	bl	4015d0 <__assert_fail@plt>
  402558:	bl	4014a0 <abort@plt>
  40255c:	mov	w25, #0x1                   	// #1
  402560:	cbz	w3, 402570 <ferror@plt+0xf40>
  402564:	bl	4015a0 <iswalnum@plt>
  402568:	cmp	w0, #0x0
  40256c:	cset	w25, eq  // eq = none
  402570:	str	x20, [sp, #96]
  402574:	strb	wzr, [sp, #80]
  402578:	add	x22, sp, #0x50
  40257c:	str	xzr, [x22, #4]!
  402580:	strb	wzr, [sp, #92]
  402584:	str	x24, [sp, #160]
  402588:	strb	wzr, [sp, #144]
  40258c:	stur	xzr, [sp, #148]
  402590:	strb	wzr, [sp, #156]
  402594:	mov	w19, #0x1                   	// #1
  402598:	add	x23, sp, #0x94
  40259c:	b	402694 <ferror@plt+0x1064>
  4025a0:	mov	w25, #0x1                   	// #1
  4025a4:	b	402570 <ferror@plt+0xf40>
  4025a8:	mov	x0, x22
  4025ac:	bl	4014b0 <mbsinit@plt>
  4025b0:	cbz	w0, 40262c <ferror@plt+0xffc>
  4025b4:	strb	w19, [sp, #80]
  4025b8:	ldr	x26, [sp, #96]
  4025bc:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4025c0:	mov	x1, x0
  4025c4:	mov	x0, x26
  4025c8:	bl	402f34 <ferror@plt+0x1904>
  4025cc:	mov	x3, x22
  4025d0:	mov	x2, x0
  4025d4:	mov	x1, x26
  4025d8:	add	x0, sp, #0x74
  4025dc:	bl	4036a8 <ferror@plt+0x2078>
  4025e0:	str	x0, [sp, #104]
  4025e4:	cmn	x0, #0x1
  4025e8:	b.eq	40264c <ferror@plt+0x101c>  // b.none
  4025ec:	cmn	x0, #0x2
  4025f0:	b.eq	402724 <ferror@plt+0x10f4>  // b.none
  4025f4:	cbnz	x0, 402614 <ferror@plt+0xfe4>
  4025f8:	mov	x0, #0x1                   	// #1
  4025fc:	str	x0, [sp, #104]
  402600:	ldr	x0, [sp, #96]
  402604:	ldrb	w0, [x0]
  402608:	cbnz	w0, 402738 <ferror@plt+0x1108>
  40260c:	ldr	w0, [sp, #116]
  402610:	cbnz	w0, 402758 <ferror@plt+0x1128>
  402614:	strb	w19, [sp, #112]
  402618:	mov	x0, x22
  40261c:	bl	4014b0 <mbsinit@plt>
  402620:	cbz	w0, 402658 <ferror@plt+0x1028>
  402624:	strb	wzr, [sp, #80]
  402628:	b	402658 <ferror@plt+0x1028>
  40262c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402630:	add	x3, x3, #0x2a8
  402634:	mov	w2, #0x96                  	// #150
  402638:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40263c:	add	x1, x1, #0x230
  402640:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402644:	add	x0, x0, #0x240
  402648:	bl	4015d0 <__assert_fail@plt>
  40264c:	mov	x0, #0x1                   	// #1
  402650:	str	x0, [sp, #104]
  402654:	strb	wzr, [sp, #112]
  402658:	strb	w19, [sp, #92]
  40265c:	ldrb	w0, [sp, #112]
  402660:	cbz	w0, 40266c <ferror@plt+0x103c>
  402664:	ldr	w0, [sp, #116]
  402668:	cbz	w0, 402778 <ferror@plt+0x1148>
  40266c:	ldr	x1, [sp, #96]
  402670:	ldr	x0, [sp, #104]
  402674:	add	x1, x1, x0
  402678:	str	x1, [sp, #96]
  40267c:	strb	wzr, [sp, #92]
  402680:	ldr	x1, [sp, #160]
  402684:	ldr	x0, [sp, #168]
  402688:	add	x1, x1, x0
  40268c:	str	x1, [sp, #160]
  402690:	strb	wzr, [sp, #156]
  402694:	ldrb	w0, [sp, #156]
  402698:	cbnz	w0, 4026d4 <ferror@plt+0x10a4>
  40269c:	ldrb	w0, [sp, #144]
  4026a0:	cbnz	w0, 40278c <ferror@plt+0x115c>
  4026a4:	ldr	x2, [sp, #160]
  4026a8:	ldrb	w1, [x2]
  4026ac:	ubfx	x0, x1, #5, #3
  4026b0:	ldr	w0, [x21, x0, lsl #2]
  4026b4:	lsr	w0, w0, w1
  4026b8:	tbz	w0, #0, 40277c <ferror@plt+0x114c>
  4026bc:	mov	x0, #0x1                   	// #1
  4026c0:	str	x0, [sp, #168]
  4026c4:	ldrb	w1, [x2]
  4026c8:	str	w1, [sp, #180]
  4026cc:	strb	w0, [sp, #176]
  4026d0:	strb	w19, [sp, #156]
  4026d4:	ldrb	w26, [sp, #176]
  4026d8:	cbz	w26, 4026e4 <ferror@plt+0x10b4>
  4026dc:	ldr	w0, [sp, #180]
  4026e0:	cbz	w0, 402884 <ferror@plt+0x1254>
  4026e4:	ldrb	w0, [sp, #92]
  4026e8:	cbnz	w0, 40265c <ferror@plt+0x102c>
  4026ec:	ldrb	w0, [sp, #80]
  4026f0:	cbnz	w0, 4025b8 <ferror@plt+0xf88>
  4026f4:	ldr	x2, [sp, #96]
  4026f8:	ldrb	w1, [x2]
  4026fc:	ubfx	x0, x1, #5, #3
  402700:	ldr	w0, [x21, x0, lsl #2]
  402704:	lsr	w0, w0, w1
  402708:	tbz	w0, #0, 4025a8 <ferror@plt+0xf78>
  40270c:	mov	x0, #0x1                   	// #1
  402710:	str	x0, [sp, #104]
  402714:	ldrb	w1, [x2]
  402718:	str	w1, [sp, #116]
  40271c:	strb	w0, [sp, #112]
  402720:	b	402658 <ferror@plt+0x1028>
  402724:	ldr	x0, [sp, #96]
  402728:	bl	401320 <strlen@plt>
  40272c:	str	x0, [sp, #104]
  402730:	strb	wzr, [sp, #112]
  402734:	b	402658 <ferror@plt+0x1028>
  402738:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40273c:	add	x3, x3, #0x2a8
  402740:	mov	w2, #0xb2                  	// #178
  402744:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402748:	add	x1, x1, #0x230
  40274c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402750:	add	x0, x0, #0x258
  402754:	bl	4015d0 <__assert_fail@plt>
  402758:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40275c:	add	x3, x3, #0x2a8
  402760:	mov	w2, #0xb3                  	// #179
  402764:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402768:	add	x1, x1, #0x230
  40276c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402770:	add	x0, x0, #0x270
  402774:	bl	4015d0 <__assert_fail@plt>
  402778:	bl	4014a0 <abort@plt>
  40277c:	mov	x0, x23
  402780:	bl	4014b0 <mbsinit@plt>
  402784:	cbz	w0, 402800 <ferror@plt+0x11d0>
  402788:	strb	w19, [sp, #144]
  40278c:	ldr	x26, [sp, #160]
  402790:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402794:	mov	x1, x0
  402798:	mov	x0, x26
  40279c:	bl	402f34 <ferror@plt+0x1904>
  4027a0:	mov	x3, x23
  4027a4:	mov	x2, x0
  4027a8:	mov	x1, x26
  4027ac:	add	x0, sp, #0xb4
  4027b0:	bl	4036a8 <ferror@plt+0x2078>
  4027b4:	str	x0, [sp, #168]
  4027b8:	cmn	x0, #0x1
  4027bc:	b.eq	402820 <ferror@plt+0x11f0>  // b.none
  4027c0:	cmn	x0, #0x2
  4027c4:	b.eq	402830 <ferror@plt+0x1200>  // b.none
  4027c8:	cbnz	x0, 4027e8 <ferror@plt+0x11b8>
  4027cc:	mov	x0, #0x1                   	// #1
  4027d0:	str	x0, [sp, #168]
  4027d4:	ldr	x0, [sp, #160]
  4027d8:	ldrb	w0, [x0]
  4027dc:	cbnz	w0, 402844 <ferror@plt+0x1214>
  4027e0:	ldr	w0, [sp, #180]
  4027e4:	cbnz	w0, 402864 <ferror@plt+0x1234>
  4027e8:	strb	w19, [sp, #176]
  4027ec:	mov	x0, x23
  4027f0:	bl	4014b0 <mbsinit@plt>
  4027f4:	cbz	w0, 4026d0 <ferror@plt+0x10a0>
  4027f8:	strb	wzr, [sp, #144]
  4027fc:	b	4026d0 <ferror@plt+0x10a0>
  402800:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402804:	add	x3, x3, #0x2a8
  402808:	mov	w2, #0x96                  	// #150
  40280c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402810:	add	x1, x1, #0x230
  402814:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402818:	add	x0, x0, #0x240
  40281c:	bl	4015d0 <__assert_fail@plt>
  402820:	mov	x0, #0x1                   	// #1
  402824:	str	x0, [sp, #168]
  402828:	strb	wzr, [sp, #176]
  40282c:	b	4026d0 <ferror@plt+0x10a0>
  402830:	ldr	x0, [sp, #160]
  402834:	bl	401320 <strlen@plt>
  402838:	str	x0, [sp, #168]
  40283c:	strb	wzr, [sp, #176]
  402840:	b	4026d0 <ferror@plt+0x10a0>
  402844:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402848:	add	x3, x3, #0x2a8
  40284c:	mov	w2, #0xb2                  	// #178
  402850:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402854:	add	x1, x1, #0x230
  402858:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40285c:	add	x0, x0, #0x258
  402860:	bl	4015d0 <__assert_fail@plt>
  402864:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402868:	add	x3, x3, #0x2a8
  40286c:	mov	w2, #0xb3                  	// #179
  402870:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402874:	add	x1, x1, #0x230
  402878:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40287c:	add	x0, x0, #0x270
  402880:	bl	4015d0 <__assert_fail@plt>
  402884:	ldrb	w0, [sp, #92]
  402888:	cbnz	w0, 4028c8 <ferror@plt+0x1298>
  40288c:	ldrb	w0, [sp, #80]
  402890:	cbnz	w0, 402958 <ferror@plt+0x1328>
  402894:	ldr	x2, [sp, #96]
  402898:	ldrb	w1, [x2]
  40289c:	ubfx	x0, x1, #5, #3
  4028a0:	ldr	w0, [x21, x0, lsl #2]
  4028a4:	lsr	w0, w0, w1
  4028a8:	tbz	w0, #0, 402944 <ferror@plt+0x1314>
  4028ac:	mov	x0, #0x1                   	// #1
  4028b0:	str	x0, [sp, #104]
  4028b4:	ldrb	w1, [x2]
  4028b8:	str	w1, [sp, #116]
  4028bc:	strb	w0, [sp, #112]
  4028c0:	mov	w0, #0x1                   	// #1
  4028c4:	strb	w0, [sp, #92]
  4028c8:	ldrb	w0, [sp, #112]
  4028cc:	cbz	w0, 4028d8 <ferror@plt+0x12a8>
  4028d0:	ldr	w1, [sp, #116]
  4028d4:	cbz	w1, 402a54 <ferror@plt+0x1424>
  4028d8:	ldrb	w0, [sp, #112]
  4028dc:	cbz	w0, 4028f0 <ferror@plt+0x12c0>
  4028e0:	ldr	w0, [sp, #116]
  4028e4:	bl	4015a0 <iswalnum@plt>
  4028e8:	cmp	w0, #0x0
  4028ec:	cset	w26, eq  // eq = none
  4028f0:	ands	w25, w25, w26
  4028f4:	b.ne	402c48 <ferror@plt+0x1618>  // b.any
  4028f8:	str	x20, [sp, #96]
  4028fc:	strb	wzr, [sp, #80]
  402900:	stur	xzr, [sp, #84]
  402904:	strb	wzr, [sp, #92]
  402908:	ldrb	w1, [x20]
  40290c:	ubfx	x0, x1, #5, #3
  402910:	ldr	w0, [x21, x0, lsl #2]
  402914:	lsr	w0, w0, w1
  402918:	tbz	w0, #0, 402a5c <ferror@plt+0x142c>
  40291c:	mov	x0, #0x1                   	// #1
  402920:	str	x0, [sp, #104]
  402924:	ldrb	w1, [x20]
  402928:	str	w1, [sp, #116]
  40292c:	strb	w0, [sp, #112]
  402930:	ldr	w0, [sp, #116]
  402934:	cbz	w0, 402c40 <ferror@plt+0x1610>
  402938:	ldr	x19, [sp, #104]
  40293c:	add	x19, x20, x19
  402940:	b	402bd4 <ferror@plt+0x15a4>
  402944:	add	x0, sp, #0x54
  402948:	bl	4014b0 <mbsinit@plt>
  40294c:	cbz	w0, 4029d0 <ferror@plt+0x13a0>
  402950:	mov	w0, #0x1                   	// #1
  402954:	strb	w0, [sp, #80]
  402958:	ldr	x19, [sp, #96]
  40295c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402960:	mov	x1, x0
  402964:	mov	x0, x19
  402968:	bl	402f34 <ferror@plt+0x1904>
  40296c:	add	x3, sp, #0x54
  402970:	mov	x2, x0
  402974:	mov	x1, x19
  402978:	add	x0, sp, #0x74
  40297c:	bl	4036a8 <ferror@plt+0x2078>
  402980:	str	x0, [sp, #104]
  402984:	cmn	x0, #0x1
  402988:	b.eq	4029f0 <ferror@plt+0x13c0>  // b.none
  40298c:	cmn	x0, #0x2
  402990:	b.eq	402a00 <ferror@plt+0x13d0>  // b.none
  402994:	cbnz	x0, 4029b4 <ferror@plt+0x1384>
  402998:	mov	x0, #0x1                   	// #1
  40299c:	str	x0, [sp, #104]
  4029a0:	ldr	x0, [sp, #96]
  4029a4:	ldrb	w0, [x0]
  4029a8:	cbnz	w0, 402a14 <ferror@plt+0x13e4>
  4029ac:	ldr	w0, [sp, #116]
  4029b0:	cbnz	w0, 402a34 <ferror@plt+0x1404>
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	strb	w0, [sp, #112]
  4029bc:	add	x0, sp, #0x54
  4029c0:	bl	4014b0 <mbsinit@plt>
  4029c4:	cbz	w0, 4028c0 <ferror@plt+0x1290>
  4029c8:	strb	wzr, [sp, #80]
  4029cc:	b	4028c0 <ferror@plt+0x1290>
  4029d0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4029d4:	add	x3, x3, #0x2a8
  4029d8:	mov	w2, #0x96                  	// #150
  4029dc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4029e0:	add	x1, x1, #0x230
  4029e4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4029e8:	add	x0, x0, #0x240
  4029ec:	bl	4015d0 <__assert_fail@plt>
  4029f0:	mov	x0, #0x1                   	// #1
  4029f4:	str	x0, [sp, #104]
  4029f8:	strb	wzr, [sp, #112]
  4029fc:	b	4028c0 <ferror@plt+0x1290>
  402a00:	ldr	x0, [sp, #96]
  402a04:	bl	401320 <strlen@plt>
  402a08:	str	x0, [sp, #104]
  402a0c:	strb	wzr, [sp, #112]
  402a10:	b	4028c0 <ferror@plt+0x1290>
  402a14:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402a18:	add	x3, x3, #0x2a8
  402a1c:	mov	w2, #0xb2                  	// #178
  402a20:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402a24:	add	x1, x1, #0x230
  402a28:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402a2c:	add	x0, x0, #0x258
  402a30:	bl	4015d0 <__assert_fail@plt>
  402a34:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402a38:	add	x3, x3, #0x2a8
  402a3c:	mov	w2, #0xb3                  	// #179
  402a40:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402a44:	add	x1, x1, #0x230
  402a48:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402a4c:	add	x0, x0, #0x270
  402a50:	bl	4015d0 <__assert_fail@plt>
  402a54:	mov	w26, w0
  402a58:	b	4028f0 <ferror@plt+0x12c0>
  402a5c:	add	x0, sp, #0x54
  402a60:	bl	4014b0 <mbsinit@plt>
  402a64:	cbz	w0, 402ad4 <ferror@plt+0x14a4>
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	strb	w0, [sp, #80]
  402a70:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402a74:	mov	x1, x0
  402a78:	mov	x0, x20
  402a7c:	bl	402f34 <ferror@plt+0x1904>
  402a80:	add	x3, sp, #0x54
  402a84:	mov	x2, x0
  402a88:	mov	x1, x20
  402a8c:	add	x0, sp, #0x74
  402a90:	bl	4036a8 <ferror@plt+0x2078>
  402a94:	str	x0, [sp, #104]
  402a98:	cmn	x0, #0x1
  402a9c:	b.eq	402af4 <ferror@plt+0x14c4>  // b.none
  402aa0:	cmn	x0, #0x2
  402aa4:	b.eq	402b04 <ferror@plt+0x14d4>  // b.none
  402aa8:	cbnz	x0, 402ac8 <ferror@plt+0x1498>
  402aac:	mov	x0, #0x1                   	// #1
  402ab0:	str	x0, [sp, #104]
  402ab4:	ldr	x0, [sp, #96]
  402ab8:	ldrb	w0, [x0]
  402abc:	cbnz	w0, 402b18 <ferror@plt+0x14e8>
  402ac0:	ldr	w0, [sp, #116]
  402ac4:	cbnz	w0, 402b38 <ferror@plt+0x1508>
  402ac8:	mov	w0, #0x1                   	// #1
  402acc:	strb	w0, [sp, #112]
  402ad0:	b	402930 <ferror@plt+0x1300>
  402ad4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402ad8:	add	x3, x3, #0x2a8
  402adc:	mov	w2, #0x96                  	// #150
  402ae0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402ae4:	add	x1, x1, #0x230
  402ae8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402aec:	add	x0, x0, #0x240
  402af0:	bl	4015d0 <__assert_fail@plt>
  402af4:	mov	x0, #0x1                   	// #1
  402af8:	str	x0, [sp, #104]
  402afc:	strb	wzr, [sp, #112]
  402b00:	b	402938 <ferror@plt+0x1308>
  402b04:	ldr	x0, [sp, #96]
  402b08:	bl	401320 <strlen@plt>
  402b0c:	str	x0, [sp, #104]
  402b10:	strb	wzr, [sp, #112]
  402b14:	b	402938 <ferror@plt+0x1308>
  402b18:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402b1c:	add	x3, x3, #0x2a8
  402b20:	mov	w2, #0xb2                  	// #178
  402b24:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402b28:	add	x1, x1, #0x230
  402b2c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402b30:	add	x0, x0, #0x258
  402b34:	bl	4015d0 <__assert_fail@plt>
  402b38:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402b3c:	add	x3, x3, #0x2a8
  402b40:	mov	w2, #0xb3                  	// #179
  402b44:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402b48:	add	x1, x1, #0x230
  402b4c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402b50:	add	x0, x0, #0x270
  402b54:	bl	4015d0 <__assert_fail@plt>
  402b58:	mov	w25, #0x0                   	// #0
  402b5c:	ldp	x21, x22, [sp, #32]
  402b60:	b	402b74 <ferror@plt+0x1544>
  402b64:	mov	w25, #0x0                   	// #0
  402b68:	b	402b74 <ferror@plt+0x1544>
  402b6c:	mov	w25, #0x0                   	// #0
  402b70:	ldp	x21, x22, [sp, #32]
  402b74:	mov	x0, x24
  402b78:	bl	401530 <free@plt>
  402b7c:	mov	w0, w25
  402b80:	ldp	x19, x20, [sp, #16]
  402b84:	ldp	x23, x24, [sp, #48]
  402b88:	ldp	x25, x26, [sp, #64]
  402b8c:	ldp	x29, x30, [sp], #208
  402b90:	ret
  402b94:	mov	x0, x24
  402b98:	bl	401320 <strlen@plt>
  402b9c:	ldrb	w19, [x20, x0]
  402ba0:	cbz	w19, 402c34 <ferror@plt+0x1604>
  402ba4:	mov	w26, #0x1                   	// #1
  402ba8:	bl	401520 <__ctype_b_loc@plt>
  402bac:	and	x19, x19, #0xff
  402bb0:	ldr	x0, [x0]
  402bb4:	ldrh	w25, [x0, x19, lsl #1]
  402bb8:	eor	x25, x25, #0x8
  402bbc:	ubfx	w25, w25, #3, #1
  402bc0:	ands	w25, w25, w26
  402bc4:	b.ne	402c50 <ferror@plt+0x1620>  // b.any
  402bc8:	ldrb	w0, [x20]
  402bcc:	cbz	w0, 402c58 <ferror@plt+0x1628>
  402bd0:	add	x19, x20, #0x1
  402bd4:	ldrb	w0, [x19]
  402bd8:	cbz	w0, 402b58 <ferror@plt+0x1528>
  402bdc:	mov	x1, x24
  402be0:	mov	x0, x19
  402be4:	bl	4042f4 <ferror@plt+0x2cc4>
  402be8:	mov	x20, x0
  402bec:	cbz	x0, 402b6c <ferror@plt+0x153c>
  402bf0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402bf4:	cmp	x0, #0x1
  402bf8:	b.hi	4023b8 <ferror@plt+0xd88>  // b.pmore
  402bfc:	cmp	x20, x19
  402c00:	b.ls	402b94 <ferror@plt+0x1564>  // b.plast
  402c04:	bl	401520 <__ctype_b_loc@plt>
  402c08:	ldurb	w1, [x20, #-1]
  402c0c:	ldr	x0, [x0]
  402c10:	ldrh	w0, [x0, x1, lsl #1]
  402c14:	eor	x0, x0, #0x8
  402c18:	ubfx	w26, w0, #3, #1
  402c1c:	mov	x0, x24
  402c20:	bl	401320 <strlen@plt>
  402c24:	ldrb	w19, [x20, x0]
  402c28:	mov	w25, #0x1                   	// #1
  402c2c:	cbz	w19, 402bc0 <ferror@plt+0x1590>
  402c30:	b	402ba8 <ferror@plt+0x1578>
  402c34:	mov	w25, #0x1                   	// #1
  402c38:	ldp	x21, x22, [sp, #32]
  402c3c:	b	402b74 <ferror@plt+0x1544>
  402c40:	ldp	x21, x22, [sp, #32]
  402c44:	b	402b74 <ferror@plt+0x1544>
  402c48:	ldp	x21, x22, [sp, #32]
  402c4c:	b	402b74 <ferror@plt+0x1544>
  402c50:	ldp	x21, x22, [sp, #32]
  402c54:	b	402b74 <ferror@plt+0x1544>
  402c58:	ldp	x21, x22, [sp, #32]
  402c5c:	b	402b74 <ferror@plt+0x1544>
  402c60:	stp	x29, x30, [sp, #-48]!
  402c64:	mov	x29, sp
  402c68:	stp	x19, x20, [sp, #16]
  402c6c:	mov	x20, x0
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	mov	x1, x0
  402c78:	mov	x0, #0x0                   	// #0
  402c7c:	bl	4015b0 <dcgettext@plt>
  402c80:	mov	x19, x0
  402c84:	cmp	x20, x0
  402c88:	b.eq	402c9c <ferror@plt+0x166c>  // b.none
  402c8c:	mov	x1, x20
  402c90:	bl	402378 <ferror@plt+0xd48>
  402c94:	and	w0, w0, #0xff
  402c98:	cbz	w0, 402cac <ferror@plt+0x167c>
  402c9c:	mov	x0, x19
  402ca0:	ldp	x19, x20, [sp, #16]
  402ca4:	ldp	x29, x30, [sp], #48
  402ca8:	ret
  402cac:	str	x21, [sp, #32]
  402cb0:	mov	x0, x19
  402cb4:	bl	401320 <strlen@plt>
  402cb8:	mov	x21, x0
  402cbc:	mov	x0, x20
  402cc0:	bl	401320 <strlen@plt>
  402cc4:	add	x0, x21, x0
  402cc8:	add	x0, x0, #0x4
  402ccc:	bl	4034e0 <ferror@plt+0x1eb0>
  402cd0:	mov	x21, x0
  402cd4:	mov	x3, x20
  402cd8:	mov	x2, x19
  402cdc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402ce0:	add	x1, x1, #0x288
  402ce4:	bl	401380 <sprintf@plt>
  402ce8:	mov	x19, x21
  402cec:	ldr	x21, [sp, #32]
  402cf0:	b	402c9c <ferror@plt+0x166c>
  402cf4:	stp	x29, x30, [sp, #-80]!
  402cf8:	mov	x29, sp
  402cfc:	stp	x19, x20, [sp, #16]
  402d00:	stp	x21, x22, [sp, #32]
  402d04:	stp	x23, x24, [sp, #48]
  402d08:	stp	x25, x26, [sp, #64]
  402d0c:	mov	x20, x0
  402d10:	mov	x19, x1
  402d14:	mov	w2, #0x5                   	// #5
  402d18:	mov	x1, x0
  402d1c:	mov	x0, #0x0                   	// #0
  402d20:	bl	4015b0 <dcgettext@plt>
  402d24:	mov	x21, x0
  402d28:	bl	4037e0 <ferror@plt+0x21b0>
  402d2c:	mov	x22, x0
  402d30:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402d34:	add	x1, x1, #0x290
  402d38:	bl	40371c <ferror@plt+0x20ec>
  402d3c:	cbnz	w0, 402d98 <ferror@plt+0x1768>
  402d40:	mov	x25, x19
  402d44:	mov	x22, #0x0                   	// #0
  402d48:	mov	x24, #0x0                   	// #0
  402d4c:	mov	x23, x19
  402d50:	cbz	x19, 402e54 <ferror@plt+0x1824>
  402d54:	mov	x1, x20
  402d58:	mov	x0, x21
  402d5c:	bl	4014f0 <strcmp@plt>
  402d60:	cbnz	w0, 402e60 <ferror@plt+0x1830>
  402d64:	cmp	x24, #0x0
  402d68:	ccmp	x24, x23, #0x4, ne  // ne = any
  402d6c:	b.ne	402f1c <ferror@plt+0x18ec>  // b.any
  402d70:	cmp	x22, #0x0
  402d74:	ccmp	x22, x23, #0x4, ne  // ne = any
  402d78:	b.ne	402f28 <ferror@plt+0x18f8>  // b.any
  402d7c:	mov	x0, x23
  402d80:	ldp	x19, x20, [sp, #16]
  402d84:	ldp	x21, x22, [sp, #32]
  402d88:	ldp	x23, x24, [sp, #48]
  402d8c:	ldp	x25, x26, [sp, #64]
  402d90:	ldp	x29, x30, [sp], #80
  402d94:	ret
  402d98:	adrp	x26, 406000 <ferror@plt+0x49d0>
  402d9c:	add	x26, x26, #0x290
  402da0:	mov	x2, x22
  402da4:	mov	x1, x26
  402da8:	mov	x0, x19
  402dac:	bl	40366c <ferror@plt+0x203c>
  402db0:	mov	x24, x0
  402db4:	mov	x0, x22
  402db8:	bl	401320 <strlen@plt>
  402dbc:	mov	x25, x0
  402dc0:	add	x0, x0, #0xb
  402dc4:	bl	4034e0 <ferror@plt+0x1eb0>
  402dc8:	mov	x23, x0
  402dcc:	mov	x2, x25
  402dd0:	mov	x1, x22
  402dd4:	bl	401300 <memcpy@plt>
  402dd8:	add	x1, x23, x25
  402ddc:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402de0:	add	x0, x0, #0x298
  402de4:	ldr	x2, [x0]
  402de8:	str	x2, [x23, x25]
  402dec:	ldur	w0, [x0, #7]
  402df0:	stur	w0, [x1, #7]
  402df4:	mov	x2, x23
  402df8:	mov	x1, x26
  402dfc:	mov	x0, x19
  402e00:	bl	40366c <ferror@plt+0x203c>
  402e04:	mov	x22, x0
  402e08:	mov	x0, x23
  402e0c:	bl	401530 <free@plt>
  402e10:	cbz	x22, 402e3c <ferror@plt+0x180c>
  402e14:	mov	w1, #0x3f                  	// #63
  402e18:	mov	x0, x22
  402e1c:	bl	401550 <strchr@plt>
  402e20:	cbz	x0, 402e48 <ferror@plt+0x1818>
  402e24:	mov	x0, x22
  402e28:	bl	401530 <free@plt>
  402e2c:	mov	x19, x24
  402e30:	mov	x25, #0x0                   	// #0
  402e34:	mov	x22, #0x0                   	// #0
  402e38:	b	402d4c <ferror@plt+0x171c>
  402e3c:	mov	x25, x22
  402e40:	mov	x19, x24
  402e44:	b	402d4c <ferror@plt+0x171c>
  402e48:	mov	x25, x22
  402e4c:	mov	x19, x24
  402e50:	b	402d4c <ferror@plt+0x171c>
  402e54:	cmp	x25, #0x0
  402e58:	csel	x23, x25, x20, ne  // ne = any
  402e5c:	b	402d54 <ferror@plt+0x1724>
  402e60:	mov	x1, x20
  402e64:	mov	x0, x21
  402e68:	bl	402378 <ferror@plt+0xd48>
  402e6c:	and	w0, w0, #0xff
  402e70:	cbnz	w0, 402ea4 <ferror@plt+0x1874>
  402e74:	cbz	x19, 402e8c <ferror@plt+0x185c>
  402e78:	mov	x1, x19
  402e7c:	mov	x0, x21
  402e80:	bl	402378 <ferror@plt+0xd48>
  402e84:	and	w0, w0, #0xff
  402e88:	cbnz	w0, 402ea4 <ferror@plt+0x1874>
  402e8c:	cbz	x25, 402ec4 <ferror@plt+0x1894>
  402e90:	mov	x1, x25
  402e94:	mov	x0, x21
  402e98:	bl	402378 <ferror@plt+0xd48>
  402e9c:	and	w0, w0, #0xff
  402ea0:	cbz	w0, 402ec4 <ferror@plt+0x1894>
  402ea4:	cbz	x24, 402eb0 <ferror@plt+0x1880>
  402ea8:	mov	x0, x24
  402eac:	bl	401530 <free@plt>
  402eb0:	mov	x23, x21
  402eb4:	cbz	x22, 402d7c <ferror@plt+0x174c>
  402eb8:	mov	x0, x22
  402ebc:	bl	401530 <free@plt>
  402ec0:	b	402d7c <ferror@plt+0x174c>
  402ec4:	mov	x0, x21
  402ec8:	bl	401320 <strlen@plt>
  402ecc:	mov	x19, x0
  402ed0:	mov	x0, x23
  402ed4:	bl	401320 <strlen@plt>
  402ed8:	add	x0, x19, x0
  402edc:	add	x0, x0, #0x4
  402ee0:	bl	4034e0 <ferror@plt+0x1eb0>
  402ee4:	mov	x19, x0
  402ee8:	mov	x3, x23
  402eec:	mov	x2, x21
  402ef0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402ef4:	add	x1, x1, #0x288
  402ef8:	bl	401380 <sprintf@plt>
  402efc:	cbz	x24, 402f08 <ferror@plt+0x18d8>
  402f00:	mov	x0, x24
  402f04:	bl	401530 <free@plt>
  402f08:	mov	x23, x19
  402f0c:	cbz	x22, 402d7c <ferror@plt+0x174c>
  402f10:	mov	x0, x22
  402f14:	bl	401530 <free@plt>
  402f18:	b	402d7c <ferror@plt+0x174c>
  402f1c:	mov	x0, x24
  402f20:	bl	401530 <free@plt>
  402f24:	b	402d70 <ferror@plt+0x1740>
  402f28:	mov	x0, x22
  402f2c:	bl	401530 <free@plt>
  402f30:	b	402d7c <ferror@plt+0x174c>
  402f34:	stp	x29, x30, [sp, #-32]!
  402f38:	mov	x29, sp
  402f3c:	stp	x19, x20, [sp, #16]
  402f40:	mov	x19, x0
  402f44:	mov	x20, x1
  402f48:	mov	x2, x1
  402f4c:	mov	w1, #0x0                   	// #0
  402f50:	bl	401590 <memchr@plt>
  402f54:	sub	x19, x0, x19
  402f58:	cmp	x0, #0x0
  402f5c:	csinc	x0, x20, x19, eq  // eq = none
  402f60:	ldp	x19, x20, [sp, #16]
  402f64:	ldp	x29, x30, [sp], #32
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-160]!
  402f70:	mov	x29, sp
  402f74:	stp	x21, x22, [sp, #32]
  402f78:	mov	w21, w1
  402f7c:	bl	401470 <strdup@plt>
  402f80:	cbz	x0, 402fe8 <ferror@plt+0x19b8>
  402f84:	stp	x19, x20, [sp, #16]
  402f88:	mov	x20, x0
  402f8c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402f90:	cmp	x0, #0x1
  402f94:	b.ls	4033e8 <ferror@plt+0x1db8>  // b.plast
  402f98:	stp	x25, x26, [sp, #64]
  402f9c:	cbnz	w21, 402ff8 <ferror@plt+0x19c8>
  402fa0:	str	x20, [sp, #112]
  402fa4:	mov	x0, x20
  402fa8:	bl	401320 <strlen@plt>
  402fac:	add	x26, x20, x0
  402fb0:	str	x26, [sp, #88]
  402fb4:	strb	wzr, [sp, #96]
  402fb8:	stur	xzr, [sp, #100]
  402fbc:	strb	wzr, [sp, #108]
  402fc0:	mov	x19, x20
  402fc4:	mov	w21, #0x0                   	// #0
  402fc8:	cmp	x26, x20
  402fcc:	b.ls	403474 <ferror@plt+0x1e44>  // b.plast
  402fd0:	stp	x23, x24, [sp, #48]
  402fd4:	mov	w23, #0x1                   	// #1
  402fd8:	add	x24, sp, #0x64
  402fdc:	adrp	x25, 406000 <ferror@plt+0x49d0>
  402fe0:	add	x25, x25, #0x318
  402fe4:	b	403230 <ferror@plt+0x1c00>
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	stp	x23, x24, [sp, #48]
  402ff0:	stp	x25, x26, [sp, #64]
  402ff4:	bl	40347c <ferror@plt+0x1e4c>
  402ff8:	str	x20, [sp, #112]
  402ffc:	mov	x0, x20
  403000:	bl	401320 <strlen@plt>
  403004:	add	x26, x20, x0
  403008:	str	x26, [sp, #88]
  40300c:	strb	wzr, [sp, #96]
  403010:	stur	xzr, [sp, #100]
  403014:	strb	wzr, [sp, #108]
  403018:	mov	x19, x20
  40301c:	cmp	x26, x20
  403020:	b.ls	4031b8 <ferror@plt+0x1b88>  // b.plast
  403024:	stp	x23, x24, [sp, #48]
  403028:	mov	w23, #0x1                   	// #1
  40302c:	add	x24, sp, #0x64
  403030:	adrp	x25, 406000 <ferror@plt+0x49d0>
  403034:	add	x25, x25, #0x318
  403038:	b	403110 <ferror@plt+0x1ae0>
  40303c:	mov	x0, x24
  403040:	bl	4014b0 <mbsinit@plt>
  403044:	cbz	w0, 4030ac <ferror@plt+0x1a7c>
  403048:	strb	w23, [sp, #96]
  40304c:	mov	x3, x24
  403050:	sub	x2, x26, x19
  403054:	mov	x1, x19
  403058:	add	x0, sp, #0x84
  40305c:	bl	4036a8 <ferror@plt+0x2078>
  403060:	str	x0, [sp, #120]
  403064:	cmn	x0, #0x1
  403068:	b.eq	4030cc <ferror@plt+0x1a9c>  // b.none
  40306c:	cmn	x0, #0x2
  403070:	b.eq	40314c <ferror@plt+0x1b1c>  // b.none
  403074:	cbnz	x0, 403094 <ferror@plt+0x1a64>
  403078:	mov	x0, #0x1                   	// #1
  40307c:	str	x0, [sp, #120]
  403080:	ldr	x0, [sp, #112]
  403084:	ldrb	w0, [x0]
  403088:	cbnz	w0, 403164 <ferror@plt+0x1b34>
  40308c:	ldr	w0, [sp, #132]
  403090:	cbnz	w0, 403184 <ferror@plt+0x1b54>
  403094:	strb	w23, [sp, #128]
  403098:	mov	x0, x24
  40309c:	bl	4014b0 <mbsinit@plt>
  4030a0:	cbz	w0, 4030d8 <ferror@plt+0x1aa8>
  4030a4:	strb	wzr, [sp, #96]
  4030a8:	b	4030d8 <ferror@plt+0x1aa8>
  4030ac:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4030b0:	add	x3, x3, #0x2d0
  4030b4:	mov	w2, #0x8e                  	// #142
  4030b8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4030bc:	add	x1, x1, #0x2c0
  4030c0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4030c4:	add	x0, x0, #0x240
  4030c8:	bl	4015d0 <__assert_fail@plt>
  4030cc:	mov	x0, #0x1                   	// #1
  4030d0:	str	x0, [sp, #120]
  4030d4:	strb	wzr, [sp, #128]
  4030d8:	strb	w23, [sp, #108]
  4030dc:	ldrb	w0, [sp, #128]
  4030e0:	cbz	w0, 4031b4 <ferror@plt+0x1b84>
  4030e4:	ldr	w0, [sp, #132]
  4030e8:	bl	4013d0 <iswspace@plt>
  4030ec:	cbz	w0, 4031a4 <ferror@plt+0x1b74>
  4030f0:	ldr	x19, [sp, #112]
  4030f4:	ldr	x0, [sp, #120]
  4030f8:	add	x19, x19, x0
  4030fc:	str	x19, [sp, #112]
  403100:	strb	wzr, [sp, #108]
  403104:	ldr	x26, [sp, #88]
  403108:	cmp	x19, x26
  40310c:	b.cs	4031ac <ferror@plt+0x1b7c>  // b.hs, b.nlast
  403110:	ldrb	w1, [sp, #108]
  403114:	cbnz	w1, 4030dc <ferror@plt+0x1aac>
  403118:	ldrb	w0, [sp, #96]
  40311c:	cbnz	w0, 40304c <ferror@plt+0x1a1c>
  403120:	ldrb	w1, [x19]
  403124:	ubfx	x0, x1, #5, #3
  403128:	ldr	w0, [x25, x0, lsl #2]
  40312c:	lsr	w0, w0, w1
  403130:	tbz	w0, #0, 40303c <ferror@plt+0x1a0c>
  403134:	mov	x0, #0x1                   	// #1
  403138:	str	x0, [sp, #120]
  40313c:	ldrb	w1, [x19]
  403140:	str	w1, [sp, #132]
  403144:	strb	w0, [sp, #128]
  403148:	b	4030d8 <ferror@plt+0x1aa8>
  40314c:	ldr	x0, [sp, #88]
  403150:	ldr	x1, [sp, #112]
  403154:	sub	x0, x0, x1
  403158:	str	x0, [sp, #120]
  40315c:	strb	wzr, [sp, #128]
  403160:	b	4030d8 <ferror@plt+0x1aa8>
  403164:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403168:	add	x3, x3, #0x2d0
  40316c:	mov	w2, #0xa9                  	// #169
  403170:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403174:	add	x1, x1, #0x2c0
  403178:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40317c:	add	x0, x0, #0x258
  403180:	bl	4015d0 <__assert_fail@plt>
  403184:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403188:	add	x3, x3, #0x2d0
  40318c:	mov	w2, #0xaa                  	// #170
  403190:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403194:	add	x1, x1, #0x2c0
  403198:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40319c:	add	x0, x0, #0x270
  4031a0:	bl	4015d0 <__assert_fail@plt>
  4031a4:	ldp	x23, x24, [sp, #48]
  4031a8:	b	4031b8 <ferror@plt+0x1b88>
  4031ac:	ldp	x23, x24, [sp, #48]
  4031b0:	b	4031b8 <ferror@plt+0x1b88>
  4031b4:	ldp	x23, x24, [sp, #48]
  4031b8:	ldr	x19, [sp, #112]
  4031bc:	mov	x0, x19
  4031c0:	bl	401320 <strlen@plt>
  4031c4:	add	x2, x0, #0x1
  4031c8:	mov	x1, x19
  4031cc:	mov	x0, x20
  4031d0:	bl	401310 <memmove@plt>
  4031d4:	cmp	w21, #0x1
  4031d8:	b.ne	402fa0 <ferror@plt+0x1970>  // b.any
  4031dc:	ldp	x25, x26, [sp, #64]
  4031e0:	mov	x0, x20
  4031e4:	ldp	x19, x20, [sp, #16]
  4031e8:	ldp	x21, x22, [sp, #32]
  4031ec:	ldp	x29, x30, [sp], #160
  4031f0:	ret
  4031f4:	ldrb	w0, [sp, #128]
  4031f8:	mov	w21, #0x1                   	// #1
  4031fc:	cbz	w0, 403210 <ferror@plt+0x1be0>
  403200:	ldr	w0, [sp, #132]
  403204:	bl	4013d0 <iswspace@plt>
  403208:	cmp	w0, #0x0
  40320c:	cset	w21, eq  // eq = none
  403210:	ldr	x19, [sp, #112]
  403214:	ldr	x0, [sp, #120]
  403218:	add	x19, x19, x0
  40321c:	str	x19, [sp, #112]
  403220:	strb	wzr, [sp, #108]
  403224:	ldr	x26, [sp, #88]
  403228:	cmp	x19, x26
  40322c:	b.cs	4033c4 <ferror@plt+0x1d94>  // b.hs, b.nlast
  403230:	ldrb	w1, [sp, #108]
  403234:	cbnz	w1, 40326c <ferror@plt+0x1c3c>
  403238:	ldrb	w0, [sp, #96]
  40323c:	cbnz	w0, 4032dc <ferror@plt+0x1cac>
  403240:	ldrb	w1, [x19]
  403244:	ubfx	x0, x1, #5, #3
  403248:	ldr	w0, [x25, x0, lsl #2]
  40324c:	lsr	w0, w0, w1
  403250:	tbz	w0, #0, 4032cc <ferror@plt+0x1c9c>
  403254:	mov	x0, #0x1                   	// #1
  403258:	str	x0, [sp, #120]
  40325c:	ldrb	w1, [x19]
  403260:	str	w1, [sp, #132]
  403264:	strb	w0, [sp, #128]
  403268:	strb	w23, [sp, #108]
  40326c:	cbz	w21, 4031f4 <ferror@plt+0x1bc4>
  403270:	cmp	w21, #0x1
  403274:	b.eq	403288 <ferror@plt+0x1c58>  // b.none
  403278:	cmp	w21, #0x2
  40327c:	b.eq	4032a8 <ferror@plt+0x1c78>  // b.none
  403280:	mov	w21, #0x1                   	// #1
  403284:	b	403210 <ferror@plt+0x1be0>
  403288:	ldrb	w0, [sp, #128]
  40328c:	cbz	w0, 403210 <ferror@plt+0x1be0>
  403290:	ldr	w0, [sp, #132]
  403294:	bl	4013d0 <iswspace@plt>
  403298:	cbz	w0, 403210 <ferror@plt+0x1be0>
  40329c:	ldr	x22, [sp, #112]
  4032a0:	mov	w21, #0x2                   	// #2
  4032a4:	b	403210 <ferror@plt+0x1be0>
  4032a8:	ldrb	w0, [sp, #128]
  4032ac:	cbz	w0, 4032c4 <ferror@plt+0x1c94>
  4032b0:	ldr	w0, [sp, #132]
  4032b4:	bl	4013d0 <iswspace@plt>
  4032b8:	cmp	w0, #0x0
  4032bc:	csinc	w21, w21, wzr, ne  // ne = any
  4032c0:	b	403210 <ferror@plt+0x1be0>
  4032c4:	mov	w21, #0x1                   	// #1
  4032c8:	b	403210 <ferror@plt+0x1be0>
  4032cc:	mov	x0, x24
  4032d0:	bl	4014b0 <mbsinit@plt>
  4032d4:	cbz	w0, 40333c <ferror@plt+0x1d0c>
  4032d8:	strb	w23, [sp, #96]
  4032dc:	mov	x3, x24
  4032e0:	sub	x2, x26, x19
  4032e4:	mov	x1, x19
  4032e8:	add	x0, sp, #0x84
  4032ec:	bl	4036a8 <ferror@plt+0x2078>
  4032f0:	str	x0, [sp, #120]
  4032f4:	cmn	x0, #0x1
  4032f8:	b.eq	40335c <ferror@plt+0x1d2c>  // b.none
  4032fc:	cmn	x0, #0x2
  403300:	b.eq	40336c <ferror@plt+0x1d3c>  // b.none
  403304:	cbnz	x0, 403324 <ferror@plt+0x1cf4>
  403308:	mov	x0, #0x1                   	// #1
  40330c:	str	x0, [sp, #120]
  403310:	ldr	x0, [sp, #112]
  403314:	ldrb	w0, [x0]
  403318:	cbnz	w0, 403384 <ferror@plt+0x1d54>
  40331c:	ldr	w0, [sp, #132]
  403320:	cbnz	w0, 4033a4 <ferror@plt+0x1d74>
  403324:	strb	w23, [sp, #128]
  403328:	mov	x0, x24
  40332c:	bl	4014b0 <mbsinit@plt>
  403330:	cbz	w0, 403268 <ferror@plt+0x1c38>
  403334:	strb	wzr, [sp, #96]
  403338:	b	403268 <ferror@plt+0x1c38>
  40333c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403340:	add	x3, x3, #0x2d0
  403344:	mov	w2, #0x8e                  	// #142
  403348:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40334c:	add	x1, x1, #0x2c0
  403350:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403354:	add	x0, x0, #0x240
  403358:	bl	4015d0 <__assert_fail@plt>
  40335c:	mov	x0, #0x1                   	// #1
  403360:	str	x0, [sp, #120]
  403364:	strb	wzr, [sp, #128]
  403368:	b	403268 <ferror@plt+0x1c38>
  40336c:	ldr	x0, [sp, #88]
  403370:	ldr	x1, [sp, #112]
  403374:	sub	x0, x0, x1
  403378:	str	x0, [sp, #120]
  40337c:	strb	wzr, [sp, #128]
  403380:	b	403268 <ferror@plt+0x1c38>
  403384:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403388:	add	x3, x3, #0x2d0
  40338c:	mov	w2, #0xa9                  	// #169
  403390:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403394:	add	x1, x1, #0x2c0
  403398:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40339c:	add	x0, x0, #0x258
  4033a0:	bl	4015d0 <__assert_fail@plt>
  4033a4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4033a8:	add	x3, x3, #0x2d0
  4033ac:	mov	w2, #0xaa                  	// #170
  4033b0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4033b4:	add	x1, x1, #0x2c0
  4033b8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4033bc:	add	x0, x0, #0x270
  4033c0:	bl	4015d0 <__assert_fail@plt>
  4033c4:	cmp	w21, #0x2
  4033c8:	b.eq	4033d8 <ferror@plt+0x1da8>  // b.none
  4033cc:	ldp	x23, x24, [sp, #48]
  4033d0:	ldp	x25, x26, [sp, #64]
  4033d4:	b	4031e0 <ferror@plt+0x1bb0>
  4033d8:	strb	wzr, [x22]
  4033dc:	ldp	x23, x24, [sp, #48]
  4033e0:	ldp	x25, x26, [sp, #64]
  4033e4:	b	4031e0 <ferror@plt+0x1bb0>
  4033e8:	cbz	w21, 403434 <ferror@plt+0x1e04>
  4033ec:	ldrb	w19, [x20]
  4033f0:	cbz	w19, 40346c <ferror@plt+0x1e3c>
  4033f4:	bl	401520 <__ctype_b_loc@plt>
  4033f8:	ldr	x1, [x0]
  4033fc:	mov	x22, x20
  403400:	and	x19, x19, #0xff
  403404:	ldrh	w0, [x1, x19, lsl #1]
  403408:	tbz	w0, #13, 403414 <ferror@plt+0x1de4>
  40340c:	ldrb	w19, [x22, #1]!
  403410:	cbnz	w19, 403400 <ferror@plt+0x1dd0>
  403414:	mov	x0, x22
  403418:	bl	401320 <strlen@plt>
  40341c:	add	x2, x0, #0x1
  403420:	mov	x1, x22
  403424:	mov	x0, x20
  403428:	bl	401310 <memmove@plt>
  40342c:	cmp	w21, #0x1
  403430:	b.eq	4031e0 <ferror@plt+0x1bb0>  // b.none
  403434:	mov	x0, x20
  403438:	bl	401320 <strlen@plt>
  40343c:	sub	x19, x0, #0x1
  403440:	adds	x19, x20, x19
  403444:	b.cs	4031e0 <ferror@plt+0x1bb0>  // b.hs, b.nlast
  403448:	bl	401520 <__ctype_b_loc@plt>
  40344c:	ldr	x1, [x0]
  403450:	ldrb	w0, [x19]
  403454:	ldrh	w0, [x1, x0, lsl #1]
  403458:	tbz	w0, #13, 4031e0 <ferror@plt+0x1bb0>
  40345c:	strb	wzr, [x19], #-1
  403460:	cmp	x20, x19
  403464:	b.ls	403450 <ferror@plt+0x1e20>  // b.plast
  403468:	b	4031e0 <ferror@plt+0x1bb0>
  40346c:	mov	x22, x20
  403470:	b	403414 <ferror@plt+0x1de4>
  403474:	ldp	x25, x26, [sp, #64]
  403478:	b	4031e0 <ferror@plt+0x1bb0>
  40347c:	stp	x29, x30, [sp, #-32]!
  403480:	mov	x29, sp
  403484:	str	x19, [sp, #16]
  403488:	adrp	x0, 418000 <ferror@plt+0x169d0>
  40348c:	ldr	w19, [x0, #440]
  403490:	mov	w2, #0x5                   	// #5
  403494:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403498:	add	x1, x1, #0x2e8
  40349c:	mov	x0, #0x0                   	// #0
  4034a0:	bl	4015b0 <dcgettext@plt>
  4034a4:	mov	x2, x0
  4034a8:	mov	w1, #0x0                   	// #0
  4034ac:	mov	w0, w19
  4034b0:	bl	401350 <error@plt>
  4034b4:	mov	w0, #0x1                   	// #1
  4034b8:	bl	401340 <exit@plt>
  4034bc:	stp	x29, x30, [sp, #-16]!
  4034c0:	mov	x29, sp
  4034c4:	cbnz	x0, 4034dc <ferror@plt+0x1eac>
  4034c8:	mov	x0, #0x1                   	// #1
  4034cc:	bl	4013f0 <malloc@plt>
  4034d0:	cbz	x0, 4034dc <ferror@plt+0x1eac>
  4034d4:	ldp	x29, x30, [sp], #16
  4034d8:	ret
  4034dc:	bl	40347c <ferror@plt+0x1e4c>
  4034e0:	stp	x29, x30, [sp, #-32]!
  4034e4:	mov	x29, sp
  4034e8:	str	x19, [sp, #16]
  4034ec:	mov	x19, x0
  4034f0:	bl	4013f0 <malloc@plt>
  4034f4:	cbz	x0, 403504 <ferror@plt+0x1ed4>
  4034f8:	ldr	x19, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #32
  403500:	ret
  403504:	mov	x0, x19
  403508:	bl	4034bc <ferror@plt+0x1e8c>
  40350c:	b	4034f8 <ferror@plt+0x1ec8>
  403510:	stp	x29, x30, [sp, #-32]!
  403514:	mov	x29, sp
  403518:	str	x19, [sp, #16]
  40351c:	umulh	x2, x0, x1
  403520:	cbnz	x2, 403540 <ferror@plt+0x1f10>
  403524:	mul	x19, x0, x1
  403528:	mov	x0, x19
  40352c:	bl	4013f0 <malloc@plt>
  403530:	cbz	x0, 403544 <ferror@plt+0x1f14>
  403534:	ldr	x19, [sp, #16]
  403538:	ldp	x29, x30, [sp], #32
  40353c:	ret
  403540:	bl	40347c <ferror@plt+0x1e4c>
  403544:	mov	x0, x19
  403548:	bl	4034bc <ferror@plt+0x1e8c>
  40354c:	b	403534 <ferror@plt+0x1f04>
  403550:	stp	x29, x30, [sp, #-32]!
  403554:	mov	x29, sp
  403558:	stp	x19, x20, [sp, #16]
  40355c:	mov	x20, x0
  403560:	bl	4034e0 <ferror@plt+0x1eb0>
  403564:	mov	x19, x0
  403568:	mov	x2, x20
  40356c:	mov	w1, #0x0                   	// #0
  403570:	bl	401440 <memset@plt>
  403574:	mov	x0, x19
  403578:	ldp	x19, x20, [sp, #16]
  40357c:	ldp	x29, x30, [sp], #32
  403580:	ret
  403584:	stp	x29, x30, [sp, #-32]!
  403588:	mov	x29, sp
  40358c:	str	x19, [sp, #16]
  403590:	mov	x19, x0
  403594:	bl	401450 <calloc@plt>
  403598:	cbz	x0, 4035a8 <ferror@plt+0x1f78>
  40359c:	ldr	x19, [sp, #16]
  4035a0:	ldp	x29, x30, [sp], #32
  4035a4:	ret
  4035a8:	mov	x0, x19
  4035ac:	bl	4034bc <ferror@plt+0x1e8c>
  4035b0:	b	40359c <ferror@plt+0x1f6c>
  4035b4:	stp	x29, x30, [sp, #-32]!
  4035b8:	mov	x29, sp
  4035bc:	str	x19, [sp, #16]
  4035c0:	mov	x19, x1
  4035c4:	cbz	x0, 4035dc <ferror@plt+0x1fac>
  4035c8:	bl	401460 <realloc@plt>
  4035cc:	cbz	x0, 4035e8 <ferror@plt+0x1fb8>
  4035d0:	ldr	x19, [sp, #16]
  4035d4:	ldp	x29, x30, [sp], #32
  4035d8:	ret
  4035dc:	mov	x0, x1
  4035e0:	bl	4034e0 <ferror@plt+0x1eb0>
  4035e4:	b	4035d0 <ferror@plt+0x1fa0>
  4035e8:	mov	x0, x19
  4035ec:	bl	4034bc <ferror@plt+0x1e8c>
  4035f0:	b	4035d0 <ferror@plt+0x1fa0>
  4035f4:	stp	x29, x30, [sp, #-32]!
  4035f8:	mov	x29, sp
  4035fc:	str	x19, [sp, #16]
  403600:	bl	405100 <ferror@plt+0x3ad0>
  403604:	mov	w19, w0
  403608:	tbnz	w0, #31, 40361c <ferror@plt+0x1fec>
  40360c:	mov	w0, w19
  403610:	ldr	x19, [sp, #16]
  403614:	ldp	x29, x30, [sp], #32
  403618:	ret
  40361c:	bl	4015e0 <__errno_location@plt>
  403620:	ldr	w0, [x0]
  403624:	cmp	w0, #0xc
  403628:	b.ne	40360c <ferror@plt+0x1fdc>  // b.any
  40362c:	bl	40347c <ferror@plt+0x1e4c>
  403630:	stp	x29, x30, [sp, #-32]!
  403634:	mov	x29, sp
  403638:	str	x19, [sp, #16]
  40363c:	bl	40533c <ferror@plt+0x3d0c>
  403640:	mov	x19, x0
  403644:	cbz	x0, 403658 <ferror@plt+0x2028>
  403648:	mov	x0, x19
  40364c:	ldr	x19, [sp, #16]
  403650:	ldp	x29, x30, [sp], #32
  403654:	ret
  403658:	bl	4015e0 <__errno_location@plt>
  40365c:	ldr	w0, [x0]
  403660:	cmp	w0, #0xc
  403664:	b.ne	403648 <ferror@plt+0x2018>  // b.any
  403668:	bl	40347c <ferror@plt+0x1e4c>
  40366c:	stp	x29, x30, [sp, #-32]!
  403670:	mov	x29, sp
  403674:	str	x19, [sp, #16]
  403678:	bl	405534 <ferror@plt+0x3f04>
  40367c:	mov	x19, x0
  403680:	cbz	x0, 403694 <ferror@plt+0x2064>
  403684:	mov	x0, x19
  403688:	ldr	x19, [sp, #16]
  40368c:	ldp	x29, x30, [sp], #32
  403690:	ret
  403694:	bl	4015e0 <__errno_location@plt>
  403698:	ldr	w0, [x0]
  40369c:	cmp	w0, #0xc
  4036a0:	b.ne	403684 <ferror@plt+0x2054>  // b.any
  4036a4:	bl	40347c <ferror@plt+0x1e4c>
  4036a8:	stp	x29, x30, [sp, #-64]!
  4036ac:	mov	x29, sp
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	stp	x21, x22, [sp, #32]
  4036b8:	mov	x19, x0
  4036bc:	mov	x22, x1
  4036c0:	mov	x21, x2
  4036c4:	cmp	x0, #0x0
  4036c8:	add	x0, sp, #0x3c
  4036cc:	csel	x19, x0, x19, eq  // eq = none
  4036d0:	mov	x0, x19
  4036d4:	bl	4012f0 <mbrtowc@plt>
  4036d8:	mov	x20, x0
  4036dc:	cmp	x21, #0x0
  4036e0:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4036e4:	b.hi	4036fc <ferror@plt+0x20cc>  // b.pmore
  4036e8:	mov	x0, x20
  4036ec:	ldp	x19, x20, [sp, #16]
  4036f0:	ldp	x21, x22, [sp, #32]
  4036f4:	ldp	x29, x30, [sp], #64
  4036f8:	ret
  4036fc:	mov	w0, #0x0                   	// #0
  403700:	bl	40377c <ferror@plt+0x214c>
  403704:	and	w0, w0, #0xff
  403708:	cbnz	w0, 4036e8 <ferror@plt+0x20b8>
  40370c:	ldrb	w0, [x22]
  403710:	str	w0, [x19]
  403714:	mov	x20, #0x1                   	// #1
  403718:	b	4036e8 <ferror@plt+0x20b8>
  40371c:	cmp	x0, x1
  403720:	b.eq	403774 <ferror@plt+0x2144>  // b.none
  403724:	mov	x4, #0x0                   	// #0
  403728:	ldrb	w2, [x0, x4]
  40372c:	sub	w5, w2, #0x41
  403730:	add	w3, w2, #0x20
  403734:	cmp	w5, #0x1a
  403738:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  40373c:	ldrb	w3, [x1, x4]
  403740:	sub	w6, w3, #0x41
  403744:	add	w5, w3, #0x20
  403748:	cmp	w6, #0x1a
  40374c:	csel	w3, w5, w3, cc  // cc = lo, ul, last
  403750:	and	w5, w3, #0xff
  403754:	ands	w6, w2, #0xff
  403758:	b.eq	403768 <ferror@plt+0x2138>  // b.none
  40375c:	add	x4, x4, #0x1
  403760:	cmp	w6, w5
  403764:	b.eq	403728 <ferror@plt+0x20f8>  // b.none
  403768:	and	w2, w2, #0xff
  40376c:	sub	w0, w2, w3, uxtb
  403770:	ret
  403774:	mov	w0, #0x0                   	// #0
  403778:	b	403770 <ferror@plt+0x2140>
  40377c:	stp	x29, x30, [sp, #-32]!
  403780:	mov	x29, sp
  403784:	mov	x1, #0x0                   	// #0
  403788:	bl	401620 <setlocale@plt>
  40378c:	mov	w1, #0x1                   	// #1
  403790:	cbz	x0, 4037cc <ferror@plt+0x219c>
  403794:	str	x19, [sp, #16]
  403798:	mov	x19, x0
  40379c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4037a0:	add	x1, x1, #0x300
  4037a4:	bl	4014f0 <strcmp@plt>
  4037a8:	mov	w1, #0x0                   	// #0
  4037ac:	cbz	w0, 4037d8 <ferror@plt+0x21a8>
  4037b0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4037b4:	add	x1, x1, #0x308
  4037b8:	mov	x0, x19
  4037bc:	bl	4014f0 <strcmp@plt>
  4037c0:	cmp	w0, #0x0
  4037c4:	cset	w1, ne  // ne = any
  4037c8:	ldr	x19, [sp, #16]
  4037cc:	mov	w0, w1
  4037d0:	ldp	x29, x30, [sp], #32
  4037d4:	ret
  4037d8:	ldr	x19, [sp, #16]
  4037dc:	b	4037cc <ferror@plt+0x219c>
  4037e0:	stp	x29, x30, [sp, #-16]!
  4037e4:	mov	x29, sp
  4037e8:	mov	w0, #0xe                   	// #14
  4037ec:	bl	4013e0 <nl_langinfo@plt>
  4037f0:	cbz	x0, 403810 <ferror@plt+0x21e0>
  4037f4:	ldrb	w2, [x0]
  4037f8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4037fc:	add	x1, x1, #0x310
  403800:	cmp	w2, #0x0
  403804:	csel	x0, x1, x0, eq  // eq = none
  403808:	ldp	x29, x30, [sp], #16
  40380c:	ret
  403810:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403814:	add	x0, x0, #0x310
  403818:	b	403808 <ferror@plt+0x21d8>
  40381c:	stp	x29, x30, [sp, #-32]!
  403820:	mov	x29, sp
  403824:	str	x19, [sp, #16]
  403828:	mov	w19, w0
  40382c:	bl	401400 <wcwidth@plt>
  403830:	tbnz	w0, #31, 403840 <ferror@plt+0x2210>
  403834:	ldr	x19, [sp, #16]
  403838:	ldp	x29, x30, [sp], #32
  40383c:	ret
  403840:	mov	w0, w19
  403844:	bl	4013b0 <iswcntrl@plt>
  403848:	cmp	w0, #0x0
  40384c:	cset	w0, eq  // eq = none
  403850:	b	403834 <ferror@plt+0x2204>
  403854:	stp	x29, x30, [sp, #-48]!
  403858:	mov	x29, sp
  40385c:	stp	x19, x20, [sp, #16]
  403860:	mov	x20, x0
  403864:	mov	x19, x1
  403868:	ldr	x0, [x1], #24
  40386c:	cmp	x0, x1
  403870:	b.eq	4038a0 <ferror@plt+0x2270>  // b.none
  403874:	str	x0, [x20]
  403878:	ldr	x0, [x19, #8]
  40387c:	str	x0, [x20, #8]
  403880:	ldrb	w0, [x19, #16]
  403884:	strb	w0, [x20, #16]
  403888:	cbz	w0, 403894 <ferror@plt+0x2264>
  40388c:	ldr	w0, [x19, #20]
  403890:	str	w0, [x20, #20]
  403894:	ldp	x19, x20, [sp, #16]
  403898:	ldp	x29, x30, [sp], #48
  40389c:	ret
  4038a0:	str	x21, [sp, #32]
  4038a4:	add	x21, x20, #0x18
  4038a8:	ldr	x2, [x19, #8]
  4038ac:	mov	x0, x21
  4038b0:	bl	401300 <memcpy@plt>
  4038b4:	str	x21, [x20]
  4038b8:	ldr	x21, [sp, #32]
  4038bc:	b	403878 <ferror@plt+0x2248>
  4038c0:	ubfx	x2, x0, #5, #3
  4038c4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4038c8:	add	x1, x1, #0x318
  4038cc:	ldr	w1, [x1, x2, lsl #2]
  4038d0:	lsr	w0, w1, w0
  4038d4:	and	w0, w0, #0x1
  4038d8:	ret
  4038dc:	stp	x29, x30, [sp, #-64]!
  4038e0:	mov	x29, sp
  4038e4:	stp	x19, x20, [sp, #16]
  4038e8:	stp	x21, x22, [sp, #32]
  4038ec:	str	x23, [sp, #48]
  4038f0:	cmp	xzr, x2, lsr #61
  4038f4:	cset	x23, ne  // ne = any
  4038f8:	tst	x2, #0x1000000000000000
  4038fc:	csinc	w23, w23, wzr, eq  // eq = none
  403900:	cbnz	w23, 403a30 <ferror@plt+0x2400>
  403904:	mov	x20, x0
  403908:	mov	x19, x1
  40390c:	mov	x21, x2
  403910:	mov	x22, x3
  403914:	lsl	x0, x2, #3
  403918:	cmp	x0, #0xfa0
  40391c:	b.hi	403958 <ferror@plt+0x2328>  // b.pmore
  403920:	add	x0, x0, #0x2e
  403924:	and	x0, x0, #0xfffffffffffffff0
  403928:	sub	sp, sp, x0
  40392c:	add	x1, sp, #0x1f
  403930:	and	x0, x1, #0xffffffffffffffe0
  403934:	cbz	x0, 4039e4 <ferror@plt+0x23b4>
  403938:	mov	x1, #0x1                   	// #1
  40393c:	str	x1, [x0, #8]
  403940:	cmp	x21, #0x2
  403944:	b.ls	4039b0 <ferror@plt+0x2380>  // b.plast
  403948:	mov	x4, #0x0                   	// #0
  40394c:	mov	x2, #0x2                   	// #2
  403950:	sub	x6, x19, #0x1
  403954:	b	403978 <ferror@plt+0x2348>
  403958:	bl	40562c <ferror@plt+0x3ffc>
  40395c:	b	403934 <ferror@plt+0x2304>
  403960:	add	x4, x4, #0x1
  403964:	sub	x1, x2, x4
  403968:	str	x1, [x0, x2, lsl #3]
  40396c:	add	x2, x2, #0x1
  403970:	cmp	x21, x2
  403974:	b.eq	4039b0 <ferror@plt+0x2380>  // b.none
  403978:	ldrb	w1, [x6, x2]
  40397c:	ldrb	w3, [x19, x4]
  403980:	cmp	w3, w1
  403984:	b.eq	403960 <ferror@plt+0x2330>  // b.none
  403988:	cbz	x4, 4039a4 <ferror@plt+0x2374>
  40398c:	ldr	x5, [x0, x4, lsl #3]
  403990:	sub	x4, x4, x5
  403994:	ldrb	w5, [x19, x4]
  403998:	cmp	w5, w1
  40399c:	b.eq	403960 <ferror@plt+0x2330>  // b.none
  4039a0:	cbnz	x4, 40398c <ferror@plt+0x235c>
  4039a4:	str	x2, [x0, x2, lsl #3]
  4039a8:	mov	x4, #0x0                   	// #0
  4039ac:	b	40396c <ferror@plt+0x233c>
  4039b0:	str	xzr, [x22]
  4039b4:	ldrb	w2, [x20]
  4039b8:	cbz	w2, 4039dc <ferror@plt+0x23ac>
  4039bc:	mov	x3, x20
  4039c0:	mov	x1, #0x0                   	// #0
  4039c4:	b	403a10 <ferror@plt+0x23e0>
  4039c8:	add	x1, x1, #0x1
  4039cc:	add	x3, x3, #0x1
  4039d0:	cmp	x21, x1
  4039d4:	b.ne	403a08 <ferror@plt+0x23d8>  // b.any
  4039d8:	str	x20, [x22]
  4039dc:	bl	40566c <ferror@plt+0x403c>
  4039e0:	mov	w23, #0x1                   	// #1
  4039e4:	mov	w0, w23
  4039e8:	mov	sp, x29
  4039ec:	ldp	x19, x20, [sp, #16]
  4039f0:	ldp	x21, x22, [sp, #32]
  4039f4:	ldr	x23, [sp, #48]
  4039f8:	ldp	x29, x30, [sp], #64
  4039fc:	ret
  403a00:	add	x20, x20, #0x1
  403a04:	add	x3, x3, #0x1
  403a08:	ldrb	w2, [x3]
  403a0c:	cbz	w2, 4039dc <ferror@plt+0x23ac>
  403a10:	ldrb	w4, [x19, x1]
  403a14:	cmp	w4, w2
  403a18:	b.eq	4039c8 <ferror@plt+0x2398>  // b.none
  403a1c:	cbz	x1, 403a00 <ferror@plt+0x23d0>
  403a20:	ldr	x2, [x0, x1, lsl #3]
  403a24:	add	x20, x20, x2
  403a28:	sub	x1, x1, x2
  403a2c:	b	403a08 <ferror@plt+0x23d8>
  403a30:	mov	w23, #0x0                   	// #0
  403a34:	b	4039e4 <ferror@plt+0x23b4>
  403a38:	stp	x29, x30, [sp, #-240]!
  403a3c:	mov	x29, sp
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	stp	x21, x22, [sp, #32]
  403a48:	stp	x23, x24, [sp, #48]
  403a4c:	stp	x25, x26, [sp, #64]
  403a50:	stp	x27, x28, [sp, #80]
  403a54:	str	x0, [x29, #104]
  403a58:	mov	x20, x1
  403a5c:	str	x2, [x29, #96]
  403a60:	mov	x0, x1
  403a64:	bl	40569c <ferror@plt+0x406c>
  403a68:	mov	x26, x0
  403a6c:	mov	x0, #0x38                  	// #56
  403a70:	mul	x1, x26, x0
  403a74:	umulh	x0, x26, x0
  403a78:	cmp	x0, #0x0
  403a7c:	cset	x25, ne  // ne = any
  403a80:	cmp	x1, #0x0
  403a84:	csinc	x25, x25, xzr, ge  // ge = tcont
  403a88:	cbnz	w25, 404230 <ferror@plt+0x2c00>
  403a8c:	lsl	x0, x26, #3
  403a90:	sub	x0, x0, x26
  403a94:	lsl	x0, x0, #3
  403a98:	cmp	x0, #0xfa0
  403a9c:	b.hi	403ae8 <ferror@plt+0x24b8>  // b.pmore
  403aa0:	add	x0, x0, #0x2e
  403aa4:	and	x0, x0, #0xfffffffffffffff0
  403aa8:	sub	sp, sp, x0
  403aac:	add	x19, sp, #0x1f
  403ab0:	and	x19, x19, #0xffffffffffffffe0
  403ab4:	cbz	x19, 403de0 <ferror@plt+0x27b0>
  403ab8:	add	x21, x26, x26, lsl #1
  403abc:	add	x21, x19, x21, lsl #4
  403ac0:	str	x20, [x29, #192]
  403ac4:	strb	wzr, [x29, #176]
  403ac8:	stur	xzr, [x29, #180]
  403acc:	strb	wzr, [x29, #188]
  403ad0:	mov	x20, x19
  403ad4:	mov	w22, #0x1                   	// #1
  403ad8:	add	x23, x29, #0xb4
  403adc:	adrp	x24, 406000 <ferror@plt+0x49d0>
  403ae0:	add	x24, x24, #0x318
  403ae4:	b	403c18 <ferror@plt+0x25e8>
  403ae8:	bl	40562c <ferror@plt+0x3ffc>
  403aec:	mov	x19, x0
  403af0:	b	403ab4 <ferror@plt+0x2484>
  403af4:	add	x25, x20, #0x18
  403af8:	ldr	x2, [x29, #200]
  403afc:	mov	x0, x25
  403b00:	bl	401300 <memcpy@plt>
  403b04:	str	x25, [x20]
  403b08:	b	403be4 <ferror@plt+0x25b4>
  403b0c:	mov	x0, x23
  403b10:	bl	4014b0 <mbsinit@plt>
  403b14:	cbz	w0, 403b90 <ferror@plt+0x2560>
  403b18:	strb	w22, [x29, #176]
  403b1c:	ldr	x25, [x29, #192]
  403b20:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403b24:	mov	x1, x0
  403b28:	mov	x0, x25
  403b2c:	bl	402f34 <ferror@plt+0x1904>
  403b30:	mov	x3, x23
  403b34:	mov	x2, x0
  403b38:	mov	x1, x25
  403b3c:	add	x0, x29, #0xd4
  403b40:	bl	4036a8 <ferror@plt+0x2078>
  403b44:	str	x0, [x29, #200]
  403b48:	cmn	x0, #0x1
  403b4c:	b.eq	403bb0 <ferror@plt+0x2580>  // b.none
  403b50:	cmn	x0, #0x2
  403b54:	b.eq	403c58 <ferror@plt+0x2628>  // b.none
  403b58:	cbnz	x0, 403b78 <ferror@plt+0x2548>
  403b5c:	mov	x0, #0x1                   	// #1
  403b60:	str	x0, [x29, #200]
  403b64:	ldr	x0, [x29, #192]
  403b68:	ldrb	w0, [x0]
  403b6c:	cbnz	w0, 403c6c <ferror@plt+0x263c>
  403b70:	ldr	w0, [x29, #212]
  403b74:	cbnz	w0, 403c8c <ferror@plt+0x265c>
  403b78:	strb	w22, [x29, #208]
  403b7c:	mov	x0, x23
  403b80:	bl	4014b0 <mbsinit@plt>
  403b84:	cbz	w0, 403bbc <ferror@plt+0x258c>
  403b88:	strb	wzr, [x29, #176]
  403b8c:	b	403bbc <ferror@plt+0x258c>
  403b90:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403b94:	add	x3, x3, #0x338
  403b98:	mov	w2, #0x96                  	// #150
  403b9c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403ba0:	add	x1, x1, #0x230
  403ba4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403ba8:	add	x0, x0, #0x240
  403bac:	bl	4015d0 <__assert_fail@plt>
  403bb0:	mov	x0, #0x1                   	// #1
  403bb4:	str	x0, [x29, #200]
  403bb8:	strb	wzr, [x29, #208]
  403bbc:	strb	w22, [x29, #188]
  403bc0:	ldrb	w25, [x29, #208]
  403bc4:	cbz	w25, 403bd0 <ferror@plt+0x25a0>
  403bc8:	ldr	w0, [x29, #212]
  403bcc:	cbz	w0, 403cac <ferror@plt+0x267c>
  403bd0:	ldr	x0, [x29, #192]
  403bd4:	add	x1, x29, #0xd8
  403bd8:	cmp	x0, x1
  403bdc:	b.eq	403af4 <ferror@plt+0x24c4>  // b.none
  403be0:	str	x0, [x20]
  403be4:	ldr	x0, [x29, #200]
  403be8:	str	x0, [x20, #8]
  403bec:	ldrb	w0, [x29, #208]
  403bf0:	strb	w0, [x20, #16]
  403bf4:	cbz	w0, 403c00 <ferror@plt+0x25d0>
  403bf8:	ldr	w0, [x29, #212]
  403bfc:	str	w0, [x20, #20]
  403c00:	ldr	x0, [x29, #192]
  403c04:	ldr	x1, [x29, #200]
  403c08:	add	x0, x0, x1
  403c0c:	str	x0, [x29, #192]
  403c10:	strb	wzr, [x29, #188]
  403c14:	add	x20, x20, #0x30
  403c18:	ldrb	w0, [x29, #188]
  403c1c:	cbnz	w0, 403bc0 <ferror@plt+0x2590>
  403c20:	ldrb	w0, [x29, #176]
  403c24:	cbnz	w0, 403b1c <ferror@plt+0x24ec>
  403c28:	ldr	x2, [x29, #192]
  403c2c:	ldrb	w1, [x2]
  403c30:	ubfx	x0, x1, #5, #3
  403c34:	ldr	w0, [x24, x0, lsl #2]
  403c38:	lsr	w0, w0, w1
  403c3c:	tbz	w0, #0, 403b0c <ferror@plt+0x24dc>
  403c40:	mov	x0, #0x1                   	// #1
  403c44:	str	x0, [x29, #200]
  403c48:	ldrb	w1, [x2]
  403c4c:	str	w1, [x29, #212]
  403c50:	strb	w0, [x29, #208]
  403c54:	b	403bbc <ferror@plt+0x258c>
  403c58:	ldr	x0, [x29, #192]
  403c5c:	bl	401320 <strlen@plt>
  403c60:	str	x0, [x29, #200]
  403c64:	strb	wzr, [x29, #208]
  403c68:	b	403bbc <ferror@plt+0x258c>
  403c6c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403c70:	add	x3, x3, #0x338
  403c74:	mov	w2, #0xb2                  	// #178
  403c78:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403c7c:	add	x1, x1, #0x230
  403c80:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403c84:	add	x0, x0, #0x258
  403c88:	bl	4015d0 <__assert_fail@plt>
  403c8c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403c90:	add	x3, x3, #0x338
  403c94:	mov	w2, #0xb3                  	// #179
  403c98:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403c9c:	add	x1, x1, #0x230
  403ca0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403ca4:	add	x0, x0, #0x270
  403ca8:	bl	4015d0 <__assert_fail@plt>
  403cac:	mov	x0, #0x1                   	// #1
  403cb0:	str	x0, [x21, #8]
  403cb4:	cmp	x26, #0x2
  403cb8:	b.ls	403d70 <ferror@plt+0x2740>  // b.plast
  403cbc:	add	x28, x19, #0x30
  403cc0:	mov	x20, #0x0                   	// #0
  403cc4:	mov	x27, #0x2                   	// #2
  403cc8:	mov	w24, #0x0                   	// #0
  403ccc:	b	403d5c <ferror@plt+0x272c>
  403cd0:	ldr	x2, [x22, #8]
  403cd4:	add	x1, x20, x20, lsl #1
  403cd8:	lsl	x1, x1, #4
  403cdc:	add	x0, x19, x1
  403ce0:	ldr	x3, [x0, #8]
  403ce4:	mov	w0, w24
  403ce8:	cmp	x2, x3
  403cec:	b.eq	403d28 <ferror@plt+0x26f8>  // b.none
  403cf0:	cbnz	w0, 403d40 <ferror@plt+0x2710>
  403cf4:	cbz	x20, 403d68 <ferror@plt+0x2738>
  403cf8:	ldr	x0, [x21, x20, lsl #3]
  403cfc:	sub	x20, x20, x0
  403d00:	cbz	w23, 403cd0 <ferror@plt+0x26a0>
  403d04:	add	x0, x20, x20, lsl #1
  403d08:	add	x0, x19, x0, lsl #4
  403d0c:	ldrb	w1, [x0, #16]
  403d10:	cbz	w1, 403cd0 <ferror@plt+0x26a0>
  403d14:	ldr	w1, [x22, #20]
  403d18:	ldr	w0, [x0, #20]
  403d1c:	cmp	w1, w0
  403d20:	cset	w0, eq  // eq = none
  403d24:	b	403cf0 <ferror@plt+0x26c0>
  403d28:	ldr	x1, [x19, x1]
  403d2c:	ldr	x0, [x22]
  403d30:	bl	4014c0 <memcmp@plt>
  403d34:	cmp	w0, #0x0
  403d38:	cset	w0, eq  // eq = none
  403d3c:	b	403cf0 <ferror@plt+0x26c0>
  403d40:	add	x20, x20, #0x1
  403d44:	sub	x0, x27, x20
  403d48:	str	x0, [x21, x27, lsl #3]
  403d4c:	add	x27, x27, #0x1
  403d50:	add	x28, x28, #0x30
  403d54:	cmp	x26, x27
  403d58:	b.eq	403d70 <ferror@plt+0x2740>  // b.none
  403d5c:	mov	x22, x28
  403d60:	ldrb	w23, [x28, #16]
  403d64:	b	403d00 <ferror@plt+0x26d0>
  403d68:	str	x27, [x21, x27, lsl #3]
  403d6c:	b	403d4c <ferror@plt+0x271c>
  403d70:	ldr	x0, [x29, #96]
  403d74:	str	xzr, [x0]
  403d78:	ldr	x0, [x29, #104]
  403d7c:	str	x0, [x29, #128]
  403d80:	strb	wzr, [x29, #112]
  403d84:	stur	xzr, [x29, #116]
  403d88:	strb	wzr, [x29, #124]
  403d8c:	str	x0, [x29, #192]
  403d90:	strb	wzr, [x29, #176]
  403d94:	stur	xzr, [x29, #180]
  403d98:	strb	wzr, [x29, #188]
  403d9c:	mov	x22, #0x0                   	// #0
  403da0:	mov	w23, #0x1                   	// #1
  403da4:	add	x0, x29, #0xb4
  403da8:	str	x0, [x29, #104]
  403dac:	add	x27, x29, #0x74
  403db0:	b	40427c <ferror@plt+0x2c4c>
  403db4:	ldr	x1, [x29, #192]
  403db8:	ldr	x0, [x0]
  403dbc:	bl	4014c0 <memcmp@plt>
  403dc0:	cmp	w0, #0x0
  403dc4:	cset	w1, eq  // eq = none
  403dc8:	b	404254 <ferror@plt+0x2c24>
  403dcc:	ldr	x0, [x29, #128]
  403dd0:	ldr	x1, [x29, #96]
  403dd4:	str	x0, [x1]
  403dd8:	mov	x0, x19
  403ddc:	bl	40566c <ferror@plt+0x403c>
  403de0:	mov	w0, w25
  403de4:	mov	sp, x29
  403de8:	ldp	x19, x20, [sp, #16]
  403dec:	ldp	x21, x22, [sp, #32]
  403df0:	ldp	x23, x24, [sp, #48]
  403df4:	ldp	x25, x26, [sp, #64]
  403df8:	ldp	x27, x28, [sp, #80]
  403dfc:	ldp	x29, x30, [sp], #240
  403e00:	ret
  403e04:	cbnz	x22, 403e8c <ferror@plt+0x285c>
  403e08:	ldrb	w0, [x29, #124]
  403e0c:	cbnz	w0, 403e50 <ferror@plt+0x2820>
  403e10:	ldrb	w0, [x29, #112]
  403e14:	cbnz	w0, 40402c <ferror@plt+0x29fc>
  403e18:	ldr	x2, [x29, #128]
  403e1c:	ldrb	w1, [x2]
  403e20:	ubfx	x3, x1, #5, #3
  403e24:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403e28:	add	x0, x0, #0x318
  403e2c:	ldr	w0, [x0, x3, lsl #2]
  403e30:	lsr	w0, w0, w1
  403e34:	tbz	w0, #0, 40401c <ferror@plt+0x29ec>
  403e38:	mov	x0, #0x1                   	// #1
  403e3c:	str	x0, [x29, #136]
  403e40:	ldrb	w1, [x2]
  403e44:	str	w1, [x29, #148]
  403e48:	strb	w0, [x29, #144]
  403e4c:	strb	w23, [x29, #124]
  403e50:	ldrb	w0, [x29, #144]
  403e54:	cbz	w0, 403e60 <ferror@plt+0x2830>
  403e58:	ldr	w0, [x29, #148]
  403e5c:	cbz	w0, 404124 <ferror@plt+0x2af4>
  403e60:	ldr	x0, [x29, #128]
  403e64:	ldr	x1, [x29, #136]
  403e68:	add	x0, x0, x1
  403e6c:	str	x0, [x29, #128]
  403e70:	strb	wzr, [x29, #124]
  403e74:	ldr	x0, [x29, #192]
  403e78:	ldr	x1, [x29, #200]
  403e7c:	add	x0, x0, x1
  403e80:	str	x0, [x29, #192]
  403e84:	strb	wzr, [x29, #188]
  403e88:	b	40427c <ferror@plt+0x2c4c>
  403e8c:	ldr	x20, [x21, x22, lsl #3]
  403e90:	sub	x22, x22, x20
  403e94:	cbz	x20, 40427c <ferror@plt+0x2c4c>
  403e98:	adrp	x28, 406000 <ferror@plt+0x49d0>
  403e9c:	add	x28, x28, #0x318
  403ea0:	b	403f84 <ferror@plt+0x2954>
  403ea4:	mov	x0, x27
  403ea8:	bl	4014b0 <mbsinit@plt>
  403eac:	cbz	w0, 403f28 <ferror@plt+0x28f8>
  403eb0:	strb	w23, [x29, #112]
  403eb4:	ldr	x24, [x29, #128]
  403eb8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403ebc:	mov	x1, x0
  403ec0:	mov	x0, x24
  403ec4:	bl	402f34 <ferror@plt+0x1904>
  403ec8:	mov	x3, x27
  403ecc:	mov	x2, x0
  403ed0:	mov	x1, x24
  403ed4:	add	x0, x29, #0x94
  403ed8:	bl	4036a8 <ferror@plt+0x2078>
  403edc:	str	x0, [x29, #136]
  403ee0:	cmn	x0, #0x1
  403ee4:	b.eq	403f48 <ferror@plt+0x2918>  // b.none
  403ee8:	cmn	x0, #0x2
  403eec:	b.eq	403fc4 <ferror@plt+0x2994>  // b.none
  403ef0:	cbnz	x0, 403f10 <ferror@plt+0x28e0>
  403ef4:	mov	x0, #0x1                   	// #1
  403ef8:	str	x0, [x29, #136]
  403efc:	ldr	x0, [x29, #128]
  403f00:	ldrb	w0, [x0]
  403f04:	cbnz	w0, 403fd8 <ferror@plt+0x29a8>
  403f08:	ldr	w0, [x29, #148]
  403f0c:	cbnz	w0, 403ff8 <ferror@plt+0x29c8>
  403f10:	strb	w23, [x29, #144]
  403f14:	mov	x0, x27
  403f18:	bl	4014b0 <mbsinit@plt>
  403f1c:	cbz	w0, 403f54 <ferror@plt+0x2924>
  403f20:	strb	wzr, [x29, #112]
  403f24:	b	403f54 <ferror@plt+0x2924>
  403f28:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403f2c:	add	x3, x3, #0x338
  403f30:	mov	w2, #0x96                  	// #150
  403f34:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403f38:	add	x1, x1, #0x230
  403f3c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403f40:	add	x0, x0, #0x240
  403f44:	bl	4015d0 <__assert_fail@plt>
  403f48:	mov	x0, #0x1                   	// #1
  403f4c:	str	x0, [x29, #136]
  403f50:	strb	wzr, [x29, #144]
  403f54:	strb	w23, [x29, #124]
  403f58:	ldrb	w0, [x29, #144]
  403f5c:	cbz	w0, 403f68 <ferror@plt+0x2938>
  403f60:	ldr	w0, [x29, #148]
  403f64:	cbz	w0, 404018 <ferror@plt+0x29e8>
  403f68:	ldr	x0, [x29, #128]
  403f6c:	ldr	x1, [x29, #136]
  403f70:	add	x0, x0, x1
  403f74:	str	x0, [x29, #128]
  403f78:	strb	wzr, [x29, #124]
  403f7c:	subs	x20, x20, #0x1
  403f80:	b.eq	40427c <ferror@plt+0x2c4c>  // b.none
  403f84:	ldrb	w0, [x29, #124]
  403f88:	cbnz	w0, 403f58 <ferror@plt+0x2928>
  403f8c:	ldrb	w0, [x29, #112]
  403f90:	cbnz	w0, 403eb4 <ferror@plt+0x2884>
  403f94:	ldr	x2, [x29, #128]
  403f98:	ldrb	w1, [x2]
  403f9c:	ubfx	x0, x1, #5, #3
  403fa0:	ldr	w0, [x28, x0, lsl #2]
  403fa4:	lsr	w0, w0, w1
  403fa8:	tbz	w0, #0, 403ea4 <ferror@plt+0x2874>
  403fac:	mov	x0, #0x1                   	// #1
  403fb0:	str	x0, [x29, #136]
  403fb4:	ldrb	w1, [x2]
  403fb8:	str	w1, [x29, #148]
  403fbc:	strb	w0, [x29, #144]
  403fc0:	b	403f54 <ferror@plt+0x2924>
  403fc4:	ldr	x0, [x29, #128]
  403fc8:	bl	401320 <strlen@plt>
  403fcc:	str	x0, [x29, #136]
  403fd0:	strb	wzr, [x29, #144]
  403fd4:	b	403f54 <ferror@plt+0x2924>
  403fd8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403fdc:	add	x3, x3, #0x338
  403fe0:	mov	w2, #0xb2                  	// #178
  403fe4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403fe8:	add	x1, x1, #0x230
  403fec:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403ff0:	add	x0, x0, #0x258
  403ff4:	bl	4015d0 <__assert_fail@plt>
  403ff8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403ffc:	add	x3, x3, #0x338
  404000:	mov	w2, #0xb3                  	// #179
  404004:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404008:	add	x1, x1, #0x230
  40400c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404010:	add	x0, x0, #0x270
  404014:	bl	4015d0 <__assert_fail@plt>
  404018:	bl	4014a0 <abort@plt>
  40401c:	mov	x0, x27
  404020:	bl	4014b0 <mbsinit@plt>
  404024:	cbz	w0, 4040a0 <ferror@plt+0x2a70>
  404028:	strb	w23, [x29, #112]
  40402c:	ldr	x20, [x29, #128]
  404030:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404034:	mov	x1, x0
  404038:	mov	x0, x20
  40403c:	bl	402f34 <ferror@plt+0x1904>
  404040:	mov	x3, x27
  404044:	mov	x2, x0
  404048:	mov	x1, x20
  40404c:	add	x0, x29, #0x94
  404050:	bl	4036a8 <ferror@plt+0x2078>
  404054:	str	x0, [x29, #136]
  404058:	cmn	x0, #0x1
  40405c:	b.eq	4040c0 <ferror@plt+0x2a90>  // b.none
  404060:	cmn	x0, #0x2
  404064:	b.eq	4040d0 <ferror@plt+0x2aa0>  // b.none
  404068:	cbnz	x0, 404088 <ferror@plt+0x2a58>
  40406c:	mov	x0, #0x1                   	// #1
  404070:	str	x0, [x29, #136]
  404074:	ldr	x0, [x29, #128]
  404078:	ldrb	w0, [x0]
  40407c:	cbnz	w0, 4040e4 <ferror@plt+0x2ab4>
  404080:	ldr	w0, [x29, #148]
  404084:	cbnz	w0, 404104 <ferror@plt+0x2ad4>
  404088:	strb	w23, [x29, #144]
  40408c:	mov	x0, x27
  404090:	bl	4014b0 <mbsinit@plt>
  404094:	cbz	w0, 403e4c <ferror@plt+0x281c>
  404098:	strb	wzr, [x29, #112]
  40409c:	b	403e4c <ferror@plt+0x281c>
  4040a0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4040a4:	add	x3, x3, #0x338
  4040a8:	mov	w2, #0x96                  	// #150
  4040ac:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4040b0:	add	x1, x1, #0x230
  4040b4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4040b8:	add	x0, x0, #0x240
  4040bc:	bl	4015d0 <__assert_fail@plt>
  4040c0:	mov	x0, #0x1                   	// #1
  4040c4:	str	x0, [x29, #136]
  4040c8:	strb	wzr, [x29, #144]
  4040cc:	b	403e4c <ferror@plt+0x281c>
  4040d0:	ldr	x0, [x29, #128]
  4040d4:	bl	401320 <strlen@plt>
  4040d8:	str	x0, [x29, #136]
  4040dc:	strb	wzr, [x29, #144]
  4040e0:	b	403e4c <ferror@plt+0x281c>
  4040e4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4040e8:	add	x3, x3, #0x338
  4040ec:	mov	w2, #0xb2                  	// #178
  4040f0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4040f4:	add	x1, x1, #0x230
  4040f8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4040fc:	add	x0, x0, #0x258
  404100:	bl	4015d0 <__assert_fail@plt>
  404104:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404108:	add	x3, x3, #0x338
  40410c:	mov	w2, #0xb3                  	// #179
  404110:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404114:	add	x1, x1, #0x230
  404118:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40411c:	add	x0, x0, #0x270
  404120:	bl	4015d0 <__assert_fail@plt>
  404124:	bl	4014a0 <abort@plt>
  404128:	ldr	x0, [x29, #104]
  40412c:	bl	4014b0 <mbsinit@plt>
  404130:	cbz	w0, 4041ac <ferror@plt+0x2b7c>
  404134:	strb	w23, [x29, #176]
  404138:	ldr	x20, [x29, #192]
  40413c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404140:	mov	x1, x0
  404144:	mov	x0, x20
  404148:	bl	402f34 <ferror@plt+0x1904>
  40414c:	ldr	x3, [x29, #104]
  404150:	mov	x2, x0
  404154:	mov	x1, x20
  404158:	add	x0, x29, #0xd4
  40415c:	bl	4036a8 <ferror@plt+0x2078>
  404160:	str	x0, [x29, #200]
  404164:	cmn	x0, #0x1
  404168:	b.eq	4041cc <ferror@plt+0x2b9c>  // b.none
  40416c:	cmn	x0, #0x2
  404170:	b.eq	4041dc <ferror@plt+0x2bac>  // b.none
  404174:	cbnz	x0, 404194 <ferror@plt+0x2b64>
  404178:	mov	x0, #0x1                   	// #1
  40417c:	str	x0, [x29, #200]
  404180:	ldr	x0, [x29, #192]
  404184:	ldrb	w0, [x0]
  404188:	cbnz	w0, 4041f0 <ferror@plt+0x2bc0>
  40418c:	ldr	w0, [x29, #212]
  404190:	cbnz	w0, 404210 <ferror@plt+0x2be0>
  404194:	strb	w23, [x29, #208]
  404198:	ldr	x0, [x29, #104]
  40419c:	bl	4014b0 <mbsinit@plt>
  4041a0:	cbz	w0, 4042c0 <ferror@plt+0x2c90>
  4041a4:	strb	wzr, [x29, #176]
  4041a8:	b	4042c0 <ferror@plt+0x2c90>
  4041ac:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4041b0:	add	x3, x3, #0x338
  4041b4:	mov	w2, #0x96                  	// #150
  4041b8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4041bc:	add	x1, x1, #0x230
  4041c0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4041c4:	add	x0, x0, #0x240
  4041c8:	bl	4015d0 <__assert_fail@plt>
  4041cc:	mov	x0, #0x1                   	// #1
  4041d0:	str	x0, [x29, #200]
  4041d4:	strb	wzr, [x29, #208]
  4041d8:	b	4042c0 <ferror@plt+0x2c90>
  4041dc:	ldr	x0, [x29, #192]
  4041e0:	bl	401320 <strlen@plt>
  4041e4:	str	x0, [x29, #200]
  4041e8:	strb	wzr, [x29, #208]
  4041ec:	b	4042c0 <ferror@plt+0x2c90>
  4041f0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4041f4:	add	x3, x3, #0x338
  4041f8:	mov	w2, #0xb2                  	// #178
  4041fc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404200:	add	x1, x1, #0x230
  404204:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404208:	add	x0, x0, #0x258
  40420c:	bl	4015d0 <__assert_fail@plt>
  404210:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404214:	add	x3, x3, #0x338
  404218:	mov	w2, #0xb3                  	// #179
  40421c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404220:	add	x1, x1, #0x230
  404224:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404228:	add	x0, x0, #0x270
  40422c:	bl	4015d0 <__assert_fail@plt>
  404230:	mov	w25, #0x0                   	// #0
  404234:	b	403de0 <ferror@plt+0x27b0>
  404238:	add	x0, x22, x22, lsl #1
  40423c:	add	x0, x19, x0, lsl #4
  404240:	ldr	x2, [x0, #8]
  404244:	mov	w1, #0x0                   	// #0
  404248:	ldr	x3, [x29, #200]
  40424c:	cmp	x2, x3
  404250:	b.eq	403db4 <ferror@plt+0x2784>  // b.none
  404254:	mov	w0, w1
  404258:	cbz	w0, 403e04 <ferror@plt+0x27d4>
  40425c:	add	x22, x22, #0x1
  404260:	ldr	x0, [x29, #192]
  404264:	ldr	x1, [x29, #200]
  404268:	add	x0, x0, x1
  40426c:	str	x0, [x29, #192]
  404270:	strb	wzr, [x29, #188]
  404274:	cmp	x26, x22
  404278:	b.eq	403dcc <ferror@plt+0x279c>  // b.none
  40427c:	ldrb	w0, [x29, #188]
  404280:	cbnz	w0, 4042c4 <ferror@plt+0x2c94>
  404284:	ldrb	w0, [x29, #176]
  404288:	cbnz	w0, 404138 <ferror@plt+0x2b08>
  40428c:	ldr	x3, [x29, #192]
  404290:	ldrb	w2, [x3]
  404294:	ubfx	x0, x2, #5, #3
  404298:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40429c:	add	x1, x1, #0x318
  4042a0:	ldr	w0, [x1, x0, lsl #2]
  4042a4:	lsr	w0, w0, w2
  4042a8:	tbz	w0, #0, 404128 <ferror@plt+0x2af8>
  4042ac:	mov	x0, #0x1                   	// #1
  4042b0:	str	x0, [x29, #200]
  4042b4:	ldrb	w1, [x3]
  4042b8:	str	w1, [x29, #212]
  4042bc:	strb	w0, [x29, #208]
  4042c0:	strb	w23, [x29, #188]
  4042c4:	ldrb	w0, [x29, #208]
  4042c8:	cbz	w0, 404238 <ferror@plt+0x2c08>
  4042cc:	ldr	w1, [x29, #212]
  4042d0:	cbz	w1, 403dd8 <ferror@plt+0x27a8>
  4042d4:	add	x0, x22, x22, lsl #1
  4042d8:	add	x0, x19, x0, lsl #4
  4042dc:	ldrb	w2, [x0, #16]
  4042e0:	cbz	w2, 404240 <ferror@plt+0x2c10>
  4042e4:	ldr	w0, [x0, #20]
  4042e8:	cmp	w0, w1
  4042ec:	cset	w0, eq  // eq = none
  4042f0:	b	404258 <ferror@plt+0x2c28>
  4042f4:	stp	x29, x30, [sp, #-432]!
  4042f8:	mov	x29, sp
  4042fc:	stp	x21, x22, [sp, #32]
  404300:	stp	x23, x24, [sp, #48]
  404304:	mov	x21, x0
  404308:	mov	x23, x1
  40430c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404310:	cmp	x0, #0x1
  404314:	b.hi	40434c <ferror@plt+0x2d1c>  // b.pmore
  404318:	ldrb	w22, [x23]
  40431c:	mov	x0, x21
  404320:	cbz	w22, 404c54 <ferror@plt+0x3624>
  404324:	ldrb	w0, [x21]
  404328:	cbz	w0, 404fa4 <ferror@plt+0x3974>
  40432c:	stp	x19, x20, [sp, #16]
  404330:	stp	x25, x26, [sp, #64]
  404334:	mov	x24, x23
  404338:	mov	x2, #0x0                   	// #0
  40433c:	mov	x20, #0x0                   	// #0
  404340:	mov	x25, #0x0                   	// #0
  404344:	mov	w0, #0x1                   	// #1
  404348:	b	404ec8 <ferror@plt+0x3898>
  40434c:	str	x23, [sp, #128]
  404350:	strb	wzr, [sp, #112]
  404354:	stur	xzr, [sp, #116]
  404358:	strb	wzr, [sp, #124]
  40435c:	ldrb	w1, [x23]
  404360:	ubfx	x2, x1, #5, #3
  404364:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404368:	add	x0, x0, #0x318
  40436c:	ldr	w0, [x0, x2, lsl #2]
  404370:	lsr	w0, w0, w1
  404374:	tbz	w0, #0, 4043ec <ferror@plt+0x2dbc>
  404378:	mov	x0, #0x1                   	// #1
  40437c:	str	x0, [sp, #136]
  404380:	str	w1, [sp, #148]
  404384:	strb	w0, [sp, #144]
  404388:	mov	w0, #0x1                   	// #1
  40438c:	strb	w0, [sp, #124]
  404390:	ldrb	w0, [sp, #144]
  404394:	cbz	w0, 4043a0 <ferror@plt+0x2d70>
  404398:	ldr	w0, [sp, #148]
  40439c:	cbz	w0, 404ea8 <ferror@plt+0x3878>
  4043a0:	stp	x19, x20, [sp, #16]
  4043a4:	stp	x25, x26, [sp, #64]
  4043a8:	stp	x27, x28, [sp, #80]
  4043ac:	str	x23, [sp, #192]
  4043b0:	strb	wzr, [sp, #176]
  4043b4:	stur	xzr, [sp, #180]
  4043b8:	strb	wzr, [sp, #188]
  4043bc:	str	x21, [sp, #256]
  4043c0:	strb	wzr, [sp, #240]
  4043c4:	stur	xzr, [sp, #244]
  4043c8:	strb	wzr, [sp, #252]
  4043cc:	mov	x26, #0x0                   	// #0
  4043d0:	str	xzr, [sp, #104]
  4043d4:	mov	x19, #0x0                   	// #0
  4043d8:	mov	w27, #0x1                   	// #1
  4043dc:	add	x0, sp, #0xf4
  4043e0:	str	x0, [sp, #96]
  4043e4:	add	x28, sp, #0xb4
  4043e8:	b	405044 <ferror@plt+0x3a14>
  4043ec:	add	x0, sp, #0x74
  4043f0:	bl	4014b0 <mbsinit@plt>
  4043f4:	cbz	w0, 404474 <ferror@plt+0x2e44>
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	strb	w0, [sp, #112]
  404400:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404404:	mov	x1, x0
  404408:	mov	x0, x23
  40440c:	bl	402f34 <ferror@plt+0x1904>
  404410:	add	x3, sp, #0x74
  404414:	mov	x2, x0
  404418:	mov	x1, x23
  40441c:	add	x0, sp, #0x94
  404420:	bl	4036a8 <ferror@plt+0x2078>
  404424:	str	x0, [sp, #136]
  404428:	cmn	x0, #0x1
  40442c:	b.eq	4044a0 <ferror@plt+0x2e70>  // b.none
  404430:	cmn	x0, #0x2
  404434:	b.eq	4044b0 <ferror@plt+0x2e80>  // b.none
  404438:	cbnz	x0, 404458 <ferror@plt+0x2e28>
  40443c:	mov	x0, #0x1                   	// #1
  404440:	str	x0, [sp, #136]
  404444:	ldr	x0, [sp, #128]
  404448:	ldrb	w0, [x0]
  40444c:	cbnz	w0, 4044c4 <ferror@plt+0x2e94>
  404450:	ldr	w0, [sp, #148]
  404454:	cbnz	w0, 4044f0 <ferror@plt+0x2ec0>
  404458:	mov	w0, #0x1                   	// #1
  40445c:	strb	w0, [sp, #144]
  404460:	add	x0, sp, #0x74
  404464:	bl	4014b0 <mbsinit@plt>
  404468:	cbz	w0, 404388 <ferror@plt+0x2d58>
  40446c:	strb	wzr, [sp, #112]
  404470:	b	404388 <ferror@plt+0x2d58>
  404474:	stp	x19, x20, [sp, #16]
  404478:	stp	x25, x26, [sp, #64]
  40447c:	stp	x27, x28, [sp, #80]
  404480:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404484:	add	x3, x3, #0x338
  404488:	mov	w2, #0x96                  	// #150
  40448c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404490:	add	x1, x1, #0x230
  404494:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404498:	add	x0, x0, #0x240
  40449c:	bl	4015d0 <__assert_fail@plt>
  4044a0:	mov	x0, #0x1                   	// #1
  4044a4:	str	x0, [sp, #136]
  4044a8:	strb	wzr, [sp, #144]
  4044ac:	b	404388 <ferror@plt+0x2d58>
  4044b0:	ldr	x0, [sp, #128]
  4044b4:	bl	401320 <strlen@plt>
  4044b8:	str	x0, [sp, #136]
  4044bc:	strb	wzr, [sp, #144]
  4044c0:	b	404388 <ferror@plt+0x2d58>
  4044c4:	stp	x19, x20, [sp, #16]
  4044c8:	stp	x25, x26, [sp, #64]
  4044cc:	stp	x27, x28, [sp, #80]
  4044d0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4044d4:	add	x3, x3, #0x338
  4044d8:	mov	w2, #0xb2                  	// #178
  4044dc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4044e0:	add	x1, x1, #0x230
  4044e4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4044e8:	add	x0, x0, #0x258
  4044ec:	bl	4015d0 <__assert_fail@plt>
  4044f0:	stp	x19, x20, [sp, #16]
  4044f4:	stp	x25, x26, [sp, #64]
  4044f8:	stp	x27, x28, [sp, #80]
  4044fc:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404500:	add	x3, x3, #0x338
  404504:	mov	w2, #0xb3                  	// #179
  404508:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40450c:	add	x1, x1, #0x230
  404510:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404514:	add	x0, x0, #0x270
  404518:	bl	4015d0 <__assert_fail@plt>
  40451c:	ldr	x0, [sp, #96]
  404520:	bl	4014b0 <mbsinit@plt>
  404524:	cbz	w0, 4045a8 <ferror@plt+0x2f78>
  404528:	mov	w0, #0x1                   	// #1
  40452c:	strb	w0, [sp, #240]
  404530:	ldr	x20, [sp, #256]
  404534:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404538:	mov	x1, x0
  40453c:	mov	x0, x20
  404540:	bl	402f34 <ferror@plt+0x1904>
  404544:	ldr	x3, [sp, #96]
  404548:	mov	x2, x0
  40454c:	mov	x1, x20
  404550:	add	x0, sp, #0x114
  404554:	bl	4036a8 <ferror@plt+0x2078>
  404558:	str	x0, [sp, #264]
  40455c:	cmn	x0, #0x1
  404560:	b.eq	4045c8 <ferror@plt+0x2f98>  // b.none
  404564:	cmn	x0, #0x2
  404568:	b.eq	4045d8 <ferror@plt+0x2fa8>  // b.none
  40456c:	cbnz	x0, 40458c <ferror@plt+0x2f5c>
  404570:	mov	x0, #0x1                   	// #1
  404574:	str	x0, [sp, #264]
  404578:	ldr	x0, [sp, #256]
  40457c:	ldrb	w0, [x0]
  404580:	cbnz	w0, 4045ec <ferror@plt+0x2fbc>
  404584:	ldr	w0, [sp, #276]
  404588:	cbnz	w0, 40460c <ferror@plt+0x2fdc>
  40458c:	mov	w0, #0x1                   	// #1
  404590:	strb	w0, [sp, #272]
  404594:	ldr	x0, [sp, #96]
  404598:	bl	4014b0 <mbsinit@plt>
  40459c:	cbz	w0, 405088 <ferror@plt+0x3a58>
  4045a0:	strb	wzr, [sp, #240]
  4045a4:	b	405088 <ferror@plt+0x3a58>
  4045a8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4045ac:	add	x3, x3, #0x338
  4045b0:	mov	w2, #0x96                  	// #150
  4045b4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4045b8:	add	x1, x1, #0x230
  4045bc:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4045c0:	add	x0, x0, #0x240
  4045c4:	bl	4015d0 <__assert_fail@plt>
  4045c8:	mov	x0, #0x1                   	// #1
  4045cc:	str	x0, [sp, #264]
  4045d0:	strb	wzr, [sp, #272]
  4045d4:	b	405088 <ferror@plt+0x3a58>
  4045d8:	ldr	x0, [sp, #256]
  4045dc:	bl	401320 <strlen@plt>
  4045e0:	str	x0, [sp, #264]
  4045e4:	strb	wzr, [sp, #272]
  4045e8:	b	405088 <ferror@plt+0x3a58>
  4045ec:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4045f0:	add	x3, x3, #0x338
  4045f4:	mov	w2, #0xb2                  	// #178
  4045f8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4045fc:	add	x1, x1, #0x230
  404600:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404604:	add	x0, x0, #0x258
  404608:	bl	4015d0 <__assert_fail@plt>
  40460c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404610:	add	x3, x3, #0x338
  404614:	mov	w2, #0xb3                  	// #179
  404618:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40461c:	add	x1, x1, #0x230
  404620:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404624:	add	x0, x0, #0x270
  404628:	bl	4015d0 <__assert_fail@plt>
  40462c:	mov	x0, #0x0                   	// #0
  404630:	ldp	x19, x20, [sp, #16]
  404634:	ldp	x25, x26, [sp, #64]
  404638:	ldp	x27, x28, [sp, #80]
  40463c:	b	404c54 <ferror@plt+0x3624>
  404640:	mov	w20, #0x1                   	// #1
  404644:	adrp	x22, 406000 <ferror@plt+0x49d0>
  404648:	add	x22, x22, #0x318
  40464c:	ldr	x0, [sp, #104]
  404650:	subs	x24, x19, x0
  404654:	b.ne	4047a8 <ferror@plt+0x3178>  // b.any
  404658:	ldrb	w0, [sp, #188]
  40465c:	cbnz	w0, 4046a4 <ferror@plt+0x3074>
  404660:	ldrb	w0, [sp, #176]
  404664:	cbnz	w0, 404850 <ferror@plt+0x3220>
  404668:	ldr	x2, [sp, #192]
  40466c:	ldrb	w1, [x2]
  404670:	ubfx	x3, x1, #5, #3
  404674:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404678:	add	x0, x0, #0x318
  40467c:	ldr	w0, [x0, x3, lsl #2]
  404680:	lsr	w0, w0, w1
  404684:	tbz	w0, #0, 40483c <ferror@plt+0x320c>
  404688:	mov	x0, #0x1                   	// #1
  40468c:	str	x0, [sp, #200]
  404690:	ldrb	w1, [x2]
  404694:	str	w1, [sp, #212]
  404698:	strb	w0, [sp, #208]
  40469c:	mov	w0, #0x1                   	// #1
  4046a0:	strb	w0, [sp, #188]
  4046a4:	ldrb	w27, [sp, #208]
  4046a8:	cbnz	w27, 40494c <ferror@plt+0x331c>
  4046ac:	mov	w27, #0x1                   	// #1
  4046b0:	add	x0, x19, #0x1
  4046b4:	ldrb	w1, [sp, #272]
  4046b8:	cbz	w1, 404958 <ferror@plt+0x3328>
  4046bc:	str	x19, [sp, #104]
  4046c0:	mov	x19, x0
  4046c4:	b	4050b4 <ferror@plt+0x3a84>
  4046c8:	mov	x0, x28
  4046cc:	bl	4014b0 <mbsinit@plt>
  4046d0:	cbz	w0, 40474c <ferror@plt+0x311c>
  4046d4:	strb	w20, [sp, #176]
  4046d8:	ldr	x25, [sp, #192]
  4046dc:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4046e0:	mov	x1, x0
  4046e4:	mov	x0, x25
  4046e8:	bl	402f34 <ferror@plt+0x1904>
  4046ec:	mov	x3, x28
  4046f0:	mov	x2, x0
  4046f4:	mov	x1, x25
  4046f8:	add	x0, sp, #0xd4
  4046fc:	bl	4036a8 <ferror@plt+0x2078>
  404700:	str	x0, [sp, #200]
  404704:	cmn	x0, #0x1
  404708:	b.eq	40476c <ferror@plt+0x313c>  // b.none
  40470c:	cmn	x0, #0x2
  404710:	b.eq	4047e8 <ferror@plt+0x31b8>  // b.none
  404714:	cbnz	x0, 404734 <ferror@plt+0x3104>
  404718:	mov	x0, #0x1                   	// #1
  40471c:	str	x0, [sp, #200]
  404720:	ldr	x0, [sp, #192]
  404724:	ldrb	w0, [x0]
  404728:	cbnz	w0, 4047fc <ferror@plt+0x31cc>
  40472c:	ldr	w0, [sp, #212]
  404730:	cbnz	w0, 40481c <ferror@plt+0x31ec>
  404734:	strb	w20, [sp, #208]
  404738:	mov	x0, x28
  40473c:	bl	4014b0 <mbsinit@plt>
  404740:	cbz	w0, 404778 <ferror@plt+0x3148>
  404744:	strb	wzr, [sp, #176]
  404748:	b	404778 <ferror@plt+0x3148>
  40474c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404750:	add	x3, x3, #0x338
  404754:	mov	w2, #0x96                  	// #150
  404758:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40475c:	add	x1, x1, #0x230
  404760:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404764:	add	x0, x0, #0x240
  404768:	bl	4015d0 <__assert_fail@plt>
  40476c:	mov	x0, #0x1                   	// #1
  404770:	str	x0, [sp, #200]
  404774:	strb	wzr, [sp, #208]
  404778:	strb	w20, [sp, #188]
  40477c:	ldrb	w0, [sp, #208]
  404780:	cbz	w0, 40478c <ferror@plt+0x315c>
  404784:	ldr	w0, [sp, #212]
  404788:	cbz	w0, 404fcc <ferror@plt+0x399c>
  40478c:	ldr	x0, [sp, #192]
  404790:	ldr	x1, [sp, #200]
  404794:	add	x0, x0, x1
  404798:	str	x0, [sp, #192]
  40479c:	strb	wzr, [sp, #188]
  4047a0:	subs	x24, x24, #0x1
  4047a4:	b.eq	404660 <ferror@plt+0x3030>  // b.none
  4047a8:	ldrb	w0, [sp, #188]
  4047ac:	cbnz	w0, 40477c <ferror@plt+0x314c>
  4047b0:	ldrb	w0, [sp, #176]
  4047b4:	cbnz	w0, 4046d8 <ferror@plt+0x30a8>
  4047b8:	ldr	x2, [sp, #192]
  4047bc:	ldrb	w1, [x2]
  4047c0:	ubfx	x0, x1, #5, #3
  4047c4:	ldr	w0, [x22, x0, lsl #2]
  4047c8:	lsr	w0, w0, w1
  4047cc:	tbz	w0, #0, 4046c8 <ferror@plt+0x3098>
  4047d0:	mov	x0, #0x1                   	// #1
  4047d4:	str	x0, [sp, #200]
  4047d8:	ldrb	w1, [x2]
  4047dc:	str	w1, [sp, #212]
  4047e0:	strb	w0, [sp, #208]
  4047e4:	b	404778 <ferror@plt+0x3148>
  4047e8:	ldr	x0, [sp, #192]
  4047ec:	bl	401320 <strlen@plt>
  4047f0:	str	x0, [sp, #200]
  4047f4:	strb	wzr, [sp, #208]
  4047f8:	b	404778 <ferror@plt+0x3148>
  4047fc:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404800:	add	x3, x3, #0x338
  404804:	mov	w2, #0xb2                  	// #178
  404808:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40480c:	add	x1, x1, #0x230
  404810:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404814:	add	x0, x0, #0x258
  404818:	bl	4015d0 <__assert_fail@plt>
  40481c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404820:	add	x3, x3, #0x338
  404824:	mov	w2, #0xb3                  	// #179
  404828:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40482c:	add	x1, x1, #0x230
  404830:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404834:	add	x0, x0, #0x270
  404838:	bl	4015d0 <__assert_fail@plt>
  40483c:	mov	x0, x28
  404840:	bl	4014b0 <mbsinit@plt>
  404844:	cbz	w0, 4048c8 <ferror@plt+0x3298>
  404848:	mov	w0, #0x1                   	// #1
  40484c:	strb	w0, [sp, #176]
  404850:	ldr	x20, [sp, #192]
  404854:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404858:	mov	x1, x0
  40485c:	mov	x0, x20
  404860:	bl	402f34 <ferror@plt+0x1904>
  404864:	mov	x3, x28
  404868:	mov	x2, x0
  40486c:	mov	x1, x20
  404870:	add	x0, sp, #0xd4
  404874:	bl	4036a8 <ferror@plt+0x2078>
  404878:	str	x0, [sp, #200]
  40487c:	cmn	x0, #0x1
  404880:	b.eq	4048e8 <ferror@plt+0x32b8>  // b.none
  404884:	cmn	x0, #0x2
  404888:	b.eq	4048f8 <ferror@plt+0x32c8>  // b.none
  40488c:	cbnz	x0, 4048ac <ferror@plt+0x327c>
  404890:	mov	x0, #0x1                   	// #1
  404894:	str	x0, [sp, #200]
  404898:	ldr	x0, [sp, #192]
  40489c:	ldrb	w0, [x0]
  4048a0:	cbnz	w0, 40490c <ferror@plt+0x32dc>
  4048a4:	ldr	w0, [sp, #212]
  4048a8:	cbnz	w0, 40492c <ferror@plt+0x32fc>
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	strb	w0, [sp, #208]
  4048b4:	mov	x0, x28
  4048b8:	bl	4014b0 <mbsinit@plt>
  4048bc:	cbz	w0, 40469c <ferror@plt+0x306c>
  4048c0:	strb	wzr, [sp, #176]
  4048c4:	b	40469c <ferror@plt+0x306c>
  4048c8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4048cc:	add	x3, x3, #0x338
  4048d0:	mov	w2, #0x96                  	// #150
  4048d4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4048d8:	add	x1, x1, #0x230
  4048dc:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4048e0:	add	x0, x0, #0x240
  4048e4:	bl	4015d0 <__assert_fail@plt>
  4048e8:	mov	x0, #0x1                   	// #1
  4048ec:	str	x0, [sp, #200]
  4048f0:	strb	wzr, [sp, #208]
  4048f4:	b	40469c <ferror@plt+0x306c>
  4048f8:	ldr	x0, [sp, #192]
  4048fc:	bl	401320 <strlen@plt>
  404900:	str	x0, [sp, #200]
  404904:	strb	wzr, [sp, #208]
  404908:	b	40469c <ferror@plt+0x306c>
  40490c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404910:	add	x3, x3, #0x338
  404914:	mov	w2, #0xb2                  	// #178
  404918:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40491c:	add	x1, x1, #0x230
  404920:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404924:	add	x0, x0, #0x258
  404928:	bl	4015d0 <__assert_fail@plt>
  40492c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404930:	add	x3, x3, #0x338
  404934:	mov	w2, #0xb3                  	// #179
  404938:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40493c:	add	x1, x1, #0x230
  404940:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404944:	add	x0, x0, #0x270
  404948:	bl	4015d0 <__assert_fail@plt>
  40494c:	ldr	w0, [sp, #212]
  404950:	cbnz	w0, 4046b0 <ferror@plt+0x3080>
  404954:	b	404fd4 <ferror@plt+0x39a4>
  404958:	str	x19, [sp, #104]
  40495c:	mov	x19, x0
  404960:	b	405014 <ferror@plt+0x39e4>
  404964:	ldr	x1, [sp, #128]
  404968:	ldr	x0, [sp, #256]
  40496c:	bl	4014c0 <memcmp@plt>
  404970:	cmp	w0, #0x0
  404974:	cset	w0, eq  // eq = none
  404978:	b	405028 <ferror@plt+0x39f8>
  40497c:	ldp	x0, x1, [sp, #240]
  404980:	stp	x0, x1, [sp, #304]
  404984:	ldr	x1, [sp, #256]
  404988:	ldr	x0, [sp, #264]
  40498c:	str	x0, [sp, #328]
  404990:	ldp	x2, x3, [sp, #272]
  404994:	stp	x2, x3, [sp, #336]
  404998:	ldp	x2, x3, [sp, #288]
  40499c:	stp	x2, x3, [sp, #352]
  4049a0:	add	x0, x0, x1
  4049a4:	str	x0, [sp, #320]
  4049a8:	strb	wzr, [sp, #316]
  4049ac:	str	x23, [sp, #384]
  4049b0:	strb	wzr, [sp, #368]
  4049b4:	add	x0, sp, #0x210
  4049b8:	stur	xzr, [x0, #-156]
  4049bc:	strb	wzr, [sp, #380]
  4049c0:	ldrb	w1, [x23]
  4049c4:	ubfx	x2, x1, #5, #3
  4049c8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4049cc:	add	x0, x0, #0x318
  4049d0:	ldr	w0, [x0, x2, lsl #2]
  4049d4:	lsr	w0, w0, w1
  4049d8:	tbz	w0, #0, 404a2c <ferror@plt+0x33fc>
  4049dc:	mov	x0, #0x1                   	// #1
  4049e0:	str	x0, [sp, #392]
  4049e4:	str	w1, [sp, #404]
  4049e8:	strb	w0, [sp, #400]
  4049ec:	mov	w0, #0x1                   	// #1
  4049f0:	strb	w0, [sp, #380]
  4049f4:	ldrb	w0, [sp, #400]
  4049f8:	cbz	w0, 404a04 <ferror@plt+0x33d4>
  4049fc:	ldr	w0, [sp, #404]
  404a00:	cbz	w0, 404b38 <ferror@plt+0x3508>
  404a04:	ldr	x0, [sp, #384]
  404a08:	ldr	x1, [sp, #392]
  404a0c:	add	x0, x0, x1
  404a10:	str	x0, [sp, #384]
  404a14:	strb	wzr, [sp, #380]
  404a18:	add	x19, x19, #0x1
  404a1c:	mov	w20, #0x1                   	// #1
  404a20:	add	x24, sp, #0x174
  404a24:	add	x25, sp, #0x134
  404a28:	b	404d78 <ferror@plt+0x3748>
  404a2c:	add	x0, sp, #0x174
  404a30:	bl	4014b0 <mbsinit@plt>
  404a34:	cbz	w0, 404ab4 <ferror@plt+0x3484>
  404a38:	mov	w0, #0x1                   	// #1
  404a3c:	strb	w0, [sp, #368]
  404a40:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404a44:	mov	x1, x0
  404a48:	mov	x0, x23
  404a4c:	bl	402f34 <ferror@plt+0x1904>
  404a50:	add	x3, sp, #0x174
  404a54:	mov	x2, x0
  404a58:	mov	x1, x23
  404a5c:	add	x0, sp, #0x194
  404a60:	bl	4036a8 <ferror@plt+0x2078>
  404a64:	str	x0, [sp, #392]
  404a68:	cmn	x0, #0x1
  404a6c:	b.eq	404ad4 <ferror@plt+0x34a4>  // b.none
  404a70:	cmn	x0, #0x2
  404a74:	b.eq	404ae4 <ferror@plt+0x34b4>  // b.none
  404a78:	cbnz	x0, 404a98 <ferror@plt+0x3468>
  404a7c:	mov	x0, #0x1                   	// #1
  404a80:	str	x0, [sp, #392]
  404a84:	ldr	x0, [sp, #384]
  404a88:	ldrb	w0, [x0]
  404a8c:	cbnz	w0, 404af8 <ferror@plt+0x34c8>
  404a90:	ldr	w0, [sp, #404]
  404a94:	cbnz	w0, 404b18 <ferror@plt+0x34e8>
  404a98:	mov	w0, #0x1                   	// #1
  404a9c:	strb	w0, [sp, #400]
  404aa0:	add	x0, sp, #0x174
  404aa4:	bl	4014b0 <mbsinit@plt>
  404aa8:	cbz	w0, 4049ec <ferror@plt+0x33bc>
  404aac:	strb	wzr, [sp, #368]
  404ab0:	b	4049ec <ferror@plt+0x33bc>
  404ab4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404ab8:	add	x3, x3, #0x338
  404abc:	mov	w2, #0x96                  	// #150
  404ac0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404ac4:	add	x1, x1, #0x230
  404ac8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404acc:	add	x0, x0, #0x240
  404ad0:	bl	4015d0 <__assert_fail@plt>
  404ad4:	mov	x0, #0x1                   	// #1
  404ad8:	str	x0, [sp, #392]
  404adc:	strb	wzr, [sp, #400]
  404ae0:	b	4049ec <ferror@plt+0x33bc>
  404ae4:	ldr	x0, [sp, #384]
  404ae8:	bl	401320 <strlen@plt>
  404aec:	str	x0, [sp, #392]
  404af0:	strb	wzr, [sp, #400]
  404af4:	b	4049ec <ferror@plt+0x33bc>
  404af8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404afc:	add	x3, x3, #0x338
  404b00:	mov	w2, #0xb2                  	// #178
  404b04:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404b08:	add	x1, x1, #0x230
  404b0c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404b10:	add	x0, x0, #0x258
  404b14:	bl	4015d0 <__assert_fail@plt>
  404b18:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404b1c:	add	x3, x3, #0x338
  404b20:	mov	w2, #0xb3                  	// #179
  404b24:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404b28:	add	x1, x1, #0x230
  404b2c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404b30:	add	x0, x0, #0x270
  404b34:	bl	4015d0 <__assert_fail@plt>
  404b38:	bl	4014a0 <abort@plt>
  404b3c:	mov	x0, x24
  404b40:	bl	4014b0 <mbsinit@plt>
  404b44:	cbz	w0, 404bc0 <ferror@plt+0x3590>
  404b48:	strb	w20, [sp, #368]
  404b4c:	ldr	x22, [sp, #384]
  404b50:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404b54:	mov	x1, x0
  404b58:	mov	x0, x22
  404b5c:	bl	402f34 <ferror@plt+0x1904>
  404b60:	mov	x3, x24
  404b64:	mov	x2, x0
  404b68:	mov	x1, x22
  404b6c:	add	x0, sp, #0x194
  404b70:	bl	4036a8 <ferror@plt+0x2078>
  404b74:	str	x0, [sp, #392]
  404b78:	cmn	x0, #0x1
  404b7c:	b.eq	404be0 <ferror@plt+0x35b0>  // b.none
  404b80:	cmn	x0, #0x2
  404b84:	b.eq	404bf0 <ferror@plt+0x35c0>  // b.none
  404b88:	cbnz	x0, 404ba8 <ferror@plt+0x3578>
  404b8c:	mov	x0, #0x1                   	// #1
  404b90:	str	x0, [sp, #392]
  404b94:	ldr	x0, [sp, #384]
  404b98:	ldrb	w0, [x0]
  404b9c:	cbnz	w0, 404c04 <ferror@plt+0x35d4>
  404ba0:	ldr	w0, [sp, #404]
  404ba4:	cbnz	w0, 404c24 <ferror@plt+0x35f4>
  404ba8:	strb	w20, [sp, #400]
  404bac:	mov	x0, x24
  404bb0:	bl	4014b0 <mbsinit@plt>
  404bb4:	cbz	w0, 404dbc <ferror@plt+0x378c>
  404bb8:	strb	wzr, [sp, #368]
  404bbc:	b	404dbc <ferror@plt+0x378c>
  404bc0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404bc4:	add	x3, x3, #0x338
  404bc8:	mov	w2, #0x96                  	// #150
  404bcc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404bd0:	add	x1, x1, #0x230
  404bd4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404bd8:	add	x0, x0, #0x240
  404bdc:	bl	4015d0 <__assert_fail@plt>
  404be0:	mov	x0, #0x1                   	// #1
  404be4:	str	x0, [sp, #392]
  404be8:	strb	wzr, [sp, #400]
  404bec:	b	404dbc <ferror@plt+0x378c>
  404bf0:	ldr	x0, [sp, #384]
  404bf4:	bl	401320 <strlen@plt>
  404bf8:	str	x0, [sp, #392]
  404bfc:	strb	wzr, [sp, #400]
  404c00:	b	404dbc <ferror@plt+0x378c>
  404c04:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404c08:	add	x3, x3, #0x338
  404c0c:	mov	w2, #0xb2                  	// #178
  404c10:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404c14:	add	x1, x1, #0x230
  404c18:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404c1c:	add	x0, x0, #0x258
  404c20:	bl	4015d0 <__assert_fail@plt>
  404c24:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404c28:	add	x3, x3, #0x338
  404c2c:	mov	w2, #0xb3                  	// #179
  404c30:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404c34:	add	x1, x1, #0x230
  404c38:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404c3c:	add	x0, x0, #0x270
  404c40:	bl	4015d0 <__assert_fail@plt>
  404c44:	ldr	x0, [sp, #256]
  404c48:	ldp	x19, x20, [sp, #16]
  404c4c:	ldp	x25, x26, [sp, #64]
  404c50:	ldp	x27, x28, [sp, #80]
  404c54:	ldp	x21, x22, [sp, #32]
  404c58:	ldp	x23, x24, [sp, #48]
  404c5c:	ldp	x29, x30, [sp], #432
  404c60:	ret
  404c64:	mov	x0, x25
  404c68:	bl	4014b0 <mbsinit@plt>
  404c6c:	cbz	w0, 404ce8 <ferror@plt+0x36b8>
  404c70:	strb	w20, [sp, #304]
  404c74:	ldr	x22, [sp, #320]
  404c78:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404c7c:	mov	x1, x0
  404c80:	mov	x0, x22
  404c84:	bl	402f34 <ferror@plt+0x1904>
  404c88:	mov	x3, x25
  404c8c:	mov	x2, x0
  404c90:	mov	x1, x22
  404c94:	add	x0, sp, #0x154
  404c98:	bl	4036a8 <ferror@plt+0x2078>
  404c9c:	str	x0, [sp, #328]
  404ca0:	cmn	x0, #0x1
  404ca4:	b.eq	404d08 <ferror@plt+0x36d8>  // b.none
  404ca8:	cmn	x0, #0x2
  404cac:	b.eq	404e18 <ferror@plt+0x37e8>  // b.none
  404cb0:	cbnz	x0, 404cd0 <ferror@plt+0x36a0>
  404cb4:	mov	x0, #0x1                   	// #1
  404cb8:	str	x0, [sp, #328]
  404cbc:	ldr	x0, [sp, #320]
  404cc0:	ldrb	w0, [x0]
  404cc4:	cbnz	w0, 404e2c <ferror@plt+0x37fc>
  404cc8:	ldr	w0, [sp, #340]
  404ccc:	cbnz	w0, 404e4c <ferror@plt+0x381c>
  404cd0:	strb	w20, [sp, #336]
  404cd4:	mov	x0, x25
  404cd8:	bl	4014b0 <mbsinit@plt>
  404cdc:	cbz	w0, 404d14 <ferror@plt+0x36e4>
  404ce0:	strb	wzr, [sp, #304]
  404ce4:	b	404d14 <ferror@plt+0x36e4>
  404ce8:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404cec:	add	x3, x3, #0x338
  404cf0:	mov	w2, #0x96                  	// #150
  404cf4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404cf8:	add	x1, x1, #0x230
  404cfc:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404d00:	add	x0, x0, #0x240
  404d04:	bl	4015d0 <__assert_fail@plt>
  404d08:	mov	x0, #0x1                   	// #1
  404d0c:	str	x0, [sp, #328]
  404d10:	strb	wzr, [sp, #336]
  404d14:	strb	w20, [sp, #316]
  404d18:	ldrb	w0, [sp, #336]
  404d1c:	cbz	w0, 404d30 <ferror@plt+0x3700>
  404d20:	ldr	w0, [sp, #340]
  404d24:	cbz	w0, 404e6c <ferror@plt+0x383c>
  404d28:	ldrb	w1, [sp, #400]
  404d2c:	cbnz	w1, 404e80 <ferror@plt+0x3850>
  404d30:	ldr	x2, [sp, #328]
  404d34:	mov	w0, #0x1                   	// #1
  404d38:	ldr	x1, [sp, #392]
  404d3c:	cmp	x2, x1
  404d40:	b.eq	404e90 <ferror@plt+0x3860>  // b.none
  404d44:	add	x1, x19, #0x1
  404d48:	cbnz	w0, 40502c <ferror@plt+0x39fc>
  404d4c:	ldr	x0, [sp, #320]
  404d50:	ldr	x2, [sp, #328]
  404d54:	add	x0, x0, x2
  404d58:	str	x0, [sp, #320]
  404d5c:	strb	wzr, [sp, #316]
  404d60:	ldr	x0, [sp, #384]
  404d64:	ldr	x2, [sp, #392]
  404d68:	add	x0, x0, x2
  404d6c:	str	x0, [sp, #384]
  404d70:	strb	wzr, [sp, #380]
  404d74:	mov	x19, x1
  404d78:	ldrb	w0, [sp, #380]
  404d7c:	cbnz	w0, 404dc0 <ferror@plt+0x3790>
  404d80:	ldrb	w0, [sp, #368]
  404d84:	cbnz	w0, 404b4c <ferror@plt+0x351c>
  404d88:	ldr	x3, [sp, #384]
  404d8c:	ldrb	w2, [x3]
  404d90:	ubfx	x0, x2, #5, #3
  404d94:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404d98:	add	x1, x1, #0x318
  404d9c:	ldr	w0, [x1, x0, lsl #2]
  404da0:	lsr	w0, w0, w2
  404da4:	tbz	w0, #0, 404b3c <ferror@plt+0x350c>
  404da8:	mov	x0, #0x1                   	// #1
  404dac:	str	x0, [sp, #392]
  404db0:	ldrb	w1, [x3]
  404db4:	str	w1, [sp, #404]
  404db8:	strb	w0, [sp, #400]
  404dbc:	strb	w20, [sp, #380]
  404dc0:	ldrb	w0, [sp, #400]
  404dc4:	cbz	w0, 404dd0 <ferror@plt+0x37a0>
  404dc8:	ldr	w0, [sp, #404]
  404dcc:	cbz	w0, 404c44 <ferror@plt+0x3614>
  404dd0:	ldrb	w0, [sp, #316]
  404dd4:	cbnz	w0, 404d18 <ferror@plt+0x36e8>
  404dd8:	ldrb	w0, [sp, #304]
  404ddc:	cbnz	w0, 404c74 <ferror@plt+0x3644>
  404de0:	ldr	x3, [sp, #320]
  404de4:	ldrb	w2, [x3]
  404de8:	ubfx	x0, x2, #5, #3
  404dec:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404df0:	add	x1, x1, #0x318
  404df4:	ldr	w0, [x1, x0, lsl #2]
  404df8:	lsr	w0, w0, w2
  404dfc:	tbz	w0, #0, 404c64 <ferror@plt+0x3634>
  404e00:	mov	x0, #0x1                   	// #1
  404e04:	str	x0, [sp, #328]
  404e08:	ldrb	w1, [x3]
  404e0c:	str	w1, [sp, #340]
  404e10:	strb	w0, [sp, #336]
  404e14:	b	404d14 <ferror@plt+0x36e4>
  404e18:	ldr	x0, [sp, #320]
  404e1c:	bl	401320 <strlen@plt>
  404e20:	str	x0, [sp, #328]
  404e24:	strb	wzr, [sp, #336]
  404e28:	b	404d14 <ferror@plt+0x36e4>
  404e2c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404e30:	add	x3, x3, #0x338
  404e34:	mov	w2, #0xb2                  	// #178
  404e38:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404e3c:	add	x1, x1, #0x230
  404e40:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404e44:	add	x0, x0, #0x258
  404e48:	bl	4015d0 <__assert_fail@plt>
  404e4c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404e50:	add	x3, x3, #0x338
  404e54:	mov	w2, #0xb3                  	// #179
  404e58:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404e5c:	add	x1, x1, #0x230
  404e60:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404e64:	add	x0, x0, #0x270
  404e68:	bl	4015d0 <__assert_fail@plt>
  404e6c:	mov	x0, #0x0                   	// #0
  404e70:	ldp	x19, x20, [sp, #16]
  404e74:	ldp	x25, x26, [sp, #64]
  404e78:	ldp	x27, x28, [sp, #80]
  404e7c:	b	404c54 <ferror@plt+0x3624>
  404e80:	ldr	w1, [sp, #404]
  404e84:	cmp	w1, w0
  404e88:	cset	w0, ne  // ne = any
  404e8c:	b	404d44 <ferror@plt+0x3714>
  404e90:	ldr	x1, [sp, #384]
  404e94:	ldr	x0, [sp, #320]
  404e98:	bl	4014c0 <memcmp@plt>
  404e9c:	cmp	w0, #0x0
  404ea0:	cset	w0, ne  // ne = any
  404ea4:	b	404d44 <ferror@plt+0x3714>
  404ea8:	mov	x0, x21
  404eac:	b	404c54 <ferror@plt+0x3624>
  404eb0:	ldr	x0, [sp, #368]
  404eb4:	ldp	x19, x20, [sp, #16]
  404eb8:	ldp	x25, x26, [sp, #64]
  404ebc:	b	404c54 <ferror@plt+0x3624>
  404ec0:	mov	w0, w26
  404ec4:	mov	x2, x19
  404ec8:	add	x20, x20, #0x1
  404ecc:	add	x19, x2, #0x1
  404ed0:	ldrb	w1, [x21]
  404ed4:	cmp	w1, w22
  404ed8:	b.eq	404f58 <ferror@plt+0x3928>  // b.none
  404edc:	ldrb	w1, [x21, #1]!
  404ee0:	cbz	w1, 404f94 <ferror@plt+0x3964>
  404ee4:	cmp	x20, #0x9
  404ee8:	cset	w1, hi  // hi = pmore
  404eec:	ands	w26, w0, w1
  404ef0:	b.eq	404ec4 <ferror@plt+0x3894>  // b.none
  404ef4:	add	x0, x20, x20, lsl #2
  404ef8:	cmp	x19, x0
  404efc:	b.cc	404ec0 <ferror@plt+0x3890>  // b.lo, b.ul, b.last
  404f00:	cbz	x24, 404f20 <ferror@plt+0x38f0>
  404f04:	sub	x1, x19, x25
  404f08:	mov	x0, x24
  404f0c:	bl	401360 <strnlen@plt>
  404f10:	add	x24, x24, x0
  404f14:	ldrb	w0, [x24]
  404f18:	cbnz	w0, 404f4c <ferror@plt+0x391c>
  404f1c:	mov	x25, x19
  404f20:	mov	x0, x23
  404f24:	bl	401320 <strlen@plt>
  404f28:	add	x3, sp, #0x170
  404f2c:	mov	x2, x0
  404f30:	mov	x1, x23
  404f34:	mov	x0, x21
  404f38:	bl	4038dc <ferror@plt+0x22ac>
  404f3c:	ands	w0, w0, #0xff
  404f40:	b.ne	404eb0 <ferror@plt+0x3880>  // b.any
  404f44:	mov	x24, #0x0                   	// #0
  404f48:	b	404ec4 <ferror@plt+0x3894>
  404f4c:	mov	x25, x19
  404f50:	mov	w0, w26
  404f54:	b	404ec4 <ferror@plt+0x3894>
  404f58:	ldrb	w1, [x23, #1]
  404f5c:	cbz	w1, 404fac <ferror@plt+0x397c>
  404f60:	sub	x4, x21, x2
  404f64:	sub	x3, x23, x2
  404f68:	ldrb	w2, [x4, x19]
  404f6c:	cbz	w2, 404fbc <ferror@plt+0x398c>
  404f70:	add	x19, x19, #0x1
  404f74:	cmp	w2, w1
  404f78:	b.ne	404edc <ferror@plt+0x38ac>  // b.any
  404f7c:	ldrb	w1, [x3, x19]
  404f80:	cbnz	w1, 404f68 <ferror@plt+0x3938>
  404f84:	mov	x0, x21
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x25, x26, [sp, #64]
  404f90:	b	404c54 <ferror@plt+0x3624>
  404f94:	mov	x0, #0x0                   	// #0
  404f98:	ldp	x19, x20, [sp, #16]
  404f9c:	ldp	x25, x26, [sp, #64]
  404fa0:	b	404c54 <ferror@plt+0x3624>
  404fa4:	mov	x0, #0x0                   	// #0
  404fa8:	b	404c54 <ferror@plt+0x3624>
  404fac:	mov	x0, x21
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x25, x26, [sp, #64]
  404fb8:	b	404c54 <ferror@plt+0x3624>
  404fbc:	mov	x0, #0x0                   	// #0
  404fc0:	ldp	x19, x20, [sp, #16]
  404fc4:	ldp	x25, x26, [sp, #64]
  404fc8:	b	404c54 <ferror@plt+0x3624>
  404fcc:	ldrb	w0, [sp, #188]
  404fd0:	cbz	w0, 404660 <ferror@plt+0x3030>
  404fd4:	add	x2, sp, #0x170
  404fd8:	mov	x1, x23
  404fdc:	mov	x0, x21
  404fe0:	bl	403a38 <ferror@plt+0x2408>
  404fe4:	ands	w27, w0, #0xff
  404fe8:	b.eq	4046b0 <ferror@plt+0x3080>  // b.none
  404fec:	ldr	x0, [sp, #368]
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x25, x26, [sp, #64]
  404ff8:	ldp	x27, x28, [sp, #80]
  404ffc:	b	404c54 <ferror@plt+0x3624>
  405000:	cmp	x26, #0x9
  405004:	cset	w0, hi  // hi = pmore
  405008:	ands	w0, w27, w0
  40500c:	b.ne	4050e8 <ferror@plt+0x3ab8>  // b.any
  405010:	add	x19, x19, #0x1
  405014:	ldr	x2, [sp, #264]
  405018:	mov	w0, #0x0                   	// #0
  40501c:	ldr	x1, [sp, #136]
  405020:	cmp	x2, x1
  405024:	b.eq	404964 <ferror@plt+0x3334>  // b.none
  405028:	cbnz	w0, 40497c <ferror@plt+0x334c>
  40502c:	ldr	x0, [sp, #256]
  405030:	ldr	x1, [sp, #264]
  405034:	add	x0, x0, x1
  405038:	str	x0, [sp, #256]
  40503c:	strb	wzr, [sp, #252]
  405040:	add	x26, x26, #0x1
  405044:	ldrb	w0, [sp, #252]
  405048:	cbnz	w0, 405090 <ferror@plt+0x3a60>
  40504c:	ldrb	w0, [sp, #240]
  405050:	cbnz	w0, 404530 <ferror@plt+0x2f00>
  405054:	ldr	x3, [sp, #256]
  405058:	ldrb	w2, [x3]
  40505c:	ubfx	x0, x2, #5, #3
  405060:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405064:	add	x1, x1, #0x318
  405068:	ldr	w0, [x1, x0, lsl #2]
  40506c:	lsr	w0, w0, w2
  405070:	tbz	w0, #0, 40451c <ferror@plt+0x2eec>
  405074:	mov	x0, #0x1                   	// #1
  405078:	str	x0, [sp, #264]
  40507c:	ldrb	w1, [x3]
  405080:	str	w1, [sp, #276]
  405084:	strb	w0, [sp, #272]
  405088:	mov	w0, #0x1                   	// #1
  40508c:	strb	w0, [sp, #252]
  405090:	ldrb	w0, [sp, #272]
  405094:	cbz	w0, 405000 <ferror@plt+0x39d0>
  405098:	ldr	w0, [sp, #276]
  40509c:	cbz	w0, 40462c <ferror@plt+0x2ffc>
  4050a0:	cmp	x26, #0x9
  4050a4:	cset	w0, hi  // hi = pmore
  4050a8:	ands	w0, w27, w0
  4050ac:	b.ne	4050d0 <ferror@plt+0x3aa0>  // b.any
  4050b0:	add	x19, x19, #0x1
  4050b4:	ldrb	w0, [sp, #144]
  4050b8:	cbz	w0, 405014 <ferror@plt+0x39e4>
  4050bc:	ldr	w1, [sp, #276]
  4050c0:	ldr	w0, [sp, #148]
  4050c4:	cmp	w1, w0
  4050c8:	cset	w0, eq  // eq = none
  4050cc:	b	405028 <ferror@plt+0x39f8>
  4050d0:	add	x1, x26, x26, lsl #2
  4050d4:	cmp	x19, x1
  4050d8:	b.cs	404640 <ferror@plt+0x3010>  // b.hs, b.nlast
  4050dc:	add	x19, x19, #0x1
  4050e0:	mov	w27, w0
  4050e4:	b	4050b4 <ferror@plt+0x3a84>
  4050e8:	add	x1, x26, x26, lsl #2
  4050ec:	cmp	x19, x1
  4050f0:	b.cs	404640 <ferror@plt+0x3010>  // b.hs, b.nlast
  4050f4:	add	x19, x19, #0x1
  4050f8:	mov	w27, w0
  4050fc:	b	405014 <ferror@plt+0x39e4>
  405100:	mov	x12, #0x1070                	// #4208
  405104:	sub	sp, sp, x12
  405108:	stp	x29, x30, [sp]
  40510c:	mov	x29, sp
  405110:	stp	x19, x20, [sp, #16]
  405114:	stp	x21, x22, [sp, #32]
  405118:	stp	x23, x24, [sp, #48]
  40511c:	str	x25, [sp, #64]
  405120:	mov	x23, x0
  405124:	mov	x22, x1
  405128:	mov	x21, x2
  40512c:	mov	x24, x3
  405130:	mov	x25, x4
  405134:	mov	x4, #0x0                   	// #0
  405138:	mov	x3, #0x0                   	// #0
  40513c:	mov	x2, #0x0                   	// #0
  405140:	mov	x1, #0x0                   	// #0
  405144:	mov	x0, x21
  405148:	bl	401510 <iconv@plt>
  40514c:	str	x23, [sp, #80]
  405150:	str	x22, [sp, #88]
  405154:	cbz	x22, 4052b4 <ferror@plt+0x3c84>
  405158:	mov	x19, #0x0                   	// #0
  40515c:	add	x20, sp, #0x70
  405160:	b	405178 <ferror@plt+0x3b48>
  405164:	ldr	x5, [sp, #96]
  405168:	sub	x5, x5, x20
  40516c:	add	x19, x19, x5
  405170:	ldr	x0, [sp, #88]
  405174:	cbz	x0, 4051bc <ferror@plt+0x3b8c>
  405178:	str	x20, [sp, #96]
  40517c:	mov	x0, #0x1000                	// #4096
  405180:	str	x0, [sp, #104]
  405184:	add	x4, sp, #0x68
  405188:	add	x3, sp, #0x60
  40518c:	add	x2, sp, #0x58
  405190:	add	x1, sp, #0x50
  405194:	mov	x0, x21
  405198:	bl	401510 <iconv@plt>
  40519c:	cmn	x0, #0x1
  4051a0:	b.ne	405164 <ferror@plt+0x3b34>  // b.any
  4051a4:	bl	4015e0 <__errno_location@plt>
  4051a8:	ldr	w0, [x0]
  4051ac:	cmp	w0, #0x7
  4051b0:	b.eq	405164 <ferror@plt+0x3b34>  // b.none
  4051b4:	cmp	w0, #0x16
  4051b8:	b.ne	4052bc <ferror@plt+0x3c8c>  // b.any
  4051bc:	add	x0, sp, #0x70
  4051c0:	str	x0, [sp, #96]
  4051c4:	mov	x0, #0x1000                	// #4096
  4051c8:	str	x0, [sp, #104]
  4051cc:	add	x4, sp, #0x68
  4051d0:	add	x3, sp, #0x60
  4051d4:	mov	x2, #0x0                   	// #0
  4051d8:	mov	x1, #0x0                   	// #0
  4051dc:	mov	x0, x21
  4051e0:	bl	401510 <iconv@plt>
  4051e4:	cmn	x0, #0x1
  4051e8:	b.eq	4052bc <ferror@plt+0x3c8c>  // b.none
  4051ec:	add	x1, sp, #0x70
  4051f0:	ldr	x0, [sp, #96]
  4051f4:	sub	x0, x0, x1
  4051f8:	adds	x19, x0, x19
  4051fc:	b.eq	4052c4 <ferror@plt+0x3c94>  // b.none
  405200:	ldr	x20, [x24]
  405204:	cbz	x20, 405214 <ferror@plt+0x3be4>
  405208:	ldr	x0, [x25]
  40520c:	cmp	x0, x19
  405210:	b.cs	405224 <ferror@plt+0x3bf4>  // b.hs, b.nlast
  405214:	mov	x0, x19
  405218:	bl	4013f0 <malloc@plt>
  40521c:	mov	x20, x0
  405220:	cbz	x0, 4052d0 <ferror@plt+0x3ca0>
  405224:	mov	x4, #0x0                   	// #0
  405228:	mov	x3, #0x0                   	// #0
  40522c:	mov	x2, #0x0                   	// #0
  405230:	mov	x1, #0x0                   	// #0
  405234:	mov	x0, x21
  405238:	bl	401510 <iconv@plt>
  40523c:	str	x23, [sp, #88]
  405240:	str	x22, [sp, #96]
  405244:	str	x20, [sp, #104]
  405248:	str	x19, [sp, #112]
  40524c:	ldr	x1, [sp, #96]
  405250:	cbz	x1, 4052e4 <ferror@plt+0x3cb4>
  405254:	add	x4, sp, #0x70
  405258:	add	x3, sp, #0x68
  40525c:	add	x2, sp, #0x60
  405260:	add	x1, sp, #0x58
  405264:	mov	x0, x21
  405268:	bl	401510 <iconv@plt>
  40526c:	cmn	x0, #0x1
  405270:	b.ne	40524c <ferror@plt+0x3c1c>  // b.any
  405274:	bl	4015e0 <__errno_location@plt>
  405278:	ldr	w0, [x0]
  40527c:	cmp	w0, #0x16
  405280:	b.eq	4052e4 <ferror@plt+0x3cb4>  // b.none
  405284:	ldr	x1, [x24]
  405288:	mov	w0, #0xffffffff            	// #-1
  40528c:	cmp	x1, x20
  405290:	b.eq	405318 <ferror@plt+0x3ce8>  // b.none
  405294:	bl	4015e0 <__errno_location@plt>
  405298:	mov	x19, x0
  40529c:	ldr	w21, [x0]
  4052a0:	mov	x0, x20
  4052a4:	bl	401530 <free@plt>
  4052a8:	str	w21, [x19]
  4052ac:	mov	w0, #0xffffffff            	// #-1
  4052b0:	b	405318 <ferror@plt+0x3ce8>
  4052b4:	mov	x19, x22
  4052b8:	b	4051bc <ferror@plt+0x3b8c>
  4052bc:	mov	w0, #0xffffffff            	// #-1
  4052c0:	b	405318 <ferror@plt+0x3ce8>
  4052c4:	str	xzr, [x25]
  4052c8:	mov	w0, #0x0                   	// #0
  4052cc:	b	405318 <ferror@plt+0x3ce8>
  4052d0:	bl	4015e0 <__errno_location@plt>
  4052d4:	mov	w1, #0xc                   	// #12
  4052d8:	str	w1, [x0]
  4052dc:	mov	w0, #0xffffffff            	// #-1
  4052e0:	b	405318 <ferror@plt+0x3ce8>
  4052e4:	add	x4, sp, #0x70
  4052e8:	add	x3, sp, #0x68
  4052ec:	mov	x2, #0x0                   	// #0
  4052f0:	mov	x1, #0x0                   	// #0
  4052f4:	mov	x0, x21
  4052f8:	bl	401510 <iconv@plt>
  4052fc:	cmn	x0, #0x1
  405300:	b.eq	405284 <ferror@plt+0x3c54>  // b.none
  405304:	ldr	x0, [sp, #112]
  405308:	cbnz	x0, 405338 <ferror@plt+0x3d08>
  40530c:	str	x20, [x24]
  405310:	str	x19, [x25]
  405314:	mov	w0, #0x0                   	// #0
  405318:	ldp	x19, x20, [sp, #16]
  40531c:	ldp	x21, x22, [sp, #32]
  405320:	ldp	x23, x24, [sp, #48]
  405324:	ldr	x25, [sp, #64]
  405328:	ldp	x29, x30, [sp]
  40532c:	mov	x12, #0x1070                	// #4208
  405330:	add	sp, sp, x12
  405334:	ret
  405338:	bl	4014a0 <abort@plt>
  40533c:	stp	x29, x30, [sp, #-96]!
  405340:	mov	x29, sp
  405344:	stp	x19, x20, [sp, #16]
  405348:	stp	x21, x22, [sp, #32]
  40534c:	stp	x23, x24, [sp, #48]
  405350:	mov	x23, x1
  405354:	str	x0, [sp, #88]
  405358:	bl	401320 <strlen@plt>
  40535c:	mov	x21, x0
  405360:	str	x0, [sp, #80]
  405364:	lsl	x0, x0, #4
  405368:	mov	x1, #0xfffffff             	// #268435455
  40536c:	cmp	x21, x1
  405370:	csel	x21, x0, x21, ls  // ls = plast
  405374:	add	x19, x21, #0x1
  405378:	mov	x0, x19
  40537c:	bl	4013f0 <malloc@plt>
  405380:	mov	x20, x0
  405384:	cbz	x0, 405428 <ferror@plt+0x3df8>
  405388:	mov	x4, #0x0                   	// #0
  40538c:	mov	x3, #0x0                   	// #0
  405390:	mov	x2, #0x0                   	// #0
  405394:	mov	x1, #0x0                   	// #0
  405398:	mov	x0, x23
  40539c:	bl	401510 <iconv@plt>
  4053a0:	str	x20, [sp, #64]
  4053a4:	str	x21, [sp, #72]
  4053a8:	add	x4, sp, #0x48
  4053ac:	add	x3, sp, #0x40
  4053b0:	add	x2, sp, #0x50
  4053b4:	add	x1, sp, #0x58
  4053b8:	mov	x0, x23
  4053bc:	bl	401510 <iconv@plt>
  4053c0:	cmn	x0, #0x1
  4053c4:	b.ne	405470 <ferror@plt+0x3e40>  // b.any
  4053c8:	bl	4015e0 <__errno_location@plt>
  4053cc:	mov	x22, x0
  4053d0:	ldr	w0, [x0]
  4053d4:	cmp	w0, #0x16
  4053d8:	b.eq	405470 <ferror@plt+0x3e40>  // b.none
  4053dc:	cmp	w0, #0x7
  4053e0:	b.ne	405440 <ferror@plt+0x3e10>  // b.any
  4053e4:	ldr	x21, [sp, #64]
  4053e8:	sub	x21, x21, x20
  4053ec:	lsl	x24, x19, #1
  4053f0:	cmp	x19, x19, lsl #1
  4053f4:	b.cs	405438 <ferror@plt+0x3e08>  // b.hs, b.nlast
  4053f8:	mov	x1, x24
  4053fc:	mov	x0, x20
  405400:	bl	401460 <realloc@plt>
  405404:	cbz	x0, 405464 <ferror@plt+0x3e34>
  405408:	add	x1, x0, x21
  40540c:	str	x1, [sp, #64]
  405410:	sub	x2, x24, #0x1
  405414:	sub	x21, x2, x21
  405418:	str	x21, [sp, #72]
  40541c:	mov	x19, x24
  405420:	mov	x20, x0
  405424:	b	4053a8 <ferror@plt+0x3d78>
  405428:	bl	4015e0 <__errno_location@plt>
  40542c:	mov	w1, #0xc                   	// #12
  405430:	str	w1, [x0]
  405434:	b	40544c <ferror@plt+0x3e1c>
  405438:	mov	w0, #0xc                   	// #12
  40543c:	str	w0, [x22]
  405440:	mov	x0, x20
  405444:	bl	401530 <free@plt>
  405448:	mov	x20, #0x0                   	// #0
  40544c:	mov	x0, x20
  405450:	ldp	x19, x20, [sp, #16]
  405454:	ldp	x21, x22, [sp, #32]
  405458:	ldp	x23, x24, [sp, #48]
  40545c:	ldp	x29, x30, [sp], #96
  405460:	ret
  405464:	mov	w0, #0xc                   	// #12
  405468:	str	w0, [x22]
  40546c:	b	405440 <ferror@plt+0x3e10>
  405470:	add	x4, sp, #0x48
  405474:	add	x3, sp, #0x40
  405478:	mov	x2, #0x0                   	// #0
  40547c:	mov	x1, #0x0                   	// #0
  405480:	mov	x0, x23
  405484:	bl	401510 <iconv@plt>
  405488:	cmn	x0, #0x1
  40548c:	b.ne	405500 <ferror@plt+0x3ed0>  // b.any
  405490:	bl	4015e0 <__errno_location@plt>
  405494:	mov	x22, x0
  405498:	ldr	w0, [x0]
  40549c:	cmp	w0, #0x7
  4054a0:	b.ne	405440 <ferror@plt+0x3e10>  // b.any
  4054a4:	ldr	x21, [sp, #64]
  4054a8:	sub	x21, x21, x20
  4054ac:	lsl	x24, x19, #1
  4054b0:	cmp	x19, x19, lsl #1
  4054b4:	b.cs	4054e8 <ferror@plt+0x3eb8>  // b.hs, b.nlast
  4054b8:	mov	x1, x24
  4054bc:	mov	x0, x20
  4054c0:	bl	401460 <realloc@plt>
  4054c4:	cbz	x0, 4054f4 <ferror@plt+0x3ec4>
  4054c8:	add	x1, x0, x21
  4054cc:	str	x1, [sp, #64]
  4054d0:	sub	x1, x24, #0x1
  4054d4:	sub	x21, x1, x21
  4054d8:	str	x21, [sp, #72]
  4054dc:	mov	x19, x24
  4054e0:	mov	x20, x0
  4054e4:	b	405470 <ferror@plt+0x3e40>
  4054e8:	mov	w0, #0xc                   	// #12
  4054ec:	str	w0, [x22]
  4054f0:	b	405440 <ferror@plt+0x3e10>
  4054f4:	mov	w0, #0xc                   	// #12
  4054f8:	str	w0, [x22]
  4054fc:	b	405440 <ferror@plt+0x3e10>
  405500:	ldr	x0, [sp, #64]
  405504:	add	x1, x0, #0x1
  405508:	str	x1, [sp, #64]
  40550c:	strb	wzr, [x0]
  405510:	ldr	x1, [sp, #64]
  405514:	sub	x1, x1, x20
  405518:	cmp	x19, x1
  40551c:	b.ls	40544c <ferror@plt+0x3e1c>  // b.plast
  405520:	mov	x0, x20
  405524:	bl	401460 <realloc@plt>
  405528:	cmp	x0, #0x0
  40552c:	csel	x20, x20, x0, eq  // eq = none
  405530:	b	40544c <ferror@plt+0x3e1c>
  405534:	stp	x29, x30, [sp, #-48]!
  405538:	mov	x29, sp
  40553c:	stp	x19, x20, [sp, #16]
  405540:	mov	x19, x0
  405544:	ldrb	w0, [x0]
  405548:	cbz	w0, 40556c <ferror@plt+0x3f3c>
  40554c:	stp	x21, x22, [sp, #32]
  405550:	mov	x21, x1
  405554:	mov	x20, x2
  405558:	mov	x1, x2
  40555c:	mov	x0, x21
  405560:	bl	40371c <ferror@plt+0x20ec>
  405564:	cbnz	w0, 40559c <ferror@plt+0x3f6c>
  405568:	ldp	x21, x22, [sp, #32]
  40556c:	mov	x0, x19
  405570:	bl	401470 <strdup@plt>
  405574:	mov	x19, x0
  405578:	cbz	x0, 40558c <ferror@plt+0x3f5c>
  40557c:	mov	x0, x19
  405580:	ldp	x19, x20, [sp, #16]
  405584:	ldp	x29, x30, [sp], #48
  405588:	ret
  40558c:	bl	4015e0 <__errno_location@plt>
  405590:	mov	w1, #0xc                   	// #12
  405594:	str	w1, [x0]
  405598:	b	40557c <ferror@plt+0x3f4c>
  40559c:	mov	x1, x21
  4055a0:	mov	x0, x20
  4055a4:	bl	401580 <iconv_open@plt>
  4055a8:	mov	x20, x0
  4055ac:	cmn	x0, #0x1
  4055b0:	b.eq	405620 <ferror@plt+0x3ff0>  // b.none
  4055b4:	mov	x1, x0
  4055b8:	mov	x0, x19
  4055bc:	bl	40533c <ferror@plt+0x3d0c>
  4055c0:	mov	x19, x0
  4055c4:	cbz	x0, 4055dc <ferror@plt+0x3fac>
  4055c8:	mov	x0, x20
  4055cc:	bl	401370 <iconv_close@plt>
  4055d0:	tbnz	w0, #31, 4055fc <ferror@plt+0x3fcc>
  4055d4:	ldp	x21, x22, [sp, #32]
  4055d8:	b	40557c <ferror@plt+0x3f4c>
  4055dc:	bl	4015e0 <__errno_location@plt>
  4055e0:	mov	x21, x0
  4055e4:	ldr	w22, [x0]
  4055e8:	mov	x0, x20
  4055ec:	bl	401370 <iconv_close@plt>
  4055f0:	str	w22, [x21]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	b	40557c <ferror@plt+0x3f4c>
  4055fc:	bl	4015e0 <__errno_location@plt>
  405600:	mov	x20, x0
  405604:	ldr	w21, [x0]
  405608:	mov	x0, x19
  40560c:	bl	401530 <free@plt>
  405610:	str	w21, [x20]
  405614:	mov	x19, #0x0                   	// #0
  405618:	ldp	x21, x22, [sp, #32]
  40561c:	b	40557c <ferror@plt+0x3f4c>
  405620:	mov	x19, #0x0                   	// #0
  405624:	ldp	x21, x22, [sp, #32]
  405628:	b	40557c <ferror@plt+0x3f4c>
  40562c:	adds	x0, x0, #0x20
  405630:	b.cs	405664 <ferror@plt+0x4034>  // b.hs, b.nlast
  405634:	stp	x29, x30, [sp, #-16]!
  405638:	mov	x29, sp
  40563c:	bl	4013f0 <malloc@plt>
  405640:	mov	x2, x0
  405644:	cbz	x0, 40565c <ferror@plt+0x402c>
  405648:	add	x1, x0, #0x10
  40564c:	and	x1, x1, #0xffffffffffffffe0
  405650:	add	x0, x1, #0x10
  405654:	sub	x2, x0, x2
  405658:	sturb	w2, [x0, #-1]
  40565c:	ldp	x29, x30, [sp], #16
  405660:	ret
  405664:	mov	x0, #0x0                   	// #0
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-16]!
  405670:	mov	x29, sp
  405674:	tst	x0, #0xf
  405678:	b.ne	405688 <ferror@plt+0x4058>  // b.any
  40567c:	tbnz	w0, #4, 40568c <ferror@plt+0x405c>
  405680:	ldp	x29, x30, [sp], #16
  405684:	ret
  405688:	bl	4014a0 <abort@plt>
  40568c:	ldurb	w1, [x0, #-1]
  405690:	sub	x0, x0, x1
  405694:	bl	401530 <free@plt>
  405698:	b	405680 <ferror@plt+0x4050>
  40569c:	stp	x29, x30, [sp, #-128]!
  4056a0:	mov	x29, sp
  4056a4:	stp	x19, x20, [sp, #16]
  4056a8:	mov	x19, x0
  4056ac:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4056b0:	cmp	x0, #0x1
  4056b4:	b.hi	4056d4 <ferror@plt+0x40a4>  // b.pmore
  4056b8:	mov	x0, x19
  4056bc:	bl	401320 <strlen@plt>
  4056c0:	mov	x19, x0
  4056c4:	mov	x0, x19
  4056c8:	ldp	x19, x20, [sp, #16]
  4056cc:	ldp	x29, x30, [sp], #128
  4056d0:	ret
  4056d4:	stp	x21, x22, [sp, #32]
  4056d8:	str	x23, [sp, #48]
  4056dc:	str	x19, [sp, #80]
  4056e0:	strb	wzr, [sp, #64]
  4056e4:	stur	xzr, [sp, #68]
  4056e8:	strb	wzr, [sp, #76]
  4056ec:	mov	x19, #0x0                   	// #0
  4056f0:	add	x0, sp, #0x40
  4056f4:	add	x20, sp, #0x44
  4056f8:	add	x21, x0, #0x24
  4056fc:	adrp	x22, 406000 <ferror@plt+0x49d0>
  405700:	add	x22, x22, #0x318
  405704:	b	4057b0 <ferror@plt+0x4180>
  405708:	mov	x0, x20
  40570c:	bl	4014b0 <mbsinit@plt>
  405710:	cbz	w0, 4057f0 <ferror@plt+0x41c0>
  405714:	mov	w0, #0x1                   	// #1
  405718:	strb	w0, [sp, #64]
  40571c:	ldr	x23, [sp, #80]
  405720:	bl	401540 <__ctype_get_mb_cur_max@plt>
  405724:	mov	x1, x0
  405728:	mov	x0, x23
  40572c:	bl	402f34 <ferror@plt+0x1904>
  405730:	mov	x3, x20
  405734:	mov	x2, x0
  405738:	mov	x1, x23
  40573c:	mov	x0, x21
  405740:	bl	4036a8 <ferror@plt+0x2078>
  405744:	str	x0, [sp, #88]
  405748:	cmn	x0, #0x1
  40574c:	b.eq	405810 <ferror@plt+0x41e0>  // b.none
  405750:	cmn	x0, #0x2
  405754:	b.eq	405820 <ferror@plt+0x41f0>  // b.none
  405758:	cbnz	x0, 405778 <ferror@plt+0x4148>
  40575c:	mov	x0, #0x1                   	// #1
  405760:	str	x0, [sp, #88]
  405764:	ldr	x0, [sp, #80]
  405768:	ldrb	w0, [x0]
  40576c:	cbnz	w0, 405834 <ferror@plt+0x4204>
  405770:	ldr	w0, [sp, #100]
  405774:	cbnz	w0, 405854 <ferror@plt+0x4224>
  405778:	mov	w0, #0x1                   	// #1
  40577c:	strb	w0, [sp, #96]
  405780:	mov	x0, x20
  405784:	bl	4014b0 <mbsinit@plt>
  405788:	cbz	w0, 405790 <ferror@plt+0x4160>
  40578c:	strb	wzr, [sp, #64]
  405790:	ldr	w0, [sp, #100]
  405794:	cbz	w0, 405880 <ferror@plt+0x4250>
  405798:	add	x19, x19, #0x1
  40579c:	ldr	x1, [sp, #80]
  4057a0:	ldr	x0, [sp, #88]
  4057a4:	add	x1, x1, x0
  4057a8:	str	x1, [sp, #80]
  4057ac:	strb	wzr, [sp, #76]
  4057b0:	ldrb	w0, [sp, #76]
  4057b4:	cbnz	w0, 405874 <ferror@plt+0x4244>
  4057b8:	ldrb	w0, [sp, #64]
  4057bc:	cbnz	w0, 40571c <ferror@plt+0x40ec>
  4057c0:	ldr	x2, [sp, #80]
  4057c4:	ldrb	w1, [x2]
  4057c8:	ubfx	x0, x1, #5, #3
  4057cc:	ldr	w0, [x22, x0, lsl #2]
  4057d0:	lsr	w0, w0, w1
  4057d4:	tbz	w0, #0, 405708 <ferror@plt+0x40d8>
  4057d8:	mov	x0, #0x1                   	// #1
  4057dc:	str	x0, [sp, #88]
  4057e0:	ldrb	w1, [x2]
  4057e4:	str	w1, [sp, #100]
  4057e8:	strb	w0, [sp, #96]
  4057ec:	b	405790 <ferror@plt+0x4160>
  4057f0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4057f4:	add	x3, x3, #0x350
  4057f8:	mov	w2, #0x96                  	// #150
  4057fc:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405800:	add	x1, x1, #0x230
  405804:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405808:	add	x0, x0, #0x240
  40580c:	bl	4015d0 <__assert_fail@plt>
  405810:	mov	x0, #0x1                   	// #1
  405814:	str	x0, [sp, #88]
  405818:	strb	wzr, [sp, #96]
  40581c:	b	405798 <ferror@plt+0x4168>
  405820:	ldr	x0, [sp, #80]
  405824:	bl	401320 <strlen@plt>
  405828:	str	x0, [sp, #88]
  40582c:	strb	wzr, [sp, #96]
  405830:	b	405798 <ferror@plt+0x4168>
  405834:	adrp	x3, 406000 <ferror@plt+0x49d0>
  405838:	add	x3, x3, #0x350
  40583c:	mov	w2, #0xb2                  	// #178
  405840:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405844:	add	x1, x1, #0x230
  405848:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40584c:	add	x0, x0, #0x258
  405850:	bl	4015d0 <__assert_fail@plt>
  405854:	adrp	x3, 406000 <ferror@plt+0x49d0>
  405858:	add	x3, x3, #0x350
  40585c:	mov	w2, #0xb3                  	// #179
  405860:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405864:	add	x1, x1, #0x230
  405868:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40586c:	add	x0, x0, #0x270
  405870:	bl	4015d0 <__assert_fail@plt>
  405874:	ldrb	w0, [sp, #96]
  405878:	cbz	w0, 405798 <ferror@plt+0x4168>
  40587c:	b	405790 <ferror@plt+0x4160>
  405880:	ldp	x21, x22, [sp, #32]
  405884:	ldr	x23, [sp, #48]
  405888:	b	4056c4 <ferror@plt+0x4094>
  40588c:	nop
  405890:	stp	x29, x30, [sp, #-64]!
  405894:	mov	x29, sp
  405898:	stp	x19, x20, [sp, #16]
  40589c:	adrp	x20, 417000 <ferror@plt+0x159d0>
  4058a0:	add	x20, x20, #0xdf0
  4058a4:	stp	x21, x22, [sp, #32]
  4058a8:	adrp	x21, 417000 <ferror@plt+0x159d0>
  4058ac:	add	x21, x21, #0xde8
  4058b0:	sub	x20, x20, x21
  4058b4:	mov	w22, w0
  4058b8:	stp	x23, x24, [sp, #48]
  4058bc:	mov	x23, x1
  4058c0:	mov	x24, x2
  4058c4:	bl	4012b0 <mbrtowc@plt-0x40>
  4058c8:	cmp	xzr, x20, asr #3
  4058cc:	b.eq	4058f8 <ferror@plt+0x42c8>  // b.none
  4058d0:	asr	x20, x20, #3
  4058d4:	mov	x19, #0x0                   	// #0
  4058d8:	ldr	x3, [x21, x19, lsl #3]
  4058dc:	mov	x2, x24
  4058e0:	add	x19, x19, #0x1
  4058e4:	mov	x1, x23
  4058e8:	mov	w0, w22
  4058ec:	blr	x3
  4058f0:	cmp	x20, x19
  4058f4:	b.ne	4058d8 <ferror@plt+0x42a8>  // b.any
  4058f8:	ldp	x19, x20, [sp, #16]
  4058fc:	ldp	x21, x22, [sp, #32]
  405900:	ldp	x23, x24, [sp, #48]
  405904:	ldp	x29, x30, [sp], #64
  405908:	ret
  40590c:	nop
  405910:	ret
  405914:	nop
  405918:	adrp	x2, 418000 <ferror@plt+0x169d0>
  40591c:	mov	x1, #0x0                   	// #0
  405920:	ldr	x2, [x2, #432]
  405924:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405928 <.fini>:
  405928:	stp	x29, x30, [sp, #-16]!
  40592c:	mov	x29, sp
  405930:	ldp	x29, x30, [sp], #16
  405934:	ret
