{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717554440237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717554440238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:27:20 2024 " "Processing started: Tue Jun 04 23:27:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717554440238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554440238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarefa2 -c tarefa2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554440238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717554440948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717554440948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/multiplexador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/ula.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/registrador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717554457105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717554457153 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock testbench.v(12) " "Verilog HDL warning at testbench.v(12): assignments to clock create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(14) " "Verilog HDL warning at testbench.v(14): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(15) " "Verilog HDL warning at testbench.v(15): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(34) " "Verilog HDL warning at testbench.v(34): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cout testbench.v(19) " "Verilog HDL warning at testbench.v(19): initial value for variable cout should be constant" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout testbench.v(5) " "Output port \"cout\" at testbench.v(5) has no driver" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717554457154 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p " "Elaborating entity \"processor\" for hierarchy \"processor:p\"" {  } { { "testbench.v" "p" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457155 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(57) " "Verilog HDL Always Construct warning at processor.v(57): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(58) " "Verilog HDL Always Construct warning at processor.v(58): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(65) " "Verilog HDL Always Construct warning at processor.v(65): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(69) " "Verilog HDL Always Construct warning at processor.v(69): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(71) " "Verilog HDL Always Construct warning at processor.v(71): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(74) " "Verilog HDL Always Construct warning at processor.v(74): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(74) " "Verilog HDL Always Construct warning at processor.v(74): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(79) " "Verilog HDL Always Construct warning at processor.v(79): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(89) " "Verilog HDL Always Construct warning at processor.v(89): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457159 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outMulti processor.v(89) " "Verilog HDL Always Construct warning at processor.v(89): variable \"outMulti\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRe processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rRe\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSelect processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r7e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r6e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r5e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r4e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r3e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r2e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r1e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r0e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bus processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"bus\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearCont processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"clearCont\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rAe processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rAe\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immeSelect processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"immeSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717554457160 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] processor.v(43) " "Inferred latch for \"opcode\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] processor.v(43) " "Inferred latch for \"opcode\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] processor.v(43) " "Inferred latch for \"opcode\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] processor.v(43) " "Inferred latch for \"op\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] processor.v(43) " "Inferred latch for \"op\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] processor.v(43) " "Inferred latch for \"op\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immeSelect processor.v(43) " "Inferred latch for \"immeSelect\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rAe processor.v(43) " "Inferred latch for \"rAe\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearCont processor.v(43) " "Inferred latch for \"clearCont\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[0\] processor.v(43) " "Inferred latch for \"bus\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[1\] processor.v(43) " "Inferred latch for \"bus\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[2\] processor.v(43) " "Inferred latch for \"bus\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[3\] processor.v(43) " "Inferred latch for \"bus\[3\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[4\] processor.v(43) " "Inferred latch for \"bus\[4\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[5\] processor.v(43) " "Inferred latch for \"bus\[5\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[6\] processor.v(43) " "Inferred latch for \"bus\[6\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[7\] processor.v(43) " "Inferred latch for \"bus\[7\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[8\] processor.v(43) " "Inferred latch for \"bus\[8\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[9\] processor.v(43) " "Inferred latch for \"bus\[9\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[10\] processor.v(43) " "Inferred latch for \"bus\[10\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[11\] processor.v(43) " "Inferred latch for \"bus\[11\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[12\] processor.v(43) " "Inferred latch for \"bus\[12\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[13\] processor.v(43) " "Inferred latch for \"bus\[13\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[14\] processor.v(43) " "Inferred latch for \"bus\[14\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457161 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[15\] processor.v(43) " "Inferred latch for \"bus\[15\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0e processor.v(43) " "Inferred latch for \"r0e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1e processor.v(43) " "Inferred latch for \"r1e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2e processor.v(43) " "Inferred latch for \"r2e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3e processor.v(43) " "Inferred latch for \"r3e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4e processor.v(43) " "Inferred latch for \"r4e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5e processor.v(43) " "Inferred latch for \"r5e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6e processor.v(43) " "Inferred latch for \"r6e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7e processor.v(43) " "Inferred latch for \"r7e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSelect processor.v(43) " "Inferred latch for \"rSelect\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRe processor.v(43) " "Inferred latch for \"rRe\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457162 "|testbench|processor:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador processor:p\|registrador:re0 " "Elaborating entity \"registrador\" for hierarchy \"processor:p\|registrador:re0\"" {  } { { "processor.v" "re0" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula processor:p\|ula:u1 " "Elaborating entity \"ula\" for hierarchy \"processor:p\|ula:u1\"" {  } { { "processor.v" "u1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:p\|counter:c1 " "Elaborating entity \"counter\" for hierarchy \"processor:p\|counter:c1\"" {  } { { "processor.v" "c1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador processor:p\|multiplexador:m1 " "Elaborating entity \"multiplexador\" for hierarchy \"processor:p\|multiplexador:m1\"" {  } { { "processor.v" "m1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[0\] GND " "Pin \"cout\[0\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[1\] GND " "Pin \"cout\[1\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[2\] GND " "Pin \"cout\[2\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[3\] GND " "Pin \"cout\[3\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[4\] GND " "Pin \"cout\[4\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[5\] GND " "Pin \"cout\[5\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[6\] GND " "Pin \"cout\[6\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[7\] GND " "Pin \"cout\[7\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[8\] GND " "Pin \"cout\[8\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[9\] GND " "Pin \"cout\[9\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[10\] GND " "Pin \"cout\[10\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[11\] GND " "Pin \"cout\[11\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[12\] GND " "Pin \"cout\[12\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[13\] GND " "Pin \"cout\[13\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[14\] GND " "Pin \"cout\[14\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[15\] GND " "Pin \"cout\[15\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717554457617 "|testbench|cout[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717554457617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717554457810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717554457810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717554457851 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717554457851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717554457851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717554457885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:27:37 2024 " "Processing ended: Tue Jun 04 23:27:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717554457885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717554457885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717554457885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717554457885 ""}
