Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Aug 18 17:58:19 2018
| Host             : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.808        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.661        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |       20 |       --- |             --- |
| Slice Logic              |     0.028 |    41155 |       --- |             --- |
|   LUT as Logic           |     0.023 |    12644 |     53200 |           23.77 |
|   Register               |     0.002 |    21090 |    106400 |           19.82 |
|   CARRY4                 |     0.001 |      650 |     13300 |            4.89 |
|   F7/F8 Muxes            |    <0.001 |      687 |     53200 |            1.29 |
|   LUT as Distributed RAM |    <0.001 |      354 |     17400 |            2.03 |
|   LUT as Shift Register  |    <0.001 |      736 |     17400 |            4.23 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     1867 |       --- |             --- |
| Signals                  |     0.036 |    29080 |       --- |             --- |
| Block RAM                |     0.012 |     25.5 |       140 |           18.21 |
| MMCM                     |     0.223 |        2 |         4 |           50.00 |
| DSPs                     |     0.004 |       11 |       220 |            5.00 |
| I/O                      |     0.081 |       97 |       125 |           77.60 |
| PS7                      |     1.204 |        1 |       --- |             --- |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     1.808 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.170 |       0.154 |      0.016 |
| Vccaux    |       1.800 |     0.147 |       0.132 |      0.016 |
| Vcco33    |       3.300 |     0.021 |       0.020 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.919 |       0.888 |      0.032 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_1                                                                                 | base_i/processing_system7_0/inst/FCLK_CLK1                           |            10.0 |
| clk_fpga_1                                                                                 | base_i/processing_system7_0/inst/xlnx_opt_                           |            10.0 |
| clk_fpga_3                                                                                 | base_i/processing_system7_0/inst/FCLK_CLK3                           |             5.0 |
| clk_out1_base_clk_wiz_0_0                                                                  | base_i/hdmi/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0                 |            11.7 |
| clk_out1_base_clk_wiz_0_1                                                                  | base_i/audio/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_1                |            83.3 |
| clkfbout_base_clk_wiz_0_0                                                                  | base_i/hdmi/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_0                 |            60.0 |
| clkfbout_base_clk_wiz_0_1                                                                  | base_i/audio/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_1                |            60.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| eth0_clk125                                                                                | ETH0_CLK125                                                          |             8.0 |
| eth0_rgmii_rxclk                                                                           | ETH0_RGMII_rxc                                                       |             8.0 |
| eth1_clk125                                                                                | ETH1_CLK125                                                          |             8.0 |
| eth1_rgmii_rxclk                                                                           | ETH1_RGMII_rxc                                                       |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| base_wrapper                                                                                            |     1.661 |
|   ETH0_MDIO_mdio_iobuf                                                                                  |     0.001 |
|   ETH1_MDIO_mdio_iobuf                                                                                  |     0.001 |
|   base_i                                                                                                |     1.633 |
|     audio                                                                                               |     0.117 |
|       clk_wiz_0                                                                                         |     0.114 |
|         inst                                                                                            |     0.114 |
|       system_ila_0                                                                                      |     0.004 |
|         inst                                                                                            |     0.004 |
|           ila_lib                                                                                       |     0.004 |
|             inst                                                                                        |     0.004 |
|               ila_core_inst                                                                             |     0.004 |
|                 ila_trace_memory_inst                                                                   |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                 u_ila_cap_ctrl                                                                          |    <0.001 |
|                   U_CDONE                                                                               |    <0.001 |
|                   U_NS0                                                                                 |    <0.001 |
|                   U_NS1                                                                                 |    <0.001 |
|                   u_cap_addrgen                                                                         |    <0.001 |
|                     U_CMPRESET                                                                          |    <0.001 |
|                     u_cap_sample_counter                                                                |    <0.001 |
|                       U_SCE                                                                             |    <0.001 |
|                       U_SCMPCE                                                                          |    <0.001 |
|                       U_SCRST                                                                           |    <0.001 |
|                       u_scnt_cmp                                                                        |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                     u_cap_window_counter                                                                |    <0.001 |
|                       U_WCE                                                                             |    <0.001 |
|                       U_WHCMPCE                                                                         |    <0.001 |
|                       U_WLCMPCE                                                                         |    <0.001 |
|                       u_wcnt_hcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                       u_wcnt_lcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                 u_ila_regs                                                                              |     0.003 |
|                   MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|                   U_XSDB_SLAVE                                                                          |     0.001 |
|                   reg_15                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_16                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_17                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_18                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_19                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_1a                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_6                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_7                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_8                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_80                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_81                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_82                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_83                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_84                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_85                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_887                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_88d                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_890                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_9                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_srl_fff                                                                           |    <0.001 |
|                   reg_stream_ffd                                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_stream_ffe                                                                        |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                 u_ila_reset_ctrl                                                                        |    <0.001 |
|                   arm_detection_inst                                                                    |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|                   halt_detection_inst                                                                   |    <0.001 |
|                 u_trig                                                                                  |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   U_TM                                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                 xsdb_memory_read_inst                                                                   |    <0.001 |
|     axi_interconnect_0                                                                                  |     0.006 |
|       s00_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       xbar                                                                                              |     0.002 |
|         inst                                                                                            |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                      |     0.002 |
|             addr_arbiter_inst                                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             reg_slice_r                                                                                 |    <0.001 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     ethernet                                                                                            |     0.066 |
|       gmii_to_rgmii_0                                                                                   |     0.033 |
|         U0                                                                                              |     0.033 |
|           i_base_gmii_to_rgmii_0_0_clocking                                                             |    <0.001 |
|           i_base_gmii_to_rgmii_0_0_resets                                                               |    <0.001 |
|             idelayctrl_reset_gen                                                                        |    <0.001 |
|           i_gmii_to_rgmii_block                                                                         |     0.033 |
|             base_gmii_to_rgmii_0_0_core                                                                 |     0.009 |
|               i_gmii_to_rgmii                                                                           |     0.009 |
|                 i_MANAGEMENT                                                                            |     0.001 |
|                   MDIO_INTERFACE_1                                                                      |    <0.001 |
|                   SYNC_MDC                                                                              |    <0.001 |
|                   SYNC_MDIO_IN                                                                          |    <0.001 |
|                 i_gmii_to_rgmii                                                                         |     0.007 |
|                   i_reset_sync_tx_reset                                                                 |    <0.001 |
|                   i_sync_rx_dv                                                                          |    <0.001 |
|                   i_sync_rx_er                                                                          |    <0.001 |
|                 i_reset_sync_mgmt_reset                                                                 |    <0.001 |
|                 i_reset_sync_rx_reset                                                                   |    <0.001 |
|                 i_reset_sync_tx_reset                                                                   |    <0.001 |
|       gmii_to_rgmii_1                                                                                   |     0.032 |
|         U0                                                                                              |     0.032 |
|           base_gmii_to_rgmii_1_0_core                                                                   |     0.009 |
|             i_gmii_to_rgmii                                                                             |     0.009 |
|               i_MANAGEMENT                                                                              |     0.001 |
|                 MDIO_INTERFACE_1                                                                        |    <0.001 |
|                 SYNC_MDC                                                                                |    <0.001 |
|                 SYNC_MDIO_IN                                                                            |    <0.001 |
|               i_gmii_to_rgmii                                                                           |     0.007 |
|                 i_reset_sync_tx_reset                                                                   |    <0.001 |
|                 i_sync_rx_dv                                                                            |    <0.001 |
|                 i_sync_rx_er                                                                            |    <0.001 |
|               i_reset_sync_mgmt_reset                                                                   |    <0.001 |
|               i_reset_sync_rx_reset                                                                     |    <0.001 |
|               i_reset_sync_tx_reset                                                                     |    <0.001 |
|       proc_sys_reset_200MHz                                                                             |     0.001 |
|         U0                                                                                              |     0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|     hdmi                                                                                                |     0.216 |
|       axi_vdma_0                                                                                        |     0.017 |
|         U0                                                                                              |     0.017 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|             GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|             GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                  |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                              |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                      |     0.001 |
|             GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                              |    <0.001 |
|               gen_downsizer_conversion.axisc_downsizer_0                                                |    <0.001 |
|               gen_upsizer_conversion.axisc_upsizer_0                                                    |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                      |     0.001 |
|             GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                           |    <0.001 |
|               gen_downsizer_conversion.axisc_downsizer_0                                                |    <0.001 |
|               gen_upsizer_conversion.axisc_upsizer_0                                                    |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.001 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                   |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                               |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.007 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |    <0.001 |
|                 I_STRT_STRB_GEN                                                                         |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.002 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                     |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       clk_wiz_0                                                                                         |     0.109 |
|         inst                                                                                            |     0.109 |
|       hdmi_rx_ila                                                                                       |     0.005 |
|         inst                                                                                            |     0.005 |
|           ila_lib                                                                                       |     0.005 |
|             inst                                                                                        |     0.005 |
|               ila_core_inst                                                                             |     0.005 |
|                 ila_trace_memory_inst                                                                   |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                    |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                         valid.cstr                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[3].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                 u_ila_cap_ctrl                                                                          |    <0.001 |
|                   U_CDONE                                                                               |    <0.001 |
|                   U_NS0                                                                                 |    <0.001 |
|                   U_NS1                                                                                 |    <0.001 |
|                   u_cap_addrgen                                                                         |    <0.001 |
|                     U_CMPRESET                                                                          |    <0.001 |
|                     u_cap_sample_counter                                                                |    <0.001 |
|                       U_SCE                                                                             |    <0.001 |
|                       U_SCMPCE                                                                          |    <0.001 |
|                       U_SCRST                                                                           |    <0.001 |
|                       u_scnt_cmp                                                                        |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                     u_cap_window_counter                                                                |    <0.001 |
|                       U_WCE                                                                             |    <0.001 |
|                       U_WHCMPCE                                                                         |    <0.001 |
|                       U_WLCMPCE                                                                         |    <0.001 |
|                       u_wcnt_hcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                       u_wcnt_lcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                 u_ila_regs                                                                              |     0.003 |
|                   MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|                   U_XSDB_SLAVE                                                                          |     0.001 |
|                   reg_15                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_16                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_17                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_18                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_19                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_1a                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_6                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_7                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_8                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_80                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_81                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_82                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_83                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_84                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_85                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_887                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_88d                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_890                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_9                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_srl_fff                                                                           |    <0.001 |
|                   reg_stream_ffd                                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_stream_ffe                                                                        |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                 u_ila_reset_ctrl                                                                        |    <0.001 |
|                   arm_detection_inst                                                                    |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|                   halt_detection_inst                                                                   |    <0.001 |
|                 u_trig                                                                                  |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   U_TM                                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                 xsdb_memory_read_inst                                                                   |    <0.001 |
|       hdmi_tx_ila                                                                                       |     0.006 |
|         inst                                                                                            |     0.006 |
|           ila_lib                                                                                       |     0.006 |
|             inst                                                                                        |     0.006 |
|               ila_core_inst                                                                             |     0.006 |
|                 ila_trace_memory_inst                                                                   |     0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.001 |
|                     inst_blk_mem_gen                                                                    |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |     0.001 |
|                         valid.cstr                                                                      |     0.001 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[3].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                 u_ila_cap_ctrl                                                                          |    <0.001 |
|                   U_CDONE                                                                               |    <0.001 |
|                   U_NS0                                                                                 |    <0.001 |
|                   U_NS1                                                                                 |    <0.001 |
|                   u_cap_addrgen                                                                         |    <0.001 |
|                     U_CMPRESET                                                                          |    <0.001 |
|                     u_cap_sample_counter                                                                |    <0.001 |
|                       U_SCE                                                                             |    <0.001 |
|                       U_SCMPCE                                                                          |    <0.001 |
|                       U_SCRST                                                                           |    <0.001 |
|                       u_scnt_cmp                                                                        |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                     u_cap_window_counter                                                                |    <0.001 |
|                       U_WCE                                                                             |    <0.001 |
|                       U_WHCMPCE                                                                         |    <0.001 |
|                       U_WLCMPCE                                                                         |    <0.001 |
|                       u_wcnt_hcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                       u_wcnt_lcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                 u_ila_regs                                                                              |     0.003 |
|                   MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|                   U_XSDB_SLAVE                                                                          |     0.001 |
|                   reg_15                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_16                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_17                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_18                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_19                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_1a                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_6                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_7                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_8                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_80                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_81                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_82                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_83                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_84                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_85                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_887                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_88d                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_890                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_9                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_srl_fff                                                                           |    <0.001 |
|                   reg_stream_ffd                                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_stream_ffe                                                                        |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                 u_ila_reset_ctrl                                                                        |    <0.001 |
|                   arm_detection_inst                                                                    |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|                   halt_detection_inst                                                                   |    <0.001 |
|                 u_trig                                                                                  |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   U_TM                                                                                  |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                 xsdb_memory_read_inst                                                                   |    <0.001 |
|       proc_sys_reset_rx_pclk                                                                            |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |     0.000 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       proc_sys_reset_tx_pclk                                                                            |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       stream_ila                                                                                        |     0.017 |
|         inst                                                                                            |     0.017 |
|           g_inst                                                                                        |     0.000 |
|           ila_lib                                                                                       |     0.017 |
|             inst                                                                                        |     0.017 |
|               ila_core_inst                                                                             |     0.017 |
|                 ila_trace_memory_inst                                                                   |     0.007 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.007 |
|                     inst_blk_mem_gen                                                                    |     0.007 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                              |     0.007 |
|                         valid.cstr                                                                      |     0.007 |
|                           ramloop[0].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[10].ram.r                                                             |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[3].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[4].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[5].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[6].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[7].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[8].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[9].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                 u_ila_cap_ctrl                                                                          |    <0.001 |
|                   U_CDONE                                                                               |    <0.001 |
|                   U_NS0                                                                                 |    <0.001 |
|                   U_NS1                                                                                 |    <0.001 |
|                   u_cap_addrgen                                                                         |    <0.001 |
|                     U_CMPRESET                                                                          |    <0.001 |
|                     u_cap_sample_counter                                                                |    <0.001 |
|                       U_SCE                                                                             |    <0.001 |
|                       U_SCMPCE                                                                          |    <0.001 |
|                       U_SCRST                                                                           |    <0.001 |
|                       u_scnt_cmp                                                                        |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                     u_cap_window_counter                                                                |    <0.001 |
|                       U_WCE                                                                             |    <0.001 |
|                       U_WHCMPCE                                                                         |    <0.001 |
|                       U_WLCMPCE                                                                         |    <0.001 |
|                       u_wcnt_hcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                       u_wcnt_lcmp                                                                       |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                           DUT                                                                           |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                               u_srlA                                                                    |    <0.001 |
|                               u_srlB                                                                    |    <0.001 |
|                               u_srlC                                                                    |    <0.001 |
|                               u_srlD                                                                    |    <0.001 |
|                 u_ila_regs                                                                              |     0.006 |
|                   MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[14].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[15].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[16].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[17].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[18].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[19].mu_srl_reg                                                                 |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                                                  |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|                   U_XSDB_SLAVE                                                                          |     0.001 |
|                   reg_15                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_16                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_17                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_18                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_19                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_1a                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_6                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_7                                                                                 |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_8                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_80                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_81                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_82                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_83                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_84                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_85                                                                                |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_887                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_88d                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_890                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_9                                                                                 |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                   reg_srl_fff                                                                           |    <0.001 |
|                   reg_stream_ffd                                                                        |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|                   reg_stream_ffe                                                                        |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|                 u_ila_reset_ctrl                                                                        |    <0.001 |
|                   arm_detection_inst                                                                    |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|                   halt_detection_inst                                                                   |    <0.001 |
|                 u_trig                                                                                  |     0.002 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   U_TM                                                                                  |     0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[14].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[15].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[16].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[17].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[18].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[19].U_M                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                 xsdb_memory_read_inst                                                                   |    <0.001 |
|       v_axi4s_vid_out_0                                                                                 |     0.002 |
|         inst                                                                                            |     0.002 |
|           COUPLER_INST                                                                                  |     0.002 |
|             generate_async_fifo.FIFO_INST                                                               |     0.002 |
|               XPM_FIFO_ASYNC_INST                                                                       |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                          |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                      |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                   |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                           |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                         |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                         |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_24_26                                         |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                          |    <0.001 |
|                   rdp_inst                                                                              |    <0.001 |
|                   rdpp1_inst                                                                            |    <0.001 |
|                   rst_d1_inst                                                                           |    <0.001 |
|                   wrp_inst                                                                              |    <0.001 |
|                   wrpp1_inst                                                                            |    <0.001 |
|                   wrpp2_inst                                                                            |    <0.001 |
|                   xpm_fifo_rst_inst                                                                     |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|           FORMATTER_INST                                                                                |    <0.001 |
|           SYNC_INST                                                                                     |    <0.001 |
|       v_tpg_0                                                                                           |     0.033 |
|         inst                                                                                            |     0.033 |
|           AXIvideo2MultiPixStr_U0                                                                       |     0.001 |
|             grp_reg_unsigned_short_s_fu_339                                                             |    <0.001 |
|             grp_reg_unsigned_short_s_fu_345                                                             |    <0.001 |
|           MultiPixStream2AXIvi_U0                                                                       |     0.001 |
|             grp_reg_unsigned_short_s_fu_257                                                             |    <0.001 |
|             grp_reg_unsigned_short_s_fu_263                                                             |    <0.001 |
|           bckgndYUV_V_val_0_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           bckgndYUV_V_val_1_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           bckgndYUV_V_val_2_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           ovrlayYUV_V_val_0_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           ovrlayYUV_V_val_1_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           ovrlayYUV_V_val_2_V_U                                                                         |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           srcYUV_V_val_0_V_U                                                                            |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           srcYUV_V_val_1_V_U                                                                            |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           srcYUV_V_val_2_V_U                                                                            |    <0.001 |
|             U_base_v_tpg_0_0_fifo_w8_d2_A_ram                                                           |    <0.001 |
|           tpgBackground_U0                                                                              |     0.026 |
|             call_ret13_tpgPatternVerticalHo_fu_930                                                      |    <0.001 |
|             call_ret15_tpgPRBS_fu_987                                                                   |    <0.001 |
|             call_ret16_tpgPatternDPColorRam_fu_907                                                      |    <0.001 |
|             call_ret2_tpgPatternHorizontal_fu_1000                                                      |    <0.001 |
|             call_ret3_tpgPatternVerticalRa_fu_918                                                       |    <0.001 |
|             grp_tpgPatternCheckerBoa_fu_776                                                             |    <0.001 |
|               tpgBarSelYuv_y389_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                                               |    <0.001 |
|               tpgCheckerBoardArray_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerocq_rom_U                                               |    <0.001 |
|             grp_tpgPatternColorBars_fu_883                                                              |    <0.001 |
|               tpgBarSelRgb_b_U                                                                          |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                               |    <0.001 |
|               tpgBarSelRgb_r_U                                                                          |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_u_U                                                                          |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckertde_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_v_U                                                                          |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckersc4_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_y_U                                                                          |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                                               |    <0.001 |
|             grp_tpgPatternCrossHatch_fu_842                                                             |    <0.001 |
|               blkYuv_1_U                                                                                |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U                                               |    <0.001 |
|               grp_reg_ap_uint_10_s_fu_191                                                               |    <0.001 |
|               whiYuv_1_U                                                                                |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                                               |    <0.001 |
|             grp_tpgPatternDPColorSqu_fu_731                                                             |    <0.001 |
|               DPtpgBarArray_U                                                                           |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorbkb_rom_U                                               |    <0.001 |
|               DPtpgBarSelRgb_CEA_g_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U                                               |    <0.001 |
|               DPtpgBarSelRgb_CEA_r_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U                                               |    <0.001 |
|               DPtpgBarSelRgb_VESA_1_U                                                                   |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                               |    <0.001 |
|               DPtpgBarSelRgb_VESA_s_U                                                                   |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_601_u_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorkbM_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_601_v_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorlbW_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_601_y_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoribs_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_709_u_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColormb6_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_709_v_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorncg_rom_U                                               |    <0.001 |
|               DPtpgBarSelYuv_709_y_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorjbC_rom_U                                               |    <0.001 |
|             grp_tpgPatternRainbow_fu_722                                                                |    <0.001 |
|               tpgSinTableArray_9bi_U                                                                    |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U                                               |    <0.001 |
|               v_tpg_mac_muladd_Aem_U57                                                                  |     0.000 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U                                           |     0.000 |
|               v_tpg_mac_muladd_Bew_U58                                                                  |    <0.001 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U                                           |    <0.001 |
|               v_tpg_mac_muladd_wdI_U53                                                                  |     0.000 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U                                           |     0.000 |
|               v_tpg_mac_muladd_zec_U56                                                                  |     0.000 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U                                           |     0.000 |
|             grp_tpgPatternSolidBlack_fu_978                                                             |    <0.001 |
|               blkYuv_U                                                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U                                               |    <0.001 |
|             grp_tpgPatternSolidBlue_fu_942                                                              |    <0.001 |
|               bluYuv_U                                                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U                                               |    <0.001 |
|             grp_tpgPatternSolidGreen_fu_951                                                             |    <0.001 |
|               grnYuv_U                                                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U                                               |    <0.001 |
|             grp_tpgPatternSolidRed_fu_960                                                               |    <0.001 |
|               redYuv_U                                                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U                                               |    <0.001 |
|             grp_tpgPatternSolidWhite_fu_969                                                             |    <0.001 |
|               whiYuv_U                                                                                  |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U                                               |    <0.001 |
|             grp_tpgPatternTartanColo_fu_809                                                             |    <0.001 |
|               tpgBarSelRgb_b394_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U                                               |    <0.001 |
|               tpgBarSelRgb_r390_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternDPColorcud_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_u386_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckertde_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_v384_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckersc4_rom_U                                               |    <0.001 |
|               tpgBarSelYuv_y388_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U                                               |    <0.001 |
|               tpgTartanBarArray_U                                                                       |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternTartanCEe0_rom_U                                               |    <0.001 |
|             grp_tpgPatternZonePlate_fu_863                                                              |     0.024 |
|               v_tpg_am_addmul_1Mgi_U83                                                                  |    <0.001 |
|                 base_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U                                           |    <0.001 |
|               v_tpg_mac_muladd_Ngs_U84                                                                  |    <0.001 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U                                           |    <0.001 |
|               v_tpg_mac_muladd_OgC_U85                                                                  |     0.020 |
|                 base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U                                           |     0.020 |
|               v_tpg_mul_mul_9nsPgM_U86                                                                  |     0.001 |
|                 base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U                                           |     0.001 |
|           tpgForeground_U0                                                                              |     0.001 |
|             grp_tpgPatternBox_fu_349                                                                    |    <0.001 |
|             grp_tpgPatternCrossHair_fu_376                                                              |    <0.001 |
|               whiYuv_2_U                                                                                |    <0.001 |
|                 base_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U                                               |    <0.001 |
|           v_tpg_CTRL_s_axi_U                                                                            |     0.002 |
|       v_vid_in_axi4s_0                                                                                  |     0.005 |
|         inst                                                                                            |     0.005 |
|           COUPLER_INST                                                                                  |     0.004 |
|             generate_async_fifo.FIFO_INST                                                               |     0.004 |
|               XPM_FIFO_ASYNC_INST                                                                       |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                       |     0.002 |
|                   rdp_inst                                                                              |    <0.001 |
|                   rdpp1_inst                                                                            |    <0.001 |
|                   rst_d1_inst                                                                           |    <0.001 |
|                   wrp_inst                                                                              |    <0.001 |
|                   wrpp1_inst                                                                            |    <0.001 |
|                   wrpp2_inst                                                                            |    <0.001 |
|                   xpm_fifo_rst_inst                                                                     |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|           FORMATTER_INST                                                                                |    <0.001 |
|       vcc                                                                                               |     0.000 |
|       vtc_det                                                                                           |     0.009 |
|         U0                                                                                              |     0.009 |
|           U_TC_TOP                                                                                      |     0.004 |
|             GEN_DETECTION.U_tc_DET                                                                      |     0.004 |
|           U_VIDEO_CTRL                                                                                  |     0.005 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                               |     0.001 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                           |     0.002 |
|       vtc_gen                                                                                           |     0.011 |
|         U0                                                                                              |     0.011 |
|           U_TC_TOP                                                                                      |     0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                                      |     0.001 |
|           U_VIDEO_CTRL                                                                                  |     0.010 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                               |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                               |     0.003 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                          |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                           |     0.001 |
|     proc_sys_reset_100MHz                                                                               |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     processing_system7_0                                                                                |     1.210 |
|       inst                                                                                              |     1.210 |
|     smartconnect_0                                                                                      |     0.017 |
|       inst                                                                                              |     0.017 |
|         clk_map                                                                                         |    <0.001 |
|           psr_aclk                                                                                      |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               EXT_LPF                                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|               SEQ                                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                                             |    <0.001 |
|         m00_exit_pipeline                                                                               |     0.004 |
|           m00_exit                                                                                      |     0.004 |
|             inst                                                                                        |     0.004 |
|               ar_reg                                                                                    |    <0.001 |
|               aw_reg                                                                                    |    <0.001 |
|               b_reg                                                                                     |    <0.001 |
|               exit_inst                                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                               |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                   |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|               r_reg                                                                                     |    <0.001 |
|               splitter_inst                                                                             |     0.001 |
|                 gen_axi3.axi3_conv_inst                                                                 |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                                   |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                                 |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                             |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                                |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                   USE_WRITE.write_data_inst                                                             |    <0.001 |
|               w_reg                                                                                     |    <0.001 |
|         m00_nodes                                                                                       |     0.005 |
|           m00_ar_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                 |    <0.001 |
|           m00_aw_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                 |    <0.001 |
|           m00_b_node                                                                                    |     0.001 |
|             inst                                                                                        |     0.001 |
|               inst_mi_handler                                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           m00_r_node                                                                                    |     0.002 |
|             inst                                                                                        |     0.002 |
|               inst_mi_handler                                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           m00_w_node                                                                                    |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|         s00_entry_pipeline                                                                              |     0.001 |
|           s00_mmu                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar_reg_stall                                                                              |    <0.001 |
|               ar_sreg                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                            |    <0.001 |
|               r_sreg                                                                                    |    <0.001 |
|           s00_si_converter                                                                              |    <0.001 |
|             inst                                                                                        |    <0.001 |
|         s00_nodes                                                                                       |     0.002 |
|           s00_ar_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s00_r_node                                                                                    |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|         s01_entry_pipeline                                                                              |     0.002 |
|           s01_mmu                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               aw_reg_stall                                                                              |    <0.001 |
|               aw_sreg                                                                                   |    <0.001 |
|               b_sreg                                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                            |    <0.001 |
|               w_sreg                                                                                    |    <0.001 |
|           s01_si_converter                                                                              |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               splitter_inst                                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                   |    <0.001 |
|         s01_nodes                                                                                       |     0.003 |
|           s01_aw_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s01_b_node                                                                                    |     0.001 |
|             inst                                                                                        |     0.001 |
|               inst_mi_handler                                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s01_w_node                                                                                    |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|         switchboards                                                                                    |    <0.001 |
|           ar_switchboard                                                                                |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           aw_switchboard                                                                                |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           b_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                |    <0.001 |
|           r_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           w_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|     xlconcat_0                                                                                          |     0.000 |
|   dbg_hub                                                                                               |     0.003 |
|     inst                                                                                                |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                            |     0.002 |
|           U_ICON_INTERFACE                                                                              |     0.002 |
|             U_CMD1                                                                                      |    <0.001 |
|             U_CMD2                                                                                      |    <0.001 |
|             U_CMD3                                                                                      |    <0.001 |
|             U_CMD4                                                                                      |    <0.001 |
|             U_CMD5                                                                                      |    <0.001 |
|             U_CMD6_RD                                                                                   |    <0.001 |
|               U_RD_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                             |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           grhf.rhf                                                                      |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           gwhf.whf                                                                      |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD6_WR                                                                                   |    <0.001 |
|               U_WR_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           grhf.rhf                                                                      |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           gwhf.whf                                                                      |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD7_CTL                                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                                               |    <0.001 |
|             U_TIMER                                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                |    <0.001 |
|           U_CMD                                                                                         |    <0.001 |
|           U_STAT                                                                                        |    <0.001 |
|           U_SYNC                                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                 |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


