\hypertarget{union__hw__cmp__scr}{}\section{\+\_\+hw\+\_\+cmp\+\_\+scr Union Reference}
\label{union__hw__cmp__scr}\index{\+\_\+hw\+\_\+cmp\+\_\+scr@{\+\_\+hw\+\_\+cmp\+\_\+scr}}


H\+W\+\_\+\+C\+M\+P\+\_\+\+S\+CR -\/ C\+MP Status and Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmp.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+scr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmp__scr_a9a852633406b0d81dcfaff9402c1b8fe}{}\label{union__hw__cmp__scr_a9a852633406b0d81dcfaff9402c1b8fe}

\item 
struct \hyperlink{struct__hw__cmp__scr_1_1__hw__cmp__scr__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+scr\+::\+\_\+hw\+\_\+cmp\+\_\+scr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmp__scr_a632e751f1005b6e34e68337b8d74744b}{}\label{union__hw__cmp__scr_a632e751f1005b6e34e68337b8d74744b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+P\+\_\+\+S\+CR -\/ C\+MP Status and Control Register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
