library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Add_Imm is
  port (
    PC, Imm: in std_logic_vector(15 downto 0);
    C: out std_logic_vector(15 downto 0));
end entity;

architecture Behavioral of Add_Imm is
begin
  C <= std_logic_vector(unsigned(PC) + 2*unsigned(Imm));  
end Behavioral;