# FSM_based_Washing_Machine
This project implements a Finite State Machine (FSM) based Washing Machine using HDL Verilog. The design models a real washing machine controller with multiple states, transitions, and operations such as washing, rinsing, and drying. 
