Release 14.6 Map P.68d (nt64)
Xilinx Mapping Report File for Design 'klm_scrod'

Design Information
------------------
Command Line   : map -filter
C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/imp
lement/klm_scrod/iseconfig/filter.filter -intstyle ise -p xc6slx150t-fgg676-3 -w
-logic_opt off -ol high -t 1 -xt 0 -r 4 -global_opt speed
-equivalent_register_removal off -mt 2 -ir off -ignore_keep_hierarchy -pr b -lc
off -power off -o klm_scrod_map.ncd klm_scrod.ngd klm_scrod.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Aug 07 16:21:14 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                 2,829 out of 184,304    1%
    Number used as Flip Flops:               2,829
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,390 out of  92,152    2%
    Number used as logic:                    1,961 out of  92,152    2%
      Number using O6 output only:           1,152
      Number using O5 output only:             165
      Number using O5 and O6:                  644
      Number used as ROM:                        0
    Number used as Memory:                     254 out of  21,680    1%
      Number used as Dual Port RAM:            140
        Number using O6 output only:            20
        Number using O5 output only:             0
        Number using O5 and O6:                120
      Number used as Single Port RAM:            0
      Number used as Shift Register:           114
        Number using O6 output only:            27
        Number using O5 output only:             0
        Number using O5 and O6:                 87
    Number used exclusively as route-thrus:    175
      Number with same-slice register load:    152
      Number with same-slice carry load:        23
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,214 out of  23,038    5%
  Number of MUXCYs used:                       600 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        3,085
    Number with an unused Flip Flop:           800 out of   3,085   25%
    Number with an unused LUT:                 695 out of   3,085   22%
    Number of fully used LUT-FF pairs:       1,590 out of   3,085   51%
    Number of unique control sets:             186
    Number of slice register sites lost
      to control set restrictions:             934 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     396   20%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                             10
    IOB Master Pads:                             1
    IOB Slave Pads:                              1
    Number of bonded IPADs:                      2 out of      32    6%
    Number of bonded OPADs:                      2 out of      16   12%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         2 out of     268    1%
  Number of RAMB8BWERs:                          1 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                   7 out of     586    1%
    Number used as ILOGIC2s:                     7
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         2 out of     586    1%
    Number used as IODELAY2s:                    2
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   3 out of     586    1%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            1 out of     180    1%
  Number of GTPA1_DUALs:                         1 out of       4   25%
    Number of LOCed GTPA1_DUALs:                 1 out of       1  100%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.08

Peak Memory Usage:  736 MB
Total REAL time to MAP completion:  1 mins 56 secs 
Total CPU time to MAP completion (all processors):   1 mins 56 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
INFO:LIT:243 - Logical network target_tb16<1>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 11 more times for the
   following (max. 5 shown):
   target_tb16<2>_IBUF,
   target_tb16<3>_IBUF,
   target_tb16<4>_IBUF,
   target_tb16<5>_IBUF,
   target_tb16<6>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   2 block(s) optimized away
   2 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "b2tt_ins/map_clk/gen_pll1.map_pll/N2" is sourceless and has been
removed.
The signal "b2tt_ins/map_clk/gen_pll1.map_pll/N3" is sourceless and has been
removed.
Unused block "b2tt_ins/map_clk/gen_pll1.map_pll/XST_GND" (ZERO) removed.
Unused block "b2tt_ins/map_clk/gen_pll1.map_pll/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| control_fake                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| mgtlos<1>                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgtlos<2>                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgtmod0<1>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgtmod0<2>                         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgtmod1<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgtmod1<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgtmod2<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgtmod2<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgtrxn                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgtrxp                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| mgttxdis<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgttxdis<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mgttxfault<1>                      | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgttxfault<2>                      | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| mgttxn                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| mgttxp                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| status_fake                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| target_tb16<1>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<2>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<3>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<4>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<5>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<6>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<7>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<8>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<9>                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb16<10>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<10><1>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<10><2>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<10><3>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<10><4>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<10><5>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<1><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<1><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<1><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<1><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<1><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<2><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<2><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<2><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<2><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<2><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<3><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<3><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<3><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<3><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<3><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<4><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<4><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<4><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<4><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<4><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<5><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<5><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<5><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<5><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<5><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<6><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<6><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<6><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<6><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<6><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<7><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<7><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<7><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<7><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<7><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<8><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<8><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<8><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<8><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<8><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<9><1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<9><2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<9><3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<9><4>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| target_tb<9><5>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ttdackn                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ttdackp                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ttdclkn                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ttdclkp                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ttdrsvn                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ttdrsvp                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ttdtrgn                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ttdtrgp                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
