<paper id="1562362230"><title>Higher order masking of the AES</title><year>2006</year><authors><author org="Horst Görtz Institute for IT Security (HGI), Ruhr University Bochum, Germany, Bochum, Germany" id="2070905232">Kai Schramm</author><author org="Horst Görtz Institute for IT Security (HGI), Ruhr University Bochum, Germany, Bochum, Germany" id="356053134">Christof Paar</author></authors><n_citation>160</n_citation><doc_type>Conference</doc_type><references><reference>130371449</reference><reference>1482353292</reference><reference>1492604955</reference><reference>1503689022</reference><reference>1508675764</reference><reference>1510418153</reference><reference>1512062395</reference><reference>1550146135</reference><reference>1562542037</reference><reference>1564536482</reference><reference>1569151289</reference><reference>1602453119</reference><reference>1748081333</reference><reference>1897761346</reference><reference>2112002249</reference><reference>2131544010</reference><reference>2145829971</reference><reference>2155938490</reference></references><venue id="2760694600" type="C">The Cryptographers’ Track at the RSA Conference</venue><doi>10.1007/11605805_14</doi><keywords><keyword weight="0.48106">Masking (art)</keyword><keyword weight="0.43986">Computer security</keyword><keyword weight="0.48818">Cryptography</keyword><keyword weight="0.42716">Computer science</keyword><keyword weight="0.47019">Electronic countermeasure</keyword><keyword weight="0.53911">Side channel attack</keyword><keyword weight="0.44927">Adversary</keyword><keyword weight="0.59018">AES implementations</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>The development of masking schemes to secure AES implementations against side channel attacks is a topic of ongoing research. Many different approaches focus on the AES S-box and have been discussed in the previous years. Unfortunately, to our knowledge most of these countermeasures only address first-order DPA. In this article, we discuss the theoretical background of higher order DPA. We give the expected measurement costs an adversary has to deal with for different hardware models. Moreover, we present a masking scheme which protects an AES implementation against higher order DPA. We have implemented this masking scheme for various orders and present the corresponding performance details implementors will have to expect.</abstract></paper>