{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698743280220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698743280221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 13:08:00 2023 " "Processing started: Tue Oct 31 13:08:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698743280221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698743280221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698743280221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698743280680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698743280681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(2069) " "Verilog HDL information at de10_standard.v(2069): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2069 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698743287717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard.v 4 4 " "Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698743287718 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698743287718 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698743287718 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698743287718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698743287718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2126) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2126): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2127) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2127): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2128) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2128): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2129) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2129): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2129 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2130) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2130): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2130 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2278) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2278): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2278 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287720 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2279) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2279): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2279 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287720 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2280) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2280): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2280 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287720 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2281) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2281): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2281 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287720 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2282) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2282): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 2282 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698743287720 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(793) " "Verilog HDL error at de10_standard.v(793): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 793 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(795) " "Verilog HDL error at de10_standard.v(795): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 795 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(797) " "Verilog HDL error at de10_standard.v(797): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 797 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287861 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(799) " "Verilog HDL error at de10_standard.v(799): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 799 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287861 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(801) " "Verilog HDL error at de10_standard.v(801): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 801 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287862 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(803) " "Verilog HDL error at de10_standard.v(803): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 803 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287862 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(805) " "Verilog HDL error at de10_standard.v(805): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 805 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287863 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(807) " "Verilog HDL error at de10_standard.v(807): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 807 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287863 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(810) " "Verilog HDL error at de10_standard.v(810): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 810 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287864 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(813) " "Verilog HDL error at de10_standard.v(813): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 813 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287865 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(818) " "Verilog HDL error at de10_standard.v(818): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 818 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287866 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(823) " "Verilog HDL error at de10_standard.v(823): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 823 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287868 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(825) " "Verilog HDL error at de10_standard.v(825): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 825 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287868 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(828) " "Verilog HDL error at de10_standard.v(828): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 828 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287869 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(831) " "Verilog HDL error at de10_standard.v(831): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 831 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287870 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(833) " "Verilog HDL error at de10_standard.v(833): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 833 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287871 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(839) " "Verilog HDL error at de10_standard.v(839): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 839 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287873 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(843) " "Verilog HDL error at de10_standard.v(843): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 843 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287874 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "key2 de10_standard.v(846) " "Verilog HDL error at de10_standard.v(846): object \"key2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/de10_standard.v" 846 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698743287875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Unlock/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698743288180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698743288219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 13:08:08 2023 " "Processing ended: Tue Oct 31 13:08:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698743288219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698743288219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698743288219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698743288219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698743288817 ""}
