<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4059" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4059{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4059{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4059{left:590px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4059{left:96px;bottom:1088px;}
#t5_4059{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t6_4059{left:823px;bottom:1088px;letter-spacing:-0.19px;}
#t7_4059{left:122px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_4059{left:122px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_4059{left:96px;bottom:1030px;}
#ta_4059{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tb_4059{left:122px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_4059{left:293px;bottom:1013px;letter-spacing:-0.19px;}
#td_4059{left:334px;bottom:1013px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#te_4059{left:70px;bottom:987px;}
#tf_4059{left:96px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_4059{left:96px;bottom:973px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#th_4059{left:70px;bottom:947px;}
#ti_4059{left:96px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_4059{left:96px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_4059{left:392px;bottom:933px;letter-spacing:-0.19px;}
#tl_4059{left:422px;bottom:933px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tm_4059{left:96px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_4059{left:96px;bottom:900px;letter-spacing:-0.16px;}
#to_4059{left:70px;bottom:841px;letter-spacing:0.13px;}
#tp_4059{left:152px;bottom:841px;letter-spacing:0.16px;word-spacing:0.01px;}
#tq_4059{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tr_4059{left:639px;bottom:824px;}
#ts_4059{left:650px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tt_4059{left:70px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_4059{left:806px;bottom:807px;}
#tv_4059{left:70px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_4059{left:70px;bottom:750px;}
#tx_4059{left:96px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_4059{left:96px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tz_4059{left:96px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_4059{left:96px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_4059{left:96px;bottom:678px;}
#t12_4059{left:122px;bottom:678px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t13_4059{left:96px;bottom:654px;}
#t14_4059{left:122px;bottom:654px;letter-spacing:-0.23px;word-spacing:-0.3px;}
#t15_4059{left:96px;bottom:629px;}
#t16_4059{left:122px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t17_4059{left:96px;bottom:605px;}
#t18_4059{left:122px;bottom:605px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t19_4059{left:96px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_4059{left:96px;bottom:565px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1b_4059{left:70px;bottom:539px;}
#t1c_4059{left:96px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_4059{left:96px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1e_4059{left:96px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_4059{left:96px;bottom:484px;}
#t1g_4059{left:122px;bottom:484px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1h_4059{left:96px;bottom:460px;}
#t1i_4059{left:122px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1j_4059{left:96px;bottom:435px;}
#t1k_4059{left:122px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.34px;}
#t1l_4059{left:96px;bottom:411px;}
#t1m_4059{left:122px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t1n_4059{left:70px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1o_4059{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_4059{left:822px;bottom:376px;}
#t1q_4059{left:70px;bottom:343px;}
#t1r_4059{left:96px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1s_4059{left:96px;bottom:330px;letter-spacing:-0.14px;}
#t1t_4059{left:96px;bottom:305px;}
#t1u_4059{left:122px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1v_4059{left:96px;bottom:281px;}
#t1w_4059{left:122px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1x_4059{left:70px;bottom:243px;letter-spacing:-0.14px;}
#t1y_4059{left:92px;bottom:243px;letter-spacing:-0.12px;}
#t1z_4059{left:92px;bottom:226px;letter-spacing:-0.12px;}
#t20_4059{left:92px;bottom:209px;letter-spacing:-0.11px;}
#t21_4059{left:92px;bottom:192px;letter-spacing:-0.12px;}
#t22_4059{left:70px;bottom:171px;letter-spacing:-0.12px;}
#t23_4059{left:92px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_4059{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t25_4059{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t26_4059{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t27_4059{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_4059{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4059{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4059{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4059{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_4059{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4059{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4059{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4059{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4059" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4059Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4059" style="-webkit-user-select: none;"><object width="935" height="1210" data="4059/4059.svg" type="image/svg+xml" id="pdf4059" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4059" class="t s1_4059">Vol. 3C </span><span id="t2_4059" class="t s1_4059">29-3 </span>
<span id="t3_4059" class="t s2_4059">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4059" class="t s3_4059">— </span><span id="t5_4059" class="t s3_4059">If PAE paging is not being used, the instruction does not use that address to access memory and does </span><span id="t6_4059" class="t s4_4059">not </span>
<span id="t7_4059" class="t s3_4059">cause it to be translated through EPT. (If CR0.PG = 1, the address will be translated through EPT on the </span>
<span id="t8_4059" class="t s3_4059">next memory accessing using a linear address.) </span>
<span id="t9_4059" class="t s3_4059">— </span><span id="ta_4059" class="t s3_4059">If PAE paging is being used, the instruction loads the four (4) page-directory-pointer-table entries (PDPTEs) </span>
<span id="tb_4059" class="t s3_4059">from that address and it </span><span id="tc_4059" class="t s4_4059">does </span><span id="td_4059" class="t s3_4059">cause the address to be translated through EPT. </span>
<span id="te_4059" class="t s5_4059">• </span><span id="tf_4059" class="t s3_4059">Section 4.4.1 identifies executions of MOV to CR0 and MOV to CR4 that load the PDPTEs from the guest- </span>
<span id="tg_4059" class="t s3_4059">physical address in CR3. Such executions cause that address to be translated through EPT. </span>
<span id="th_4059" class="t s5_4059">• </span><span id="ti_4059" class="t s3_4059">The PDPTEs contain guest-physical addresses. The instructions that load the PDPTEs (see above) do not use </span>
<span id="tj_4059" class="t s3_4059">those addresses to access memory and do </span><span id="tk_4059" class="t s4_4059">not </span><span id="tl_4059" class="t s3_4059">cause them to be translated through EPT. The address in a </span>
<span id="tm_4059" class="t s3_4059">PDPTE will be translated through EPT on the next memory accessing using a linear address that uses that </span>
<span id="tn_4059" class="t s3_4059">PDPTE. </span>
<span id="to_4059" class="t s6_4059">29.3.2 </span><span id="tp_4059" class="t s6_4059">EPT Translation Mechanism </span>
<span id="tq_4059" class="t s3_4059">The EPT translation mechanism uses only bits 47:0 of each guest-physical address. </span>
<span id="tr_4059" class="t s7_4059">1 </span>
<span id="ts_4059" class="t s3_4059">It uses a page-walk length of </span>
<span id="tt_4059" class="t s3_4059">4, meaning that at most 4 EPT paging-structure entries are accessed to translate a guest-physical address. </span>
<span id="tu_4059" class="t s7_4059">2 </span>
<span id="tv_4059" class="t s3_4059">These 48 bits are partitioned by the logical processor to traverse the EPT paging structures: </span>
<span id="tw_4059" class="t s5_4059">• </span><span id="tx_4059" class="t s3_4059">A 4-KByte naturally aligned EPT PML4 table is located at the physical address specified in bits 51:12 of the </span>
<span id="ty_4059" class="t s3_4059">extended-page-table pointer (EPTP), a VM-execution control field (see Table 25-9 in Section 25.6.11). An EPT </span>
<span id="tz_4059" class="t s3_4059">PML4 table comprises 512 64-bit entries (EPT PML4Es). An EPT PML4E is selected using the physical address </span>
<span id="t10_4059" class="t s3_4059">defined as follows: </span>
<span id="t11_4059" class="t s3_4059">— </span><span id="t12_4059" class="t s3_4059">Bits 63:52 are all 0. </span>
<span id="t13_4059" class="t s3_4059">— </span><span id="t14_4059" class="t s3_4059">Bits 51:12 are from the EPTP. </span>
<span id="t15_4059" class="t s3_4059">— </span><span id="t16_4059" class="t s3_4059">Bits 11:3 are bits 47:39 of the guest-physical address. </span>
<span id="t17_4059" class="t s3_4059">— </span><span id="t18_4059" class="t s3_4059">Bits 2:0 are all 0. </span>
<span id="t19_4059" class="t s3_4059">Because an EPT PML4E is identified using bits 47:39 of the guest-physical address, it controls access to a 512- </span>
<span id="t1a_4059" class="t s3_4059">GByte region of the guest-physical-address space. The format of an EPT PML4E is given in Table 29-1. </span>
<span id="t1b_4059" class="t s5_4059">• </span><span id="t1c_4059" class="t s3_4059">A 4-KByte naturally aligned EPT page-directory-pointer table is located at the physical address specified in </span>
<span id="t1d_4059" class="t s3_4059">bits 51:12 of the EPT PML4E. An EPT page-directory-pointer table comprises 512 64-bit entries (EPT PDPTEs). </span>
<span id="t1e_4059" class="t s3_4059">An EPT PDPTE is selected using the physical address defined as follows: </span>
<span id="t1f_4059" class="t s3_4059">— </span><span id="t1g_4059" class="t s3_4059">Bits 63:52 are all 0. </span>
<span id="t1h_4059" class="t s3_4059">— </span><span id="t1i_4059" class="t s3_4059">Bits 51:12 are from the EPT PML4E. </span>
<span id="t1j_4059" class="t s3_4059">— </span><span id="t1k_4059" class="t s3_4059">Bits 11:3 are bits 38:30 of the guest-physical address. </span>
<span id="t1l_4059" class="t s3_4059">— </span><span id="t1m_4059" class="t s3_4059">Bits 2:0 are all 0. </span>
<span id="t1n_4059" class="t s3_4059">Because an EPT PDPTE is identified using bits 47:30 of the guest-physical address, it controls access to a 1-GByte </span>
<span id="t1o_4059" class="t s3_4059">region of the guest-physical-address space. Use of the EPT PDPTE depends on the value of bit 7 in that entry: </span>
<span id="t1p_4059" class="t s7_4059">3 </span>
<span id="t1q_4059" class="t s5_4059">• </span><span id="t1r_4059" class="t s3_4059">If bit 7 of the EPT PDPTE is 1, the EPT PDPTE maps a 1-GByte page. The final physical address is computed as </span>
<span id="t1s_4059" class="t s3_4059">follows: </span>
<span id="t1t_4059" class="t s3_4059">— </span><span id="t1u_4059" class="t s3_4059">Bits 63:52 are all 0. </span>
<span id="t1v_4059" class="t s3_4059">— </span><span id="t1w_4059" class="t s3_4059">Bits 51:30 are from the EPT PDPTE. </span>
<span id="t1x_4059" class="t s8_4059">1. </span><span id="t1y_4059" class="t s8_4059">No processors supporting the Intel 64 architecture support more than 48 physical-address bits. Thus, no such processor can pro- </span>
<span id="t1z_4059" class="t s8_4059">duce a guest-physical address with more than 48 bits. An attempt to use such an address causes a page fault. An attempt to load </span>
<span id="t20_4059" class="t s8_4059">CR3 with such an address causes a general-protection fault. If PAE paging is being used, an attempt to load CR3 that would load a </span>
<span id="t21_4059" class="t s8_4059">PDPTE with such an address causes a general-protection fault. </span>
<span id="t22_4059" class="t s8_4059">2. </span><span id="t23_4059" class="t s8_4059">Future processors may include support for other EPT page-walk lengths. Software should read the VMX capability MSR IA32_VMX- </span>
<span id="t24_4059" class="t s8_4059">_EPT_VPID_CAP (see Appendix A.10) to determine what EPT page-walk lengths are supported. </span>
<span id="t25_4059" class="t s8_4059">3. </span><span id="t26_4059" class="t s8_4059">Not all processors allow bit 7 of an EPT PDPTE to be set to 1. Software should read the VMX capability MSR IA32_VMX_EPT_VPID_- </span>
<span id="t27_4059" class="t s8_4059">CAP (see Appendix A.10) to determine whether this is allowed. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
