// Seed: 1455841372
module module_0;
  assign id_1 = id_1 - 1;
endmodule
module module_1;
  wire id_2, id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_11;
  uwire id_12, id_13;
  assign id_13 = id_9 * id_4;
  module_0();
  always_comb id_2[1==1] = 1;
endmodule
