

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 00:22:05 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.174 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      166|      167| 1.025 us | 1.031 us |  162|  162| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      166|      166|         6|          1|          1|   162|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    142|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    466|    -|
|Memory           |        1|      -|       3|      8|    -|
|Multiplexer      |        -|      -|       -|    423|    -|
|Register         |        0|      -|     560|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     563|   1103|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_275_16_1_1_U237  |myproject_axi_mux_275_16_1_1  |        0|      0|  0|  233|    0|
    |myproject_axi_mux_63_16_1_1_U238   |myproject_axi_mux_63_16_1_1   |        0|      0|  0|  233|    0|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+
    |Total                              |                              |        0|      0|  0|  466|    0|
    +-----------------------------------+------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+-----------+
    |                  Instance                 |                Module                | Expression|
    +-------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_10s_16s_26_3_1_U239  |myproject_axi_mul_mul_10s_16s_26_3_1  |  i0 * i1  |
    +-------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx3_U  |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0_ouzec  |        0|  3|   8|    0|   162|    3|     1|          486|
    |w8_V_U     |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config8_mult_0_0_0_0_0_0_0_w8_V   |        1|  0|   0|    0|   162|   10|     1|         1620|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        1|  3|   8|    0|   324|   13|     2|         2106|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_890_p2       |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_662_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_656_p2       |     +    |      0|  0|  15|           1|           8|
    |ap_condition_201        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln135_fu_674_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln154_fu_668_p2    |   icmp   |      0|  0|  18|          32|           5|
    |select_ln154_fu_852_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 142|          92|          42|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |acc_0_V_022_reg_278                      |   9|          2|   16|         32|
    |acc_1_V_021_reg_292                      |   9|          2|   16|         32|
    |acc_2_V_020_reg_306                      |   9|          2|   16|         32|
    |acc_3_V_019_reg_320                      |   9|          2|   16|         32|
    |acc_4_V_018_reg_334                      |   9|          2|   16|         32|
    |acc_5_V_017_reg_348                      |   9|          2|   16|         32|
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_1_phi_fu_486_p12      |  15|          3|   16|         48|
    |ap_phi_mux_acc_1_V_1_phi_fu_462_p12      |  15|          3|   16|         48|
    |ap_phi_mux_acc_2_V_1_phi_fu_438_p12      |  15|          3|   16|         48|
    |ap_phi_mux_acc_3_V_1_phi_fu_414_p12      |  15|          3|   16|         48|
    |ap_phi_mux_acc_4_V_1_phi_fu_390_p12      |  15|          3|   16|         48|
    |ap_phi_mux_acc_5_V_1_phi_fu_366_p12      |  15|          3|   16|         48|
    |ap_phi_mux_in_index_0_i36_phi_fu_154_p6  |  15|          3|   32|         96|
    |ap_phi_mux_p_0_01_i_phi_fu_630_p12       |  15|          3|   16|         48|
    |ap_phi_mux_p_0_13_i_phi_fu_606_p12       |  15|          3|   16|         48|
    |ap_phi_mux_p_0_25_i_phi_fu_582_p12       |  15|          3|   16|         48|
    |ap_phi_mux_p_0_37_i_phi_fu_558_p12       |  15|          3|   16|         48|
    |ap_phi_mux_p_0_49_i_phi_fu_534_p12       |  15|          3|   16|         48|
    |ap_phi_mux_p_0_511_i_phi_fu_510_p12      |  15|          3|   16|         48|
    |ap_phi_mux_w_index35_phi_fu_169_p6       |  15|          3|    8|         24|
    |ap_return_0                              |   9|          2|   16|         32|
    |ap_return_1                              |   9|          2|   16|         32|
    |ap_return_2                              |   9|          2|   16|         32|
    |ap_return_3                              |   9|          2|   16|         32|
    |ap_return_4                              |   9|          2|   16|         32|
    |ap_return_5                              |   9|          2|   16|         32|
    |in_index_0_i36_reg_150                   |   9|          2|   32|         64|
    |res_0_V_write_assign34_reg_194           |   9|          2|   16|         32|
    |res_1_V_write_assign32_reg_208           |   9|          2|   16|         32|
    |res_2_V_write_assign30_reg_222           |   9|          2|   16|         32|
    |res_3_V_write_assign28_reg_236           |   9|          2|   16|         32|
    |res_4_V_write_assign26_reg_250           |   9|          2|   16|         32|
    |res_5_V_write_assign24_reg_264           |   9|          2|   16|         32|
    |w_index35_reg_165                        |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 423|         89|  563|       1359|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |acc_0_V_022_reg_278             |  16|   0|   16|          0|
    |acc_1_V_021_reg_292             |  16|   0|   16|          0|
    |acc_2_V_020_reg_306             |  16|   0|   16|          0|
    |acc_3_V_019_reg_320             |  16|   0|   16|          0|
    |acc_4_V_018_reg_334             |  16|   0|   16|          0|
    |acc_5_V_017_reg_348             |  16|   0|   16|          0|
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_return_0_preg                |  16|   0|   16|          0|
    |ap_return_1_preg                |  16|   0|   16|          0|
    |ap_return_2_preg                |  16|   0|   16|          0|
    |ap_return_3_preg                |  16|   0|   16|          0|
    |ap_return_4_preg                |  16|   0|   16|          0|
    |ap_return_5_preg                |  16|   0|   16|          0|
    |icmp_ln135_reg_979              |   1|   0|    1|          0|
    |icmp_ln154_reg_974              |   1|   0|    1|          0|
    |in_index_0_i36_reg_150          |  32|   0|   32|          0|
    |in_index_reg_969                |  32|   0|   32|          0|
    |out_index_reg_983               |   3|   0|    3|          0|
    |r_V_reg_1013                    |  26|   0|   26|          0|
    |res_0_V_write_assign34_reg_194  |  16|   0|   16|          0|
    |res_1_V_write_assign32_reg_208  |  16|   0|   16|          0|
    |res_2_V_write_assign30_reg_222  |  16|   0|   16|          0|
    |res_3_V_write_assign28_reg_236  |  16|   0|   16|          0|
    |res_4_V_write_assign26_reg_250  |  16|   0|   16|          0|
    |res_5_V_write_assign24_reg_264  |  16|   0|   16|          0|
    |tmp_reg_988                     |  16|   0|   16|          0|
    |w8_V_load_reg_993               |  10|   0|   10|          0|
    |w_index35_reg_165               |   8|   0|    8|          0|
    |w_index_reg_964                 |   8|   0|    8|          0|
    |icmp_ln135_reg_979              |  64|  32|    1|          0|
    |out_index_reg_983               |  64|  32|    3|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 560|  64|  436|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_0         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_1         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_2         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_3         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_4         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|ap_return_5         | out |   16| ap_ctrl_hs | dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 | return value |
|kernel_data_V_2_0   |  in |   16|   ap_none  |                              kernel_data_V_2_0                              |    pointer   |
|kernel_data_V_2_1   |  in |   16|   ap_none  |                              kernel_data_V_2_1                              |    pointer   |
|kernel_data_V_2_2   |  in |   16|   ap_none  |                              kernel_data_V_2_2                              |    pointer   |
|kernel_data_V_2_3   |  in |   16|   ap_none  |                              kernel_data_V_2_3                              |    pointer   |
|kernel_data_V_2_4   |  in |   16|   ap_none  |                              kernel_data_V_2_4                              |    pointer   |
|kernel_data_V_2_5   |  in |   16|   ap_none  |                              kernel_data_V_2_5                              |    pointer   |
|kernel_data_V_2_6   |  in |   16|   ap_none  |                              kernel_data_V_2_6                              |    pointer   |
|kernel_data_V_2_7   |  in |   16|   ap_none  |                              kernel_data_V_2_7                              |    pointer   |
|kernel_data_V_2_8   |  in |   16|   ap_none  |                              kernel_data_V_2_8                              |    pointer   |
|kernel_data_V_2_9   |  in |   16|   ap_none  |                              kernel_data_V_2_9                              |    pointer   |
|kernel_data_V_2_10  |  in |   16|   ap_none  |                              kernel_data_V_2_10                             |    pointer   |
|kernel_data_V_2_11  |  in |   16|   ap_none  |                              kernel_data_V_2_11                             |    pointer   |
|kernel_data_V_2_12  |  in |   16|   ap_none  |                              kernel_data_V_2_12                             |    pointer   |
|kernel_data_V_2_13  |  in |   16|   ap_none  |                              kernel_data_V_2_13                             |    pointer   |
|kernel_data_V_2_14  |  in |   16|   ap_none  |                              kernel_data_V_2_14                             |    pointer   |
|kernel_data_V_2_15  |  in |   16|   ap_none  |                              kernel_data_V_2_15                             |    pointer   |
|kernel_data_V_2_16  |  in |   16|   ap_none  |                              kernel_data_V_2_16                             |    pointer   |
|kernel_data_V_2_17  |  in |   16|   ap_none  |                              kernel_data_V_2_17                             |    pointer   |
|kernel_data_V_2_18  |  in |   16|   ap_none  |                              kernel_data_V_2_18                             |    pointer   |
|kernel_data_V_2_19  |  in |   16|   ap_none  |                              kernel_data_V_2_19                             |    pointer   |
|kernel_data_V_2_20  |  in |   16|   ap_none  |                              kernel_data_V_2_20                             |    pointer   |
|kernel_data_V_2_21  |  in |   16|   ap_none  |                              kernel_data_V_2_21                             |    pointer   |
|kernel_data_V_2_22  |  in |   16|   ap_none  |                              kernel_data_V_2_22                             |    pointer   |
|kernel_data_V_2_23  |  in |   16|   ap_none  |                              kernel_data_V_2_23                             |    pointer   |
|kernel_data_V_2_24  |  in |   16|   ap_none  |                              kernel_data_V_2_24                             |    pointer   |
|kernel_data_V_2_25  |  in |   16|   ap_none  |                              kernel_data_V_2_25                             |    pointer   |
|kernel_data_V_2_26  |  in |   16|   ap_none  |                              kernel_data_V_2_26                             |    pointer   |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str99)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 8 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%in_index_0_i36 = phi i32 [ 0, %hls_label_24_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 10 'phi' 'in_index_0_i36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%w_index35 = phi i8 [ 0, %hls_label_24_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]"   --->   Operation 11 'phi' 'w_index35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %w_index35 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 12 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%outidx3_addr = getelementptr [162 x i3]* @outidx3, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'getelementptr' 'outidx3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 162> <ROM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w8_V_addr = getelementptr [162 x i10]* @w8_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 15 'getelementptr' 'w8_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%w8_V_load = load i10* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index35" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 17 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i36, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 18 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 19 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %w_index35, -95" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 20 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 21 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 22 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 162> <ROM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i36 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_load = load i16* @kernel_data_V_2_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'load' 'kernel_data_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_load = load i16* @kernel_data_V_2_1, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_load = load i16* @kernel_data_V_2_2, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_2_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_2_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_2_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_2_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_2_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_2_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.20ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.27i16.i5(i16 %kernel_data_V_2_0_load, i16 %kernel_data_V_2_1_load, i16 %kernel_data_V_2_2_load, i16 %kernel_data_V_2_3_load, i16 %kernel_data_V_2_4_load, i16 %kernel_data_V_2_5_load, i16 %kernel_data_V_2_6_load, i16 %kernel_data_V_2_7_load, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_9_load, i16 %kernel_data_V_2_10_load, i16 %kernel_data_V_2_11_load, i16 %kernel_data_V_2_12_load, i16 %kernel_data_V_2_13_load, i16 %kernel_data_V_2_14_load, i16 %kernel_data_V_2_15_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_18_load, i16 %kernel_data_V_2_19_load, i16 %kernel_data_V_2_20_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_24_load, i16 %kernel_data_V_2_25_load, i16 %kernel_data_V_2_26_load, i5 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%w8_V_load = load i10* %w8_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'w8_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 53 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w8_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 57 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.17>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_24_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]"   --->   Operation 59 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%res_0_V_write_assign34 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'phi' 'res_0_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%res_1_V_write_assign32 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'phi' 'res_1_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%res_2_V_write_assign30 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'phi' 'res_2_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%res_3_V_write_assign28 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'phi' 'res_3_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%res_4_V_write_assign26 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_49_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'phi' 'res_4_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%res_5_V_write_assign24 = phi i16 [ 0, %hls_label_24_begin ], [ %p_0_511_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'phi' 'res_5_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%acc_0_V_022 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'phi' 'acc_0_V_022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%acc_1_V_021 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'phi' 'acc_1_V_021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%acc_2_V_020 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'phi' 'acc_2_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%acc_3_V_019 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'phi' 'acc_3_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%acc_4_V_018 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'phi' 'acc_4_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%acc_5_V_017 = phi i16 [ 0, %hls_label_24_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'phi' 'acc_5_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_24_end, label %ReuseLoop_begin"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([162 x i10]* @w8_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 73 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str99, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 74 'specregionend' 'empty_212' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 75 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_79_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 77 'specregionbegin' 'tmp_79_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.32ns)   --->   "%tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %acc_0_V_022, i16 %acc_1_V_021, i16 %acc_2_V_020, i16 %acc_3_V_019, i16 %acc_4_V_018, i16 %acc_5_V_017, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'mux' 'tmp_7' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.16> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_7, %trunc_ln1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.76ns)   --->   "switch i3 %out_index, label %branch5.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1.i
    i3 2, label %branch2.i
    i3 3, label %branch3.i
    i3 -4, label %branch4.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'switch' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 83 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_7 : Operation 86 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_7 : Operation 87 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'br' <Predicate = (out_index == 7) | (out_index == 6) | (out_index == 5)> <Delay = 1.76>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_5_V_1 = phi i16 [ %acc_0_V, %branch5.i ], [ %acc_5_V_017, %branch4.i ], [ %acc_5_V_017, %branch3.i ], [ %acc_5_V_017, %branch2.i ], [ %acc_5_V_017, %branch1.i ], [ %acc_5_V_017, %ReuseLoop_begin ]"   --->   Operation 88 'phi' 'acc_5_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%acc_4_V_1 = phi i16 [ %acc_4_V_018, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_018, %branch3.i ], [ %acc_4_V_018, %branch2.i ], [ %acc_4_V_018, %branch1.i ], [ %acc_4_V_018, %ReuseLoop_begin ]"   --->   Operation 89 'phi' 'acc_4_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_3_V_019, %branch5.i ], [ %acc_3_V_019, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_019, %branch2.i ], [ %acc_3_V_019, %branch1.i ], [ %acc_3_V_019, %ReuseLoop_begin ]"   --->   Operation 90 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_020, %branch5.i ], [ %acc_2_V_020, %branch4.i ], [ %acc_2_V_020, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_020, %branch1.i ], [ %acc_2_V_020, %ReuseLoop_begin ]"   --->   Operation 91 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_021, %branch5.i ], [ %acc_1_V_021, %branch4.i ], [ %acc_1_V_021, %branch3.i ], [ %acc_1_V_021, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_021, %ReuseLoop_begin ]"   --->   Operation 92 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_022, %branch5.i ], [ %acc_0_V_022, %branch4.i ], [ %acc_0_V_022, %branch3.i ], [ %acc_0_V_022, %branch2.i ], [ %acc_0_V_022, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 93 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_511_i = phi i16 [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign24, %branch4.i ], [ %res_5_V_write_assign24, %branch3.i ], [ %res_5_V_write_assign24, %branch2.i ], [ %res_5_V_write_assign24, %branch1.i ], [ %res_5_V_write_assign24, %ReuseLoop_begin ]"   --->   Operation 94 'phi' 'p_0_511_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_49_i = phi i16 [ %res_4_V_write_assign26, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign26, %branch3.i ], [ %res_4_V_write_assign26, %branch2.i ], [ %res_4_V_write_assign26, %branch1.i ], [ %res_4_V_write_assign26, %ReuseLoop_begin ]"   --->   Operation 95 'phi' 'p_0_49_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i16 [ %res_3_V_write_assign28, %branch5.i ], [ %res_3_V_write_assign28, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign28, %branch2.i ], [ %res_3_V_write_assign28, %branch1.i ], [ %res_3_V_write_assign28, %ReuseLoop_begin ]"   --->   Operation 96 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %res_2_V_write_assign30, %branch5.i ], [ %res_2_V_write_assign30, %branch4.i ], [ %res_2_V_write_assign30, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign30, %branch1.i ], [ %res_2_V_write_assign30, %ReuseLoop_begin ]"   --->   Operation 97 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign32, %branch5.i ], [ %res_1_V_write_assign32, %branch4.i ], [ %res_1_V_write_assign32, %branch3.i ], [ %res_1_V_write_assign32, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign32, %ReuseLoop_begin ]"   --->   Operation 98 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign34, %branch5.i ], [ %res_0_V_write_assign34, %branch4.i ], [ %res_0_V_write_assign34, %branch3.i ], [ %res_0_V_write_assign34, %branch2.i ], [ %res_0_V_write_assign34, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 99 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_79_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 100 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162)"   --->   Operation 101 'speclooptripcount' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8_mult>.0.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 103 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 104 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 105 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 106 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_3_i, i16 %p_0_49_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 107 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_4_i, i16 %p_0_511_i, 5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 108 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16 } %mrv_5_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 109 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w8_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 00111111]
br_ln135                (br               ) [ 01111111]
in_index_0_i36          (phi              ) [ 00110000]
w_index35               (phi              ) [ 00100000]
zext_ln139              (zext             ) [ 00000000]
outidx3_addr            (getelementptr    ) [ 00110000]
w8_V_addr               (getelementptr    ) [ 00110000]
w_index                 (add              ) [ 01111111]
in_index                (add              ) [ 00110000]
icmp_ln154              (icmp             ) [ 00110000]
icmp_ln135              (icmp             ) [ 00111111]
br_ln0                  (br               ) [ 01111111]
out_index               (load             ) [ 00101111]
trunc_ln145             (trunc            ) [ 00000000]
kernel_data_V_2_0_load  (load             ) [ 00000000]
kernel_data_V_2_1_load  (load             ) [ 00000000]
kernel_data_V_2_2_load  (load             ) [ 00000000]
kernel_data_V_2_3_load  (load             ) [ 00000000]
kernel_data_V_2_4_load  (load             ) [ 00000000]
kernel_data_V_2_5_load  (load             ) [ 00000000]
kernel_data_V_2_6_load  (load             ) [ 00000000]
kernel_data_V_2_7_load  (load             ) [ 00000000]
kernel_data_V_2_8_load  (load             ) [ 00000000]
kernel_data_V_2_9_load  (load             ) [ 00000000]
kernel_data_V_2_10_load (load             ) [ 00000000]
kernel_data_V_2_11_load (load             ) [ 00000000]
kernel_data_V_2_12_load (load             ) [ 00000000]
kernel_data_V_2_13_load (load             ) [ 00000000]
kernel_data_V_2_14_load (load             ) [ 00000000]
kernel_data_V_2_15_load (load             ) [ 00000000]
kernel_data_V_2_16_load (load             ) [ 00000000]
kernel_data_V_2_17_load (load             ) [ 00000000]
kernel_data_V_2_18_load (load             ) [ 00000000]
kernel_data_V_2_19_load (load             ) [ 00000000]
kernel_data_V_2_20_load (load             ) [ 00000000]
kernel_data_V_2_21_load (load             ) [ 00000000]
kernel_data_V_2_22_load (load             ) [ 00000000]
kernel_data_V_2_23_load (load             ) [ 00000000]
kernel_data_V_2_24_load (load             ) [ 00000000]
kernel_data_V_2_25_load (load             ) [ 00000000]
kernel_data_V_2_26_load (load             ) [ 00000000]
tmp                     (mux              ) [ 00101000]
w8_V_load               (load             ) [ 00101000]
select_ln154            (select           ) [ 01101111]
sext_ln1116             (sext             ) [ 00100110]
sext_ln1118             (sext             ) [ 00100110]
r_V                     (mul              ) [ 00100001]
do_init                 (phi              ) [ 00111111]
res_0_V_write_assign34  (phi              ) [ 00111111]
res_1_V_write_assign32  (phi              ) [ 00111111]
res_2_V_write_assign30  (phi              ) [ 00111111]
res_3_V_write_assign28  (phi              ) [ 00111111]
res_4_V_write_assign26  (phi              ) [ 00111111]
res_5_V_write_assign24  (phi              ) [ 00111111]
acc_0_V_022             (phi              ) [ 00111111]
acc_1_V_021             (phi              ) [ 00111111]
acc_2_V_020             (phi              ) [ 00111111]
acc_3_V_019             (phi              ) [ 00111111]
acc_4_V_018             (phi              ) [ 00111111]
acc_5_V_017             (phi              ) [ 00111111]
br_ln0                  (br               ) [ 00000000]
specmemcore_ln107       (specmemcore      ) [ 00000000]
empty_212               (specregionend    ) [ 00000000]
br_ln135                (br               ) [ 00000000]
specloopname_ln135      (specloopname     ) [ 00000000]
tmp_79_i                (specregionbegin  ) [ 00000000]
specpipeline_ln136      (specpipeline     ) [ 00000000]
trunc_ln1               (partselect       ) [ 00000000]
tmp_7                   (mux              ) [ 00000000]
acc_0_V                 (add              ) [ 00000000]
switch_ln145            (switch           ) [ 00000000]
br_ln145                (br               ) [ 00000000]
br_ln145                (br               ) [ 00000000]
br_ln145                (br               ) [ 00000000]
br_ln145                (br               ) [ 00000000]
br_ln145                (br               ) [ 00000000]
acc_5_V_1               (phi              ) [ 01111111]
acc_4_V_1               (phi              ) [ 01111111]
acc_3_V_1               (phi              ) [ 01111111]
acc_2_V_1               (phi              ) [ 01111111]
acc_1_V_1               (phi              ) [ 01111111]
acc_0_V_1               (phi              ) [ 01111111]
p_0_511_i               (phi              ) [ 01111111]
p_0_49_i                (phi              ) [ 01111111]
p_0_37_i                (phi              ) [ 01111111]
p_0_25_i                (phi              ) [ 01111111]
p_0_13_i                (phi              ) [ 01111111]
p_0_01_i                (phi              ) [ 01111111]
empty                   (specregionend    ) [ 00000000]
empty_211               (speclooptripcount) [ 00000000]
br_ln135                (br               ) [ 01111111]
mrv_i                   (insertvalue      ) [ 00000000]
mrv_1_i                 (insertvalue      ) [ 00000000]
mrv_2_i                 (insertvalue      ) [ 00000000]
mrv_3_i                 (insertvalue      ) [ 00000000]
mrv_4_i                 (insertvalue      ) [ 00000000]
mrv_5_i                 (insertvalue      ) [ 00000000]
return_ln166            (return           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_2_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w8_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.27i16.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i16.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="outidx3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx3_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="w8_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w8_V_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w8_V_load/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="in_index_0_i36_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i36 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="in_index_0_i36_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i36/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="w_index35_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index35 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="w_index35_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index35/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="do_init_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="5"/>
<pin id="181" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="do_init_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="6"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="4" bw="1" slack="5"/>
<pin id="189" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/7 "/>
</bind>
</comp>

<comp id="194" class="1005" name="res_0_V_write_assign34_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="5"/>
<pin id="196" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign34 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="res_0_V_write_assign34_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="6"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="5"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign34/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="res_1_V_write_assign32_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="5"/>
<pin id="210" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign32 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_1_V_write_assign32_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="6"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="1" slack="5"/>
<pin id="218" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign32/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="res_2_V_write_assign30_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="5"/>
<pin id="224" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign30 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="res_2_V_write_assign30_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="6"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="5"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign30/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="res_3_V_write_assign28_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="5"/>
<pin id="238" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign28 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="res_3_V_write_assign28_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="6"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="5"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign28/7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="res_4_V_write_assign26_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="5"/>
<pin id="252" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_4_V_write_assign26 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="res_4_V_write_assign26_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="6"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="5"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_4_V_write_assign26/7 "/>
</bind>
</comp>

<comp id="264" class="1005" name="res_5_V_write_assign24_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="5"/>
<pin id="266" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="res_5_V_write_assign24 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="res_5_V_write_assign24_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="6"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="1" slack="5"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_5_V_write_assign24/7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="acc_0_V_022_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="5"/>
<pin id="280" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_0_V_022 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="acc_0_V_022_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="6"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="5"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_022/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="acc_1_V_021_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="5"/>
<pin id="294" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_1_V_021 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="acc_1_V_021_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="6"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="16" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="1" slack="5"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_021/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="acc_2_V_020_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="5"/>
<pin id="308" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_2_V_020 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="acc_2_V_020_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="6"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="1" slack="5"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_020/7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="acc_3_V_019_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="5"/>
<pin id="322" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_3_V_019 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="acc_3_V_019_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="6"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="1" slack="5"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_019/7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="acc_4_V_018_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="5"/>
<pin id="336" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_4_V_018 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="acc_4_V_018_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="6"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="16" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="1" slack="5"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4_V_018/7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="acc_5_V_017_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="5"/>
<pin id="350" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="acc_5_V_017 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="acc_5_V_017_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="6"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="1" slack="5"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_5_V_017/7 "/>
</bind>
</comp>

<comp id="362" class="1005" name="acc_5_V_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_5_V_1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="acc_5_V_1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="16" slack="0"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="16" slack="0"/>
<pin id="374" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="8" bw="16" slack="0"/>
<pin id="376" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="10" bw="16" slack="0"/>
<pin id="378" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_5_V_1/7 "/>
</bind>
</comp>

<comp id="386" class="1005" name="acc_4_V_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_4_V_1 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="acc_4_V_1_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="16" slack="0"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="4" bw="16" slack="0"/>
<pin id="396" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="6" bw="16" slack="0"/>
<pin id="398" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="8" bw="16" slack="0"/>
<pin id="400" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="10" bw="16" slack="0"/>
<pin id="402" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4_V_1/7 "/>
</bind>
</comp>

<comp id="410" class="1005" name="acc_3_V_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="acc_3_V_1_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="16" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="16" slack="0"/>
<pin id="420" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="16" slack="0"/>
<pin id="422" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="8" bw="16" slack="0"/>
<pin id="424" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="10" bw="16" slack="0"/>
<pin id="426" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="acc_2_V_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="acc_2_V_1_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="4" bw="16" slack="0"/>
<pin id="444" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="6" bw="16" slack="0"/>
<pin id="446" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="8" bw="16" slack="0"/>
<pin id="448" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="10" bw="16" slack="0"/>
<pin id="450" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/7 "/>
</bind>
</comp>

<comp id="458" class="1005" name="acc_1_V_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="acc_1_V_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="16" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="16" slack="0"/>
<pin id="468" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="16" slack="0"/>
<pin id="470" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="8" bw="16" slack="0"/>
<pin id="472" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="10" bw="16" slack="0"/>
<pin id="474" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/7 "/>
</bind>
</comp>

<comp id="482" class="1005" name="acc_0_V_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="acc_0_V_1_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="16" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="16" slack="0"/>
<pin id="492" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="16" slack="0"/>
<pin id="494" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="8" bw="16" slack="0"/>
<pin id="496" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="10" bw="16" slack="0"/>
<pin id="498" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/7 "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_0_511_i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_511_i (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_0_511_i_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="16" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="4" bw="16" slack="0"/>
<pin id="516" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="6" bw="16" slack="0"/>
<pin id="518" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="8" bw="16" slack="0"/>
<pin id="520" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="10" bw="16" slack="0"/>
<pin id="522" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_511_i/7 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_0_49_i_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_49_i (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_0_49_i_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="16" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="16" slack="0"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="16" slack="0"/>
<pin id="542" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="16" slack="0"/>
<pin id="544" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="16" slack="0"/>
<pin id="546" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_49_i/7 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_0_37_i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_37_i (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_0_37_i_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="4" bw="16" slack="0"/>
<pin id="564" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="6" bw="16" slack="0"/>
<pin id="566" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="8" bw="16" slack="0"/>
<pin id="568" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="10" bw="16" slack="0"/>
<pin id="570" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_37_i/7 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_0_25_i_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_0_25_i_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="16" slack="0"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="4" bw="16" slack="0"/>
<pin id="588" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="6" bw="16" slack="0"/>
<pin id="590" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="8" bw="16" slack="0"/>
<pin id="592" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="10" bw="16" slack="0"/>
<pin id="594" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/7 "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_0_13_i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_0_13_i_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="16" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="4" bw="16" slack="0"/>
<pin id="612" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="6" bw="16" slack="0"/>
<pin id="614" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="8" bw="16" slack="0"/>
<pin id="616" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="10" bw="16" slack="0"/>
<pin id="618" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_0_01_i_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_0_01_i_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="16" slack="0"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="4" bw="16" slack="0"/>
<pin id="636" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="6" bw="16" slack="0"/>
<pin id="638" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="8" bw="16" slack="0"/>
<pin id="640" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="10" bw="16" slack="0"/>
<pin id="642" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln139_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="w_index_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="in_index_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln154_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln135_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln145_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="kernel_data_V_2_0_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_0_load/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="kernel_data_V_2_1_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_1_load/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="kernel_data_V_2_2_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_2_load/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="kernel_data_V_2_3_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="kernel_data_V_2_4_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="kernel_data_V_2_5_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="kernel_data_V_2_6_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="kernel_data_V_2_7_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="kernel_data_V_2_8_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="kernel_data_V_2_9_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_9_load/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="kernel_data_V_2_10_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_10_load/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="kernel_data_V_2_11_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_11_load/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="kernel_data_V_2_12_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="kernel_data_V_2_13_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="kernel_data_V_2_14_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="kernel_data_V_2_15_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="kernel_data_V_2_16_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="kernel_data_V_2_17_load_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="kernel_data_V_2_18_load_load_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_18_load/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="kernel_data_V_2_19_load_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_19_load/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="kernel_data_V_2_20_load_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_20_load/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="kernel_data_V_2_21_load_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="kernel_data_V_2_22_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="kernel_data_V_2_23_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="kernel_data_V_2_24_load_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="kernel_data_V_2_25_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="kernel_data_V_2_26_load_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="16" slack="0"/>
<pin id="795" dir="0" index="2" bw="16" slack="0"/>
<pin id="796" dir="0" index="3" bw="16" slack="0"/>
<pin id="797" dir="0" index="4" bw="16" slack="0"/>
<pin id="798" dir="0" index="5" bw="16" slack="0"/>
<pin id="799" dir="0" index="6" bw="16" slack="0"/>
<pin id="800" dir="0" index="7" bw="16" slack="0"/>
<pin id="801" dir="0" index="8" bw="16" slack="0"/>
<pin id="802" dir="0" index="9" bw="16" slack="0"/>
<pin id="803" dir="0" index="10" bw="16" slack="0"/>
<pin id="804" dir="0" index="11" bw="16" slack="0"/>
<pin id="805" dir="0" index="12" bw="16" slack="0"/>
<pin id="806" dir="0" index="13" bw="16" slack="0"/>
<pin id="807" dir="0" index="14" bw="16" slack="0"/>
<pin id="808" dir="0" index="15" bw="16" slack="0"/>
<pin id="809" dir="0" index="16" bw="16" slack="0"/>
<pin id="810" dir="0" index="17" bw="16" slack="0"/>
<pin id="811" dir="0" index="18" bw="16" slack="0"/>
<pin id="812" dir="0" index="19" bw="16" slack="0"/>
<pin id="813" dir="0" index="20" bw="16" slack="0"/>
<pin id="814" dir="0" index="21" bw="16" slack="0"/>
<pin id="815" dir="0" index="22" bw="16" slack="0"/>
<pin id="816" dir="0" index="23" bw="16" slack="0"/>
<pin id="817" dir="0" index="24" bw="16" slack="0"/>
<pin id="818" dir="0" index="25" bw="16" slack="0"/>
<pin id="819" dir="0" index="26" bw="16" slack="0"/>
<pin id="820" dir="0" index="27" bw="16" slack="0"/>
<pin id="821" dir="0" index="28" bw="5" slack="0"/>
<pin id="822" dir="1" index="29" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="select_ln154_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="0" index="2" bw="32" slack="1"/>
<pin id="856" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sext_ln1116_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln1118_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="1"/>
<pin id="863" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="0"/>
<pin id="866" dir="0" index="1" bw="26" slack="1"/>
<pin id="867" dir="0" index="2" bw="5" slack="0"/>
<pin id="868" dir="0" index="3" bw="6" slack="0"/>
<pin id="869" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_7_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="0"/>
<pin id="875" dir="0" index="1" bw="16" slack="0"/>
<pin id="876" dir="0" index="2" bw="16" slack="0"/>
<pin id="877" dir="0" index="3" bw="16" slack="0"/>
<pin id="878" dir="0" index="4" bw="16" slack="0"/>
<pin id="879" dir="0" index="5" bw="16" slack="0"/>
<pin id="880" dir="0" index="6" bw="16" slack="0"/>
<pin id="881" dir="0" index="7" bw="3" slack="4"/>
<pin id="882" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="acc_0_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="0" index="1" bw="16" slack="0"/>
<pin id="893" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="mrv_i_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="96" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="mrv_1_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="96" slack="0"/>
<pin id="916" dir="0" index="1" bw="16" slack="0"/>
<pin id="917" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="mrv_2_i_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="96" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="0"/>
<pin id="923" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="mrv_3_i_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="96" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="mrv_4_i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="96" slack="0"/>
<pin id="934" dir="0" index="1" bw="16" slack="0"/>
<pin id="935" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="mrv_5_i_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="96" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="return_ln166_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="96" slack="0"/>
<pin id="946" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/7 "/>
</bind>
</comp>

<comp id="948" class="1007" name="grp_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="10" slack="0"/>
<pin id="950" dir="0" index="1" bw="16" slack="0"/>
<pin id="951" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="954" class="1005" name="outidx3_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx3_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="w8_V_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w8_V_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="w_index_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="969" class="1005" name="in_index_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="974" class="1005" name="icmp_ln154_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="979" class="1005" name="icmp_ln135_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="983" class="1005" name="out_index_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="4"/>
<pin id="985" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="993" class="1005" name="w8_V_load_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="1"/>
<pin id="995" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w8_V_load "/>
</bind>
</comp>

<comp id="998" class="1005" name="select_ln154_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="sext_ln1116_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="26" slack="1"/>
<pin id="1005" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="sext_ln1118_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="26" slack="1"/>
<pin id="1010" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="r_V_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="26" slack="1"/>
<pin id="1015" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="164"><net_src comp="154" pin="6"/><net_sink comp="150" pin=0"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="211"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="267"><net_src comp="82" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="281"><net_src comp="82" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="295"><net_src comp="82" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="320" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="380"><net_src comp="352" pin="6"/><net_sink comp="366" pin=2"/></net>

<net id="381"><net_src comp="352" pin="6"/><net_sink comp="366" pin=4"/></net>

<net id="382"><net_src comp="352" pin="6"/><net_sink comp="366" pin=6"/></net>

<net id="383"><net_src comp="352" pin="6"/><net_sink comp="366" pin=8"/></net>

<net id="384"><net_src comp="352" pin="6"/><net_sink comp="366" pin=10"/></net>

<net id="385"><net_src comp="366" pin="12"/><net_sink comp="362" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="404"><net_src comp="338" pin="6"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="338" pin="6"/><net_sink comp="390" pin=4"/></net>

<net id="406"><net_src comp="338" pin="6"/><net_sink comp="390" pin=6"/></net>

<net id="407"><net_src comp="338" pin="6"/><net_sink comp="390" pin=8"/></net>

<net id="408"><net_src comp="338" pin="6"/><net_sink comp="390" pin=10"/></net>

<net id="409"><net_src comp="390" pin="12"/><net_sink comp="386" pin=0"/></net>

<net id="413"><net_src comp="410" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="428"><net_src comp="324" pin="6"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="324" pin="6"/><net_sink comp="414" pin=2"/></net>

<net id="430"><net_src comp="324" pin="6"/><net_sink comp="414" pin=6"/></net>

<net id="431"><net_src comp="324" pin="6"/><net_sink comp="414" pin=8"/></net>

<net id="432"><net_src comp="324" pin="6"/><net_sink comp="414" pin=10"/></net>

<net id="433"><net_src comp="414" pin="12"/><net_sink comp="410" pin=0"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="452"><net_src comp="310" pin="6"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="310" pin="6"/><net_sink comp="438" pin=2"/></net>

<net id="454"><net_src comp="310" pin="6"/><net_sink comp="438" pin=4"/></net>

<net id="455"><net_src comp="310" pin="6"/><net_sink comp="438" pin=8"/></net>

<net id="456"><net_src comp="310" pin="6"/><net_sink comp="438" pin=10"/></net>

<net id="457"><net_src comp="438" pin="12"/><net_sink comp="434" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="476"><net_src comp="296" pin="6"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="296" pin="6"/><net_sink comp="462" pin=2"/></net>

<net id="478"><net_src comp="296" pin="6"/><net_sink comp="462" pin=4"/></net>

<net id="479"><net_src comp="296" pin="6"/><net_sink comp="462" pin=6"/></net>

<net id="480"><net_src comp="296" pin="6"/><net_sink comp="462" pin=10"/></net>

<net id="481"><net_src comp="462" pin="12"/><net_sink comp="458" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="500"><net_src comp="282" pin="6"/><net_sink comp="486" pin=0"/></net>

<net id="501"><net_src comp="282" pin="6"/><net_sink comp="486" pin=2"/></net>

<net id="502"><net_src comp="282" pin="6"/><net_sink comp="486" pin=4"/></net>

<net id="503"><net_src comp="282" pin="6"/><net_sink comp="486" pin=6"/></net>

<net id="504"><net_src comp="282" pin="6"/><net_sink comp="486" pin=8"/></net>

<net id="505"><net_src comp="486" pin="12"/><net_sink comp="482" pin=0"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="524"><net_src comp="268" pin="6"/><net_sink comp="510" pin=2"/></net>

<net id="525"><net_src comp="268" pin="6"/><net_sink comp="510" pin=4"/></net>

<net id="526"><net_src comp="268" pin="6"/><net_sink comp="510" pin=6"/></net>

<net id="527"><net_src comp="268" pin="6"/><net_sink comp="510" pin=8"/></net>

<net id="528"><net_src comp="268" pin="6"/><net_sink comp="510" pin=10"/></net>

<net id="529"><net_src comp="510" pin="12"/><net_sink comp="506" pin=0"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="548"><net_src comp="254" pin="6"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="254" pin="6"/><net_sink comp="534" pin=4"/></net>

<net id="550"><net_src comp="254" pin="6"/><net_sink comp="534" pin=6"/></net>

<net id="551"><net_src comp="254" pin="6"/><net_sink comp="534" pin=8"/></net>

<net id="552"><net_src comp="254" pin="6"/><net_sink comp="534" pin=10"/></net>

<net id="553"><net_src comp="534" pin="12"/><net_sink comp="530" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="572"><net_src comp="240" pin="6"/><net_sink comp="558" pin=0"/></net>

<net id="573"><net_src comp="240" pin="6"/><net_sink comp="558" pin=2"/></net>

<net id="574"><net_src comp="240" pin="6"/><net_sink comp="558" pin=6"/></net>

<net id="575"><net_src comp="240" pin="6"/><net_sink comp="558" pin=8"/></net>

<net id="576"><net_src comp="240" pin="6"/><net_sink comp="558" pin=10"/></net>

<net id="577"><net_src comp="558" pin="12"/><net_sink comp="554" pin=0"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="596"><net_src comp="226" pin="6"/><net_sink comp="582" pin=0"/></net>

<net id="597"><net_src comp="226" pin="6"/><net_sink comp="582" pin=2"/></net>

<net id="598"><net_src comp="226" pin="6"/><net_sink comp="582" pin=4"/></net>

<net id="599"><net_src comp="226" pin="6"/><net_sink comp="582" pin=8"/></net>

<net id="600"><net_src comp="226" pin="6"/><net_sink comp="582" pin=10"/></net>

<net id="601"><net_src comp="582" pin="12"/><net_sink comp="578" pin=0"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="620"><net_src comp="212" pin="6"/><net_sink comp="606" pin=0"/></net>

<net id="621"><net_src comp="212" pin="6"/><net_sink comp="606" pin=2"/></net>

<net id="622"><net_src comp="212" pin="6"/><net_sink comp="606" pin=4"/></net>

<net id="623"><net_src comp="212" pin="6"/><net_sink comp="606" pin=6"/></net>

<net id="624"><net_src comp="212" pin="6"/><net_sink comp="606" pin=10"/></net>

<net id="625"><net_src comp="606" pin="12"/><net_sink comp="602" pin=0"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="644"><net_src comp="198" pin="6"/><net_sink comp="630" pin=0"/></net>

<net id="645"><net_src comp="198" pin="6"/><net_sink comp="630" pin=2"/></net>

<net id="646"><net_src comp="198" pin="6"/><net_sink comp="630" pin=4"/></net>

<net id="647"><net_src comp="198" pin="6"/><net_sink comp="630" pin=6"/></net>

<net id="648"><net_src comp="198" pin="6"/><net_sink comp="630" pin=8"/></net>

<net id="649"><net_src comp="630" pin="12"/><net_sink comp="626" pin=0"/></net>

<net id="653"><net_src comp="169" pin="6"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="169" pin="6"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="154" pin="6"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="70" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="72" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="169" pin="6"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="150" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="2" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="4" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="6" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="8" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="10" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="12" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="14" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="16" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="18" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="20" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="22" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="24" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="28" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="30" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="32" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="34" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="36" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="38" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="40" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="42" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="44" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="46" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="48" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="50" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="52" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="54" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="823"><net_src comp="76" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="824"><net_src comp="684" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="825"><net_src comp="688" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="826"><net_src comp="692" pin="1"/><net_sink comp="792" pin=3"/></net>

<net id="827"><net_src comp="696" pin="1"/><net_sink comp="792" pin=4"/></net>

<net id="828"><net_src comp="700" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="829"><net_src comp="704" pin="1"/><net_sink comp="792" pin=6"/></net>

<net id="830"><net_src comp="708" pin="1"/><net_sink comp="792" pin=7"/></net>

<net id="831"><net_src comp="712" pin="1"/><net_sink comp="792" pin=8"/></net>

<net id="832"><net_src comp="716" pin="1"/><net_sink comp="792" pin=9"/></net>

<net id="833"><net_src comp="720" pin="1"/><net_sink comp="792" pin=10"/></net>

<net id="834"><net_src comp="724" pin="1"/><net_sink comp="792" pin=11"/></net>

<net id="835"><net_src comp="728" pin="1"/><net_sink comp="792" pin=12"/></net>

<net id="836"><net_src comp="732" pin="1"/><net_sink comp="792" pin=13"/></net>

<net id="837"><net_src comp="736" pin="1"/><net_sink comp="792" pin=14"/></net>

<net id="838"><net_src comp="740" pin="1"/><net_sink comp="792" pin=15"/></net>

<net id="839"><net_src comp="744" pin="1"/><net_sink comp="792" pin=16"/></net>

<net id="840"><net_src comp="748" pin="1"/><net_sink comp="792" pin=17"/></net>

<net id="841"><net_src comp="752" pin="1"/><net_sink comp="792" pin=18"/></net>

<net id="842"><net_src comp="756" pin="1"/><net_sink comp="792" pin=19"/></net>

<net id="843"><net_src comp="760" pin="1"/><net_sink comp="792" pin=20"/></net>

<net id="844"><net_src comp="764" pin="1"/><net_sink comp="792" pin=21"/></net>

<net id="845"><net_src comp="768" pin="1"/><net_sink comp="792" pin=22"/></net>

<net id="846"><net_src comp="772" pin="1"/><net_sink comp="792" pin=23"/></net>

<net id="847"><net_src comp="776" pin="1"/><net_sink comp="792" pin=24"/></net>

<net id="848"><net_src comp="780" pin="1"/><net_sink comp="792" pin=25"/></net>

<net id="849"><net_src comp="784" pin="1"/><net_sink comp="792" pin=26"/></net>

<net id="850"><net_src comp="788" pin="1"/><net_sink comp="792" pin=27"/></net>

<net id="851"><net_src comp="680" pin="1"/><net_sink comp="792" pin=28"/></net>

<net id="857"><net_src comp="62" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="870"><net_src comp="100" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="102" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="872"><net_src comp="104" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="883"><net_src comp="106" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="884"><net_src comp="282" pin="6"/><net_sink comp="873" pin=1"/></net>

<net id="885"><net_src comp="296" pin="6"/><net_sink comp="873" pin=2"/></net>

<net id="886"><net_src comp="310" pin="6"/><net_sink comp="873" pin=3"/></net>

<net id="887"><net_src comp="324" pin="6"/><net_sink comp="873" pin=4"/></net>

<net id="888"><net_src comp="338" pin="6"/><net_sink comp="873" pin=5"/></net>

<net id="889"><net_src comp="352" pin="6"/><net_sink comp="873" pin=6"/></net>

<net id="894"><net_src comp="873" pin="8"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="864" pin="4"/><net_sink comp="890" pin=1"/></net>

<net id="896"><net_src comp="890" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="897"><net_src comp="890" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="898"><net_src comp="890" pin="2"/><net_sink comp="414" pin=4"/></net>

<net id="899"><net_src comp="890" pin="2"/><net_sink comp="438" pin=6"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="462" pin=8"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="486" pin=10"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="903"><net_src comp="890" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="904"><net_src comp="890" pin="2"/><net_sink comp="558" pin=4"/></net>

<net id="905"><net_src comp="890" pin="2"/><net_sink comp="582" pin=6"/></net>

<net id="906"><net_src comp="890" pin="2"/><net_sink comp="606" pin=8"/></net>

<net id="907"><net_src comp="890" pin="2"/><net_sink comp="630" pin=10"/></net>

<net id="912"><net_src comp="122" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="630" pin="12"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="606" pin="12"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="582" pin="12"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="558" pin="12"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="534" pin="12"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="510" pin="12"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="861" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="858" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="124" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="962"><net_src comp="137" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="967"><net_src comp="656" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="972"><net_src comp="662" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="977"><net_src comp="668" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="982"><net_src comp="674" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="131" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="873" pin=7"/></net>

<net id="991"><net_src comp="792" pin="29"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="996"><net_src comp="144" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1001"><net_src comp="852" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1006"><net_src comp="858" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1011"><net_src comp="861" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1016"><net_src comp="948" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="864" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx3 | {}
	Port: kernel_data_V_2_0 | {}
	Port: kernel_data_V_2_1 | {}
	Port: kernel_data_V_2_2 | {}
	Port: kernel_data_V_2_3 | {}
	Port: kernel_data_V_2_4 | {}
	Port: kernel_data_V_2_5 | {}
	Port: kernel_data_V_2_6 | {}
	Port: kernel_data_V_2_7 | {}
	Port: kernel_data_V_2_8 | {}
	Port: kernel_data_V_2_9 | {}
	Port: kernel_data_V_2_10 | {}
	Port: kernel_data_V_2_11 | {}
	Port: kernel_data_V_2_12 | {}
	Port: kernel_data_V_2_13 | {}
	Port: kernel_data_V_2_14 | {}
	Port: kernel_data_V_2_15 | {}
	Port: kernel_data_V_2_16 | {}
	Port: kernel_data_V_2_17 | {}
	Port: kernel_data_V_2_18 | {}
	Port: kernel_data_V_2_19 | {}
	Port: kernel_data_V_2_20 | {}
	Port: kernel_data_V_2_21 | {}
	Port: kernel_data_V_2_22 | {}
	Port: kernel_data_V_2_23 | {}
	Port: kernel_data_V_2_24 | {}
	Port: kernel_data_V_2_25 | {}
	Port: kernel_data_V_2_26 | {}
	Port: w8_V | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : outidx3 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_1 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_2 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_3 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_4 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_5 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_6 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_7 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : kernel_data_V_2_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config8_mult>.0.0.0.0.0.0.0 : w8_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx3_addr : 2
		out_index : 3
		w8_V_addr : 2
		w8_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		tmp : 1
	State 4
		r_V : 1
	State 5
	State 6
	State 7
		br_ln0 : 1
		tmp_7 : 1
		acc_0_V : 2
		acc_5_V_1 : 3
		acc_4_V_1 : 3
		acc_3_V_1 : 3
		acc_2_V_1 : 3
		acc_1_V_1 : 3
		acc_0_V_1 : 3
		p_0_511_i : 3
		p_0_49_i : 3
		p_0_37_i : 3
		p_0_25_i : 3
		p_0_13_i : 3
		p_0_01_i : 3
		empty : 1
		mrv_i : 4
		mrv_1_i : 5
		mrv_2_i : 6
		mrv_3_i : 7
		mrv_4_i : 8
		mrv_5_i : 9
		return_ln166 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_792     |    0    |    0    |   233   |
|          |     tmp_7_fu_873    |    0    |    0    |   233   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_656   |    0    |    0    |    15   |
|    add   |   in_index_fu_662   |    0    |    0    |    39   |
|          |    acc_0_V_fu_890   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_852 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_668  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_674  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_948     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_650  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_680 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_858 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_861 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_864  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_908    |    0    |    0    |    0    |
|          |    mrv_1_i_fu_914   |    0    |    0    |    0    |
|insertvalue|    mrv_2_i_fu_920   |    0    |    0    |    0    |
|          |    mrv_3_i_fu_926   |    0    |    0    |    0    |
|          |    mrv_4_i_fu_932   |    0    |    0    |    0    |
|          |    mrv_5_i_fu_938   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_944 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   604   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      acc_0_V_022_reg_278     |   16   |
|       acc_0_V_1_reg_482      |   16   |
|      acc_1_V_021_reg_292     |   16   |
|       acc_1_V_1_reg_458      |   16   |
|      acc_2_V_020_reg_306     |   16   |
|       acc_2_V_1_reg_434      |   16   |
|      acc_3_V_019_reg_320     |   16   |
|       acc_3_V_1_reg_410      |   16   |
|      acc_4_V_018_reg_334     |   16   |
|       acc_4_V_1_reg_386      |   16   |
|      acc_5_V_017_reg_348     |   16   |
|       acc_5_V_1_reg_362      |   16   |
|        do_init_reg_179       |    1   |
|      icmp_ln135_reg_979      |    1   |
|      icmp_ln154_reg_974      |    1   |
|    in_index_0_i36_reg_150    |   32   |
|       in_index_reg_969       |   32   |
|       out_index_reg_983      |    3   |
|     outidx3_addr_reg_954     |    8   |
|       p_0_01_i_reg_626       |   16   |
|       p_0_13_i_reg_602       |   16   |
|       p_0_25_i_reg_578       |   16   |
|       p_0_37_i_reg_554       |   16   |
|       p_0_49_i_reg_530       |   16   |
|       p_0_511_i_reg_506      |   16   |
|         r_V_reg_1013         |   26   |
|res_0_V_write_assign34_reg_194|   16   |
|res_1_V_write_assign32_reg_208|   16   |
|res_2_V_write_assign30_reg_222|   16   |
|res_3_V_write_assign28_reg_236|   16   |
|res_4_V_write_assign26_reg_250|   16   |
|res_5_V_write_assign24_reg_264|   16   |
|     select_ln154_reg_998     |   32   |
|     sext_ln1116_reg_1003     |   26   |
|     sext_ln1118_reg_1008     |   26   |
|          tmp_reg_988         |   16   |
|       w8_V_addr_reg_959      |    8   |
|       w8_V_load_reg_993      |   10   |
|       w_index35_reg_165      |    8   |
|        w_index_reg_964       |    8   |
+------------------------------+--------+
|             Total            |   622  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_131   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_144   |  p0  |   2  |   8  |   16   ||    9    |
| in_index_0_i36_reg_150 |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_948       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_948       |  p1  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   148  ||  8.845  ||    45   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   604  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   622  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   622  |   649  |
+-----------+--------+--------+--------+--------+
