

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Tue Nov 25 22:47:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        run_single_head
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.820 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 2 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:16]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i77 %ctx"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i77 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %head_idx"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %head_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 10 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_read = read i77 @_ssdm_op_Read.ap_auto.i77P0A, i77 %ctx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:23]   --->   Operation 11 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i77 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:23]   --->   Operation 12 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i77 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 13 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.01ns)   --->   "%icmp_ln27 = icmp_ne  i32 %trunc_ln27, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 14 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i44 %zext_ln27, i44 %trunc_ln23" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 16 'select' 'select_ln27' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 17 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln32 = br i1 %tmp_1, void %if.end3, void %land.lhs.true" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 18 'br' 'br_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 19 'bitselect' 'tmp_3' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%br_ln32 = br i1 %tmp_3, void %if.end3, void %if.then1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 20 'br' 'br_ln32' <Predicate = (tmp_1)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %select_ln27, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:33]   --->   Operation 21 'partselect' 'tmp' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i44 %select_ln27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:33]   --->   Operation 22 'trunc' 'trunc_ln33' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i2.i40, i2 %tmp, i2 2, i40 %trunc_ln33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 23 'bitconcatenate' 'or_ln' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln35 = br void %if.end3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:35]   --->   Operation 24 'br' 'br_ln35' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ctx_new_0 = phi i44 %or_ln, void %if.then1, i44 %select_ln27, void %land.lhs.true, i44 %select_ln27, void %entry" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 25 'phi' 'ctx_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = phi i1 0, void %if.then1, i1 1, void %land.lhs.true, i1 0, void %entry"   --->   Operation 26 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 27 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i44.i32.i32, i44 %ctx_new_0, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 28 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%switch_ln38 = switch i8 %trunc_ln3, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb17, i8 4, void %sw.bb33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 29 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %empty, void %if.then35, void %if.else42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = (trunc_ln3 == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:65]   --->   Operation 31 'bitselect' 'tmp_13' <Predicate = (trunc_ln3 == 4 & !empty)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%br_ln65 = br i1 %tmp_13, void %sw.epilog, void %if.then37" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (trunc_ln3 == 4 & !empty)> <Delay = 0.67>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 33 'partselect' 'tmp_12' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 34 'trunc' 'trunc_ln68' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_12, i1 1, i40 %trunc_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 35 'bitconcatenate' 'or_ln6' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i45 %or_ln6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:69]   --->   Operation 36 'sext' 'sext_ln69' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%br_ln69 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.67>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 38 'bitselect' 'tmp_11' <Predicate = (trunc_ln3 == 4 & empty)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%br_ln70 = br i1 %tmp_11, void %sw.epilog, void %if.then44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 39 'br' 'br_ln70' <Predicate = (trunc_ln3 == 4 & empty)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 40 'partselect' 'tmp_10' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 41 'bitselect' 'tmp_17' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 42 'trunc' 'trunc_ln71' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_10, i1 0, i1 %tmp_17, i8 13, i32 %trunc_ln71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:72]   --->   Operation 43 'bitconcatenate' 'or_ln5' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i44 %or_ln5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:73]   --->   Operation 44 'zext' 'zext_ln73' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%br_ln73 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.67>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %empty, void %if.then19, void %if.else26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (trunc_ln3 == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 47 'bitselect' 'tmp_9' <Predicate = (trunc_ln3 == 1 & !empty)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%br_ln53 = br i1 %tmp_9, void %sw.epilog, void %if.then21" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (trunc_ln3 == 1 & !empty)> <Delay = 0.67>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 50 'trunc' 'trunc_ln56' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i3.i3.i1.i40, i3 5, i3 %tmp_s, i1 1, i40 %trunc_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 51 'bitconcatenate' 'or_ln4' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%br_ln57 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 52 'br' 'br_ln57' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.67>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 53 'bitselect' 'tmp_8' <Predicate = (trunc_ln3 == 1 & empty)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%br_ln58 = br i1 %tmp_8, void %sw.epilog, void %if.then28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 54 'br' 'br_ln58' <Predicate = (trunc_ln3 == 1 & empty)> <Delay = 0.67>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 55 'partselect' 'tmp_7' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 56 'bitselect' 'tmp_16' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 57 'trunc' 'trunc_ln59' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_7, i1 0, i1 %tmp_16, i8 4, i32 %trunc_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 58 'bitconcatenate' 'or_ln3' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i44 %or_ln3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 59 'zext' 'zext_ln61' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%br_ln61 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 60 'br' 'br_ln61' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.67>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %empty, void %if.then5, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:40]   --->   Operation 61 'br' 'br_ln40' <Predicate = (trunc_ln3 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 62 'bitselect' 'tmp_6' <Predicate = (trunc_ln3 == 0 & !empty)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%br_ln41 = br i1 %tmp_6, void %sw.epilog, void %if.then6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 63 'br' 'br_ln41' <Predicate = (trunc_ln3 == 0 & !empty)> <Delay = 0.67>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 65 'trunc' 'trunc_ln44' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_5, i1 1, i40 %trunc_ln44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 66 'bitconcatenate' 'or_ln2' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i45 %or_ln2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 67 'sext' 'sext_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i46 %sext_ln45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 68 'zext' 'zext_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%br_ln45 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 69 'br' 'br_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.67>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 70 'bitselect' 'tmp_4' <Predicate = (trunc_ln3 == 0 & empty)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%br_ln46 = br i1 %tmp_4, void %sw.epilog, void %if.then12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 71 'br' 'br_ln46' <Predicate = (trunc_ln3 == 0 & empty)> <Delay = 0.67>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 73 'bitselect' 'tmp_14' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 74 'trunc' 'trunc_ln47' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_2, i1 0, i1 %tmp_14, i8 1, i32 %trunc_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:48]   --->   Operation 75 'bitconcatenate' 'or_ln1' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i44 %or_ln1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:49]   --->   Operation 76 'zext' 'zext_ln49' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.67ns)   --->   "%br_ln49 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.67>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ctx_new_1 = phi i47 %zext_ln38, void %if.end3, i47 %zext_ln73, void %if.then44, i47 %zext_ln38, void %if.else42, i47 %sext_ln69, void %if.then37, i47 %zext_ln38, void %if.then35, i47 %zext_ln61, void %if.then28, i47 %zext_ln38, void %if.else26, i47 %or_ln4, void %if.then21, i47 %zext_ln38, void %if.then19, i47 %zext_ln49, void %if.then12, i47 %zext_ln38, void %if.else, i47 %zext_ln45, void %if.then6, i47 %zext_ln38, void %if.then5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 78 'phi' 'ctx_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 %empty, void %if.end3, i1 1, void %if.then44, i1 1, void %if.else42, i1 1, void %if.then37, i1 0, void %if.then35, i1 1, void %if.then28, i1 1, void %if.else26, i1 1, void %if.then21, i1 0, void %if.then19, i1 1, void %if.then12, i1 1, void %if.else, i1 1, void %if.then6, i1 0, void %if.then5"   --->   Operation 79 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%empty_7 = phi i8 %trunc_ln3, void %if.end3, i8 13, void %if.then44, i8 4, void %if.else42, i8 4, void %if.then37, i8 4, void %if.then35, i8 4, void %if.then28, i8 1, void %if.else26, i8 1, void %if.then21, i8 1, void %if.then19, i8 1, void %if.then12, i8 0, void %if.else, i8 0, void %if.then6, i8 0, void %if.then5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 80 'phi' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i47 %ctx_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 81 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i8 %empty_7, i8 13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 82 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i77P0A, i77 %ctx, i77 %zext_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 83 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %land.end, void %land.rhs" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 84 'br' 'br_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%xor_ln80 = xor i1 %empty_6, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 85 'xor' 'xor_ln80' <Predicate = (icmp_ln80)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln0 = br void %land.end"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%finished = phi i1 %xor_ln80, void %land.rhs, i1 0, void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 87 'phi' 'finished' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln82 = ret i1 %finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 88 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.820ns
The critical path consists of the following:
	wire read operation ('layer_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) on port 'layer_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27) [16]  (1.016 ns)
	'select' operation 44 bit ('select_ln27', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27) [18]  (0.419 ns)
	multiplexor before 'phi' operation 44 bit ('ctx_new_0', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34) with incoming values : ('select_ln27', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27) ('or_ln', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34) [30]  (0.427 ns)
	'phi' operation 44 bit ('ctx_new_0', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34) with incoming values : ('select_ln27', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27) ('or_ln', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34) [30]  (0.000 ns)
	multiplexor before 'phi' operation 8 bit ('empty_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38) with incoming values : ('trunc_ln3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38) [101]  (0.765 ns)
	'phi' operation 8 bit ('empty_7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38) with incoming values : ('trunc_ln3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38) [101]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln80', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80) [103]  (0.765 ns)
	multiplexor before 'phi' operation 1 bit ('finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80) with incoming values : ('xor_ln80', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80) [110]  (0.427 ns)
	'phi' operation 1 bit ('finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80) with incoming values : ('xor_ln80', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80) [110]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
