{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697521178236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697521178236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 14:39:38 2023 " "Processing started: Tue Oct 17 14:39:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697521178236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697521178236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off work2 -c work2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off work2 -c work2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697521178236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697521179116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697521179116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work2 " "Found entity 1: work2" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697521193710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697521193710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "work2 " "Elaborating entity \"work2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697521193752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_register.bdf 1 1 " "Using design file four_bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697521193791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697521193791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"four_bit_register:inst\"" {  } { { "work2.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 240 1112 1272 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521193791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux four_bit_register:inst\|21mux:inst4 " "Elaborating entity \"21mux\" for hierarchy \"four_bit_register:inst\|21mux:inst4\"" {  } { { "four_bit_register.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/four_bit_register.bdf" { { 320 896 1016 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521193834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "four_bit_register:inst\|21mux:inst4 " "Elaborated megafunction instantiation \"four_bit_register:inst\|21mux:inst4\"" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/four_bit_register.bdf" { { 320 896 1016 400 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521193848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.bdf 1 1 " "Using design file trigger.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697521193888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697521193888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst6 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst6\"" {  } { { "work2.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 568 936 1032 664 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521193889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decimal_to_binary.bdf 1 1 " "Using design file decimal_to_binary.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_binary " "Found entity 1: decimal_to_binary" {  } { { "decimal_to_binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697521193927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697521193927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_binary decimal_to_binary:inst4 " "Elaborating entity \"decimal_to_binary\" for hierarchy \"decimal_to_binary:inst4\"" {  } { { "work2.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 240 880 976 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521193927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 488 1408 1584 504 "Output1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 488 1408 1584 504 "Output1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 488 1408 1584 504 "Output1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 488 1408 1584 504 "Output1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 264 1592 1768 280 "Output2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 264 1592 1768 280 "Output2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 264 1592 1768 280 "Output2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 264 1592 1768 280 "Output2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697521194461 "|work2|Output2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697521194461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697521194468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697521194650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697521194650 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "six " "No output dependent on input pin \"six\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 384 408 576 400 "six" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|six"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eight " "No output dependent on input pin \"eight\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 416 408 576 432 "eight" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|eight"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nine " "No output dependent on input pin \"nine\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 432 408 576 448 "nine" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|nine"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seven " "No output dependent on input pin \"seven\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 400 408 576 416 "seven" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|seven"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero " "No output dependent on input pin \"zero\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 288 408 576 304 "zero" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|zero"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "two " "No output dependent on input pin \"two\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 320 408 576 336 "two" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|two"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "one " "No output dependent on input pin \"one\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 304 408 576 320 "one" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|one"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "three " "No output dependent on input pin \"three\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 336 408 576 352 "three" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|three"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "four " "No output dependent on input pin \"four\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 352 408 576 368 "four" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|four"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "five " "No output dependent on input pin \"five\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 368 408 576 384 "five" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|five"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 464 408 576 480 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week7/work2/work2.bdf" { { 536 320 488 552 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697521194703 "|work2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697521194703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697521194705 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697521194705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697521194705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697521194741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:39:54 2023 " "Processing ended: Tue Oct 17 14:39:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697521194741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697521194741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697521194741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697521194741 ""}
