{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[2499,4842,166,0,215],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[2470.76,2266.44,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,103,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 196608 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"128 words","Bank width":"4096 bits","Implemented size":"196608 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":3,"type":"table"},{"text":"Stall-Free,\n65536B requested,\n196608B implemented.","type":"brief"}],"name":"matrix_mult.cl:112 (A_local)","type":"resource"},{"data":[0,0,1648,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 196608 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 9, 10, 11, 12 into 16 separate banks.","type":"text"}],"Bank depth":"8 words","Bank width":"4096 bits","Implemented size":"196608 bytes","Local memory":"Stall-Free","Number of banks":"16 (banked on bits 9, 10, 11, 12)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":3,"type":"table"},{"text":"Stall-Free,\n65536B requested,\n196608B implemented.","type":"brief"}],"name":"matrix_mult.cl:113 (B_local)","type":"resource"},{"children":[{"count":3,"data":[6267,107988,711,0,147],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[6268,107988,711,0,147],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[48,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":124}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[48,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":124}]],"name":"matrix_mult.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":125}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":125}]],"name":"matrix_mult.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"}],"data":[134,2,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"matrix_mult.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[5509,75049,121,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"Store","type":"resource"}],"data":[5662,75119,121,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"matrix_mult.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[5509,75049,121,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"Load","type":"resource"},{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"Store","type":"resource"}],"data":[6172,75479,121,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"matrix_mult.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"32-bit Select","type":"resource"},{"count":16,"data":[5376,45056,0,2096,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"Hardened Dot Product of Size 128","type":"resource"},{"count":17,"data":[34986,69785,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"Load","type":"resource"},{"count":17,"data":[289,561,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[41067,115402,0,2096,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"matrix_mult.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[60,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[440,586,0,8,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":1,"data":[430,3412,17,0,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"Store","type":"resource"}],"data":[930,3998,17,8,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"matrix_mult.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,3,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[25,12,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"matrix_mult.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,4,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":161}]],"name":"1-bit Or","type":"resource"}],"data":[16,4,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":161}]],"name":"matrix_mult.cl:161","replace_name":"true","type":"resource"}],"compute_units":1,"data":[65323.76,385158.44,2887,2108.5,368],"debug":[[{"filename":"matrix_mult.cl","line":112}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 16","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nAchieved kernel vectorization: 16\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"matrixMult","total_kernel_resources":[65323.8,385158,2887,2108.5,368],"total_percent":[19.4271,5.17162,13.7024,42.1645,53.2576],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[69446.76,390513.44,2889,2108.5,368],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[82579,410543,3001,2109,368],"total_percent":[21.4543,6.39935,14.6055,43.8294,53.2576],"type":"module"}