$date
	Wed Sep 24 12:15:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rv32i_sc_tb $end
$var wire 32 ! WriteData [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 # DataAdr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var wire 32 & WriteData [31:0] $end
$var wire 32 ' ReadData [31:0] $end
$var wire 32 ( PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 ) Instr [31:0] $end
$var wire 32 * DataAdr [31:0] $end
$scope module dmem $end
$var wire 1 $ clk $end
$var wire 32 + rd [31:0] $end
$var wire 1 " we $end
$var wire 32 , wd [31:0] $end
$var wire 32 - a [31:0] $end
$upscope $end
$scope module imem $end
$var wire 32 . rd [31:0] $end
$var wire 32 / a [31:0] $end
$upscope $end
$scope module rvsingle $end
$var wire 32 0 ReadData [31:0] $end
$var wire 1 $ clk $end
$var wire 32 1 instr [31:0] $end
$var wire 1 % rst_n $end
$var wire 1 2 Zero $end
$var wire 32 3 WriteData [31:0] $end
$var wire 2 4 ResultSrc [1:0] $end
$var wire 1 5 RegWrite $end
$var wire 1 6 PCSrc $end
$var wire 32 7 PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 2 8 ImmSrc [1:0] $end
$var wire 1 9 ALUSrc $end
$var wire 32 : ALUResult [31:0] $end
$var wire 3 ; ALUControl [2:0] $end
$scope module c $end
$var wire 1 6 PCSrc $end
$var wire 3 < funct3 [2:0] $end
$var wire 1 = funct7_5 $end
$var wire 7 > opcode [6:0] $end
$var wire 1 2 Zero $end
$var wire 2 ? ResultSrc [1:0] $end
$var wire 1 5 RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 @ Jump $end
$var wire 2 A ImmSrc [1:0] $end
$var wire 1 B Branch $end
$var wire 1 9 ALUSrc $end
$var wire 2 C ALUOp [1:0] $end
$var wire 3 D ALUControl [2:0] $end
$scope module ad $end
$var wire 3 E funct3 [2:0] $end
$var wire 1 = funct7_5 $end
$var wire 1 F op5 $end
$var wire 2 G op5func7_5_concat [1:0] $end
$var wire 2 H ALUOp [1:0] $end
$var reg 3 I ALUControl [2:0] $end
$upscope $end
$scope module md $end
$var wire 7 J opcode [6:0] $end
$var reg 2 K ALUOp [1:0] $end
$var reg 1 9 ALUSrc $end
$var reg 1 B Branch $end
$var reg 2 L ImmSrc [1:0] $end
$var reg 1 @ Jump $end
$var reg 1 " MemWrite $end
$var reg 1 5 RegWrite $end
$var reg 2 M ResultSrc [1:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 3 N ALUControl [2:0] $end
$var wire 1 9 ALUSrc $end
$var wire 2 O ImmSrc [1:0] $end
$var wire 1 6 PCSrc $end
$var wire 32 P ReadData [31:0] $end
$var wire 1 5 RegWrite $end
$var wire 2 Q ResultSrc [1:0] $end
$var wire 1 $ clk $end
$var wire 32 R instr [31:0] $end
$var wire 1 % rst_n $end
$var wire 32 S immext [31:0] $end
$var wire 1 2 Zero $end
$var wire 32 T WriteData [31:0] $end
$var wire 32 U SrcB [31:0] $end
$var wire 32 V SrcA [31:0] $end
$var wire 32 W Result [31:0] $end
$var wire 32 X PCTarget [31:0] $end
$var wire 32 Y PCPlus4 [31:0] $end
$var wire 32 Z PCNext [31:0] $end
$var wire 32 [ PC [31:0] $end
$var wire 32 \ ALUResult [31:0] $end
$scope module ImmExt $end
$var wire 2 ] ImmSrc [1:0] $end
$var wire 25 ^ in [31:7] $end
$var wire 12 _ immS [11:0] $end
$var wire 21 ` immJ [20:0] $end
$var wire 12 a immI [11:0] $end
$var wire 13 b immB [12:0] $end
$var wire 32 c ImmExt [31:0] $end
$upscope $end
$scope module PC_Next_Reg $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var wire 32 d q [31:0] $end
$var wire 32 e d [31:0] $end
$var parameter 32 f WIDTH $end
$var reg 32 g q_reg [31:0] $end
$upscope $end
$scope module alu $end
$var wire 3 h ALUControl [2:0] $end
$var wire 32 i b [31:0] $end
$var wire 32 j a [31:0] $end
$var wire 1 2 Zero $end
$var reg 32 k y [31:0] $end
$upscope $end
$scope module mux_PCNext $end
$var wire 1 6 s $end
$var wire 32 l y [31:0] $end
$var wire 32 m b [31:0] $end
$var wire 32 n a [31:0] $end
$upscope $end
$scope module mux_PCPlus4 $end
$var wire 32 o a [31:0] $end
$var wire 32 p b [31:0] $end
$var wire 32 q y [31:0] $end
$upscope $end
$scope module mux_PCTarget $end
$var wire 32 r a [31:0] $end
$var wire 32 s b [31:0] $end
$var wire 32 t y [31:0] $end
$upscope $end
$scope module mux_Result $end
$var wire 32 u a [31:0] $end
$var wire 32 v b [31:0] $end
$var wire 32 w c [31:0] $end
$var wire 2 x s [1:0] $end
$var wire 32 y y [31:0] $end
$upscope $end
$scope module mux_SrcB $end
$var wire 32 z b [31:0] $end
$var wire 1 9 s $end
$var wire 32 { y [31:0] $end
$var wire 32 | a [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 5 RegWrite $end
$var wire 5 } a1 [4:0] $end
$var wire 5 ~ a2 [4:0] $end
$var wire 5 !" a3 [4:0] $end
$var wire 1 $ clk $end
$var wire 32 "" wd3 [31:0] $end
$var wire 32 #" rd2 [31:0] $end
$var wire 32 $" rd1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module rv32i_sc_tb $end
$scope module dut $end
$scope module rvsingle $end
$scope module dp $end
$scope module rf $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 f
$end
#0
$dumpvars
b0 $"
bx #"
b101 ""
b10 !"
b101 ~
b0 }
bx |
b101 {
b101 z
b101 y
b0 x
b100 w
bx v
b101 u
b101 t
b101 s
b0 r
b100 q
b100 p
b0 o
b100 n
b101 m
b100 l
b101 k
b0 j
b101 i
b0 h
b0 g
b100 e
b0 d
b101 c
b10 b
b101 a
b100000000100 `
b10 _
b1010000000000010 ^
b0 ]
b101 \
b0 [
b100 Z
b100 Y
b101 X
b101 W
b0 V
b101 U
bx T
b101 S
b10100000000000100010011 R
b0 Q
bx P
b0 O
b0 N
b0 M
b0 L
b10 K
b10011 J
b0 I
b10 H
b0 G
0F
b0 E
b0 D
b10 C
0B
b0 A
0@
b0 ?
b10011 >
0=
b0 <
b0 ;
b101 :
19
b0 8
b0 7
06
15
b0 4
bx 3
02
b10100000000000100010011 1
bx 0
b0 /
b10100000000000100010011 .
b101 -
bx ,
bx +
b101 *
b10100000000000100010011 )
b0 (
bx '
bx &
0%
1$
b101 #
0"
bx !
$end
#5
0$
#10
1$
#15
0$
#20
1$
#22
1%
#25
0$
#30
b1100 W
b1100 y
b1100 ""
b1100 #
b1100 *
b1100 -
b1100 :
b1100 \
b1100 k
b1100 u
b1100 U
b1100 i
b1100 {
b1100 S
b1100 c
b1100 s
b1100 z
b1100 a
b11 _
b100000000010 b
b1100 `
b11000000000000011 ^
b1100 ~
b11 !"
b1000 Z
b1000 e
b1000 l
b110000000000000110010011 )
b110000000000000110010011 .
b110000000000000110010011 1
b110000000000000110010011 R
b1000 Y
b1000 n
b1000 q
b1000 w
b10000 X
b10000 m
b10000 t
b100 (
b100 /
b100 7
b100 [
b100 d
b100 g
b100 o
b100 r
1$
#35
0$
#40
b11 W
b11 y
b11 ""
b11111111111111111111111111110111 U
b11111111111111111111111111110111 i
b11111111111111111111111111110111 {
b11111111111111111111111111110111 S
b11111111111111111111111111110111 c
b11111111111111111111111111110111 s
b11111111111111111111111111110111 z
b11 #
b11 *
b11 -
b11 :
b11 \
b11 k
b11 u
b111111110111 a
b111111100111 _
b1111111100110 b
b100011000111111110110 `
b1100 V
b1100 j
b1100 $"
b1 G
1=
b1111111101110001100000111 ^
b11 }
b10111 ~
b111 !"
b1100 Z
b1100 e
b1100 l
b11111111011100011000001110010011 )
b11111111011100011000001110010011 .
b11111111011100011000001110010011 1
b11111111011100011000001110010011 R
b1100 Y
b1100 n
b1100 q
b1100 w
b11111111111111111111111111111111 X
b11111111111111111111111111111111 m
b11111111111111111111111111111111 t
b1000 (
b1000 /
b1000 7
b1000 [
b1000 d
b1000 g
b1000 o
b1000 r
1$
#45
0$
#50
b111 W
b111 y
b111 ""
b101 U
b101 i
b101 {
b0xxxxx0000000000xx0 S
b0xxxxx0000000000xx0 c
b0xxxxx0000000000xx0 s
b0xxxxx0000000000xx0 z
b111 #
b111 *
b111 -
b111 :
b111 \
b111 k
b111 u
1F
bx 8
bx A
bx L
bx O
bx ]
09
b11 ;
b11 D
b11 I
b11 N
b11 h
b10 a
b100 _
b100 b
b111110000000000010 `
b11 V
b11 j
b11 $"
b101 !
b101 &
b101 ,
b101 3
b101 T
b101 |
b101 #"
b110011 >
b110011 J
b110 <
b110 E
b10 G
0=
b100011111000100 ^
b111 }
b10 ~
b100 !"
b10000 Z
b10000 e
b10000 l
b1000111110001000110011 )
b1000111110001000110011 .
b1000111110001000110011 1
b1000111110001000110011 R
b10000 Y
b10000 n
b10000 q
b10000 w
bx X
bx m
bx t
b1100 (
b1100 /
b1100 7
b1100 [
b1100 d
b1100 g
b1100 o
b1100 r
1$
#55
0$
#60
b100 W
b100 y
b100 ""
b0xxxxxx0000000010x S
b0xxxxxx0000000010x c
b0xxxxxx0000000010x s
b0xxxxxx0000000010x z
b100 #
b100 *
b100 -
b100 :
b100 \
b100 k
b100 u
b111 U
b111 i
b111 {
b10 ;
b10 D
b10 I
b10 N
b10 h
b100 a
b101 _
b100000000100 b
b11111000000000100 `
b1100 V
b1100 j
b1100 $"
b111 !
b111 &
b111 ,
b111 3
b111 T
b111 |
b111 #"
b111 <
b111 E
b1000001111100101 ^
b11 }
b100 ~
b101 !"
b10100 Z
b10100 e
b10100 l
b10000011111001010110011 )
b10000011111001010110011 .
b10000011111001010110011 1
b10000011111001010110011 R
b10100 Y
b10100 n
b10100 q
b10100 w
b10000 (
b10000 /
b10000 7
b10000 [
b10000 d
b10000 g
b10000 o
b10000 r
1$
#65
0$
#70
b0x0x000x0000000010x S
b0x0x000x0000000010x c
b0x0x000x0000000010x s
b0x0x000x0000000010x z
b1011 W
b1011 y
b1011 ""
b1011 #
b1011 *
b1011 -
b1011 :
b1011 \
b1011 k
b1011 u
b0 ;
b0 D
b0 I
b0 N
b0 h
b101000000000000100 `
b100 V
b100 j
b100 $"
b0 <
b0 E
b1000010100000101 ^
b101 }
b11000 Z
b11000 e
b11000 l
b10000101000001010110011 )
b10000101000001010110011 .
b10000101000001010110011 1
b10000101000001010110011 R
b11000 Y
b11000 n
b11000 q
b11000 w
b10100 (
b10100 /
b10100 7
b10100 [
b10100 d
b10100 g
b10100 o
b10100 r
1$
#75
0$
#80
bx W
bx y
bx ""
b1 ;
b1 D
b1 I
b1 N
b1 h
b1001000 X
b1001000 m
b1001000 t
b110000 S
b110000 c
b110000 s
b110000 z
b11 U
b11 i
b11 {
05
b10 8
b10 A
b10 L
b10 O
b10 ]
bx 4
bx ?
bx M
bx Q
bx x
1B
b1 C
b1 H
b1 K
b100111 a
b110000 _
b110000 b
b101000100000100110 `
b11 !
b11 &
b11 ,
b11 3
b11 T
b11 |
b11 #"
b1000 #
b1000 *
b1000 -
b1000 :
b1000 \
b1000 k
b1000 u
b1100011 >
b1100011 J
b1001110010100010000 ^
b111 ~
b10000 !"
b1011 V
b1011 j
b1011 $"
b11100 Z
b11100 e
b11100 l
b10011100101000100001100011 )
b10011100101000100001100011 .
b10011100101000100001100011 1
b10011100101000100001100011 R
b11100 Y
b11100 n
b11100 q
b11100 w
b11000 (
b11000 /
b11000 7
b11000 [
b11000 d
b11000 g
b11000 o
b11000 r
1$
#85
0$
#90
b0 W
b0 y
b0 ""
12
b0xx0x0000000000100 S
b0xx0x0000000000100 c
b0xx0x0000000000100 s
b0xx0x0000000000100 z
b101 ;
b101 D
b101 I
b101 N
b101 h
b0 #
b0 *
b0 -
b0 :
b0 \
b0 k
b0 u
b111 U
b111 i
b111 {
15
bx 8
bx A
bx L
bx O
bx ]
b0 4
b0 ?
b0 M
b0 Q
b0 x
0B
b10 C
b10 H
b10 K
b100 a
b100 _
b100 b
b11010000000000100 `
b1100 V
b1100 j
b1100 $"
b111 !
b111 &
b111 ,
b111 3
b111 T
b111 |
b111 #"
b110011 >
b110011 J
b10 <
b10 E
b1000001101000100 ^
b11 }
b100 ~
b100 !"
b100000 Z
b100000 e
b100000 l
b10000011010001000110011 )
b10000011010001000110011 .
b10000011010001000110011 1
b10000011010001000110011 R
b100000 Y
b100000 n
b100000 q
b100000 w
bx X
bx m
bx t
b11100 (
b11100 /
b11100 7
b11100 [
b11100 d
b11100 g
b11100 o
b11100 r
1$
#95
0$
#100
bx W
bx y
bx ""
16
b101000 X
b101000 m
b101000 t
b1000 S
b1000 c
b1000 s
b1000 z
05
b10 8
b10 A
b10 L
b10 O
b10 ]
bx 4
bx ?
bx M
bx Q
bx x
1B
b1 C
b1 H
b1 K
b1 ;
b1 D
b1 I
b1 N
b1 h
b0 a
b1000 _
b1000 b
b100000000000000000 `
b0 V
b0 j
b0 $"
b0 U
b0 i
b0 {
b1100011 >
b1100011 J
b0 <
b0 E
b10000001000 ^
b100 }
b0 ~
b1000 !"
b0 !
b0 &
b0 ,
b0 3
b0 T
b0 |
b0 #"
b101000 Z
b101000 e
b101000 l
b100000010001100011 )
b100000010001100011 .
b100000010001100011 1
b100000010001100011 R
b100100 Y
b100100 n
b100100 q
b100100 w
b100000 (
b100000 /
b100000 7
b100000 [
b100000 d
b100000 g
b100000 o
b100000 r
1$
#105
0$
#110
b1 W
b1 y
b1 ""
06
b0xxx0x0000000000xx0 S
b0xxx0x0000000000xx0 c
b0xxx0x0000000000xx0 s
b0xxx0x0000000000xx0 z
b101 ;
b101 D
b101 I
b101 N
b101 h
02
b1 #
b1 *
b1 -
b1 :
b1 \
b1 k
b1 u
b101 U
b101 i
b101 {
15
bx 8
bx A
bx L
bx O
bx ]
b0 4
b0 ?
b0 M
b0 Q
b0 x
0B
b10 C
b10 H
b10 K
b10 a
b100 _
b100 b
b111010000000000010 `
b11 V
b11 j
b11 $"
b101 !
b101 &
b101 ,
b101 3
b101 T
b101 |
b101 #"
b110011 >
b110011 J
b10 <
b10 E
b100011101000100 ^
b111 }
b10 ~
b100 !"
b101100 Z
b101100 e
b101100 l
b1000111010001000110011 )
b1000111010001000110011 .
b1000111010001000110011 1
b1000111010001000110011 R
b101100 Y
b101100 n
b101100 q
b101100 w
bx X
bx m
bx t
b101000 (
b101000 /
b101000 7
b101000 [
b101000 d
b101000 g
b101000 o
b101000 r
1$
#115
0$
#120
b1100 W
b1100 y
b1100 ""
b0x00000x000000001xx S
b0x00000x000000001xx c
b0x00000x000000001xx s
b0x00000x000000001xx z
b1100 #
b1100 *
b1100 -
b1100 :
b1100 \
b1100 k
b1100 u
b1011 U
b1011 i
b1011 {
b0 ;
b0 D
b0 I
b0 N
b0 h
b101 a
b111 _
b100000000110 b
b100000100000000100 `
b1 V
b1 j
b1 $"
b1011 !
b1011 &
b1011 ,
b1011 3
b1011 T
b1011 |
b1011 #"
b0 <
b0 E
b1010010000000111 ^
b100 }
b101 ~
b111 !"
b110000 Z
b110000 e
b110000 l
b10100100000001110110011 )
b10100100000001110110011 .
b10100100000001110110011 1
b10100100000001110110011 R
b110000 Y
b110000 n
b110000 q
b110000 w
b101100 (
b101100 /
b101100 7
b101100 [
b101100 d
b101100 g
b101100 o
b101100 r
1$
#125
0$
#130
b111 W
b111 y
b111 ""
b0xxx000x10000000x1x S
b0xxx000x10000000x1x c
b0xxx000x10000000x1x s
b0xxx000x10000000x1x z
b111 #
b111 *
b111 -
b111 :
b111 \
b111 k
b111 u
b101 U
b101 i
b101 {
b1 ;
b1 D
b1 I
b1 N
b1 h
b10000000010 a
b10000000111 _
b110000000110 b
b111000010000000010 `
b1100 V
b1100 j
b1100 $"
b101 !
b101 &
b101 ,
b101 3
b101 T
b101 |
b101 #"
b11 G
1=
b100000000100011100000111 ^
b111 }
b10 ~
b110100 Z
b110100 e
b110100 l
b1000000001000111000001110110011 )
b1000000001000111000001110110011 .
b1000000001000111000001110110011 1
b1000000001000111000001110110011 R
b110100 Y
b110100 n
b110100 q
b110100 w
b110000 (
b110000 /
b110000 7
b110000 [
b110000 d
b110000 g
b110000 o
b110000 r
1$
#135
0$
#140
bx W
bx y
bx ""
b10001000 X
b10001000 m
b10001000 t
b1010100 S
b1010100 c
b1010100 s
b1010100 z
02
b1010100 U
b1010100 i
b1010100 {
05
b1 8
b1 A
b1 L
b1 O
b1 ]
19
1"
bx 4
bx ?
bx M
bx Q
bx x
b0 C
b0 H
b0 K
b0 ;
b0 D
b0 I
b0 N
b0 h
b1000111 a
b1010100 _
b1010100 b
b11010100001000110 `
b111 !
b111 &
b111 ,
b111 3
b111 T
b111 |
b111 #"
b1100000 #
b1100000 *
b1100000 -
b1100000 :
b1100000 \
b1100000 k
b1100000 u
b100011 >
b100011 J
b10 <
b10 E
b10 G
0=
b10001110001101010100 ^
b11 }
b111 ~
b10100 !"
b1100 V
b1100 j
b1100 $"
b111000 Z
b111000 e
b111000 l
b100011100011010101000100011 )
b100011100011010101000100011 .
b100011100011010101000100011 1
b100011100011010101000100011 R
b111000 Y
b111000 n
b111000 q
b111000 w
b110100 (
b110100 /
b110100 7
b110100 [
b110100 d
b110100 g
b110100 o
b110100 r
1$
#145
0$
#150
b1100000 U
b1100000 i
b1100000 {
b1100000 S
b1100000 c
b1100000 s
b1100000 z
b1100000 #
b1100000 *
b1100000 -
b1100000 :
b1100000 \
b1100000 k
b1100000 u
b0 G
0F
15
b0 8
b0 A
b0 L
b0 O
b0 ]
0"
b1 4
b1 ?
b1 M
b1 Q
b1 x
b1100000 a
b1100010 _
b1100010 b
b10000001100000 `
b0 V
b0 j
b0 $"
b0 !
b0 &
b0 ,
b0 3
b0 T
b0 |
b0 #"
b111 W
b111 y
b111 ""
b11 >
b11 J
b11000000000001000010 ^
b0 }
b0 ~
b10 !"
b111100 Z
b111100 e
b111100 l
b110000000000010000100000011 )
b110000000000010000100000011 .
b110000000000010000100000011 1
b110000000000010000100000011 R
b111 '
b111 +
b111 0
b111 P
b111 v
b111100 Y
b111100 n
b111100 q
b111100 w
b10011000 X
b10011000 m
b10011000 t
b111000 (
b111000 /
b111000 7
b111000 [
b111000 d
b111000 g
b111000 o
b111000 r
1$
#155
0$
#160
b10010 W
b10010 y
b10010 ""
bx '
bx +
bx 0
bx P
bx v
b1011 U
b1011 i
b1011 {
b0x0000x0000000xx0x S
b0x0000x0000000xx0x c
b0x0000x0000000xx0x s
b0x0000x0000000xx0x z
b10010 #
b10010 *
b10010 -
b10010 :
b10010 \
b10010 k
b10010 u
b10 G
1F
bx 8
bx A
bx L
bx O
bx ]
09
b0 4
b0 ?
b0 M
b0 Q
b0 x
b10 C
b10 H
b10 K
b101 a
b1001 _
b100000001000 b
b10000100000000100 `
b111 V
b111 j
b111 $"
b1011 !
b1011 &
b1011 ,
b1011 3
b1011 T
b1011 |
b1011 #"
b110011 >
b110011 J
b0 <
b0 E
b1010001000001001 ^
b10 }
b101 ~
b1001 !"
b1000000 Z
b1000000 e
b1000000 l
b10100010000010010110011 )
b10100010000010010110011 .
b10100010000010010110011 1
b10100010000010010110011 R
b1000000 Y
b1000000 n
b1000000 q
b1000000 w
bx X
bx m
bx t
b111100 (
b111100 /
b111100 7
b111100 [
b111100 d
b111100 g
b111100 o
b111100 r
1$
#165
0$
#170
b1000100 W
b1000100 y
b1000100 ""
16
b1001000 X
b1001000 m
b1001000 t
b1000 S
b1000 c
b1000 s
b1000 z
x2
bx #
bx *
bx -
bx :
bx \
bx k
bx u
bx U
bx i
bx {
b11 8
b11 A
b11 L
b11 O
b11 ]
x9
b10 4
b10 ?
b10 M
b10 Q
b10 x
bx C
bx H
bx K
1@
b1000 a
b11 _
b100000000010 b
b1000 `
b0 V
b0 j
b0 $"
bx !
bx &
bx ,
bx 3
bx T
bx |
bx #"
b1101111 >
b1101111 J
b10000000000000011 ^
b0 }
b1000 ~
b11 !"
b1001000 Z
b1001000 e
b1001000 l
b100000000000000111101111 )
b100000000000000111101111 .
b100000000000000111101111 1
b100000000000000111101111 R
b1000100 Y
b1000100 n
b1000100 q
b1000100 w
b1000000 (
b1000000 /
b1000000 7
b1000000 [
b1000000 d
b1000000 g
b1000000 o
b1000000 r
1$
#175
0$
#180
b0x0000x0000000x0xx S
b0x0000x0000000x0xx c
b0x0000x0000000x0xx s
b0x0000x0000000x0xx z
06
02
b11001 #
b11001 *
b11001 -
b11001 :
b11001 \
b11001 k
b11001 u
b10010 U
b10010 i
b10010 {
bx 8
bx A
bx L
bx O
bx ]
09
b0 4
b0 ?
b0 M
b0 Q
b0 x
b10 C
b10 H
b10 K
0@
b1001 a
b10 _
b10 b
b10000100000001000 `
b111 V
b111 j
b111 $"
b10010 !
b10010 &
b10010 ,
b10010 3
b10010 T
b10010 |
b10010 #"
b110011 >
b110011 J
b10010001000000010 ^
b10 }
b1001 ~
b10 !"
b11001 W
b11001 y
b11001 ""
b1001100 Z
b1001100 e
b1001100 l
b100100010000000100110011 )
b100100010000000100110011 .
b100100010000000100110011 1
b100100010000000100110011 R
b1001100 Y
b1001100 n
b1001100 q
b1001100 w
bx X
bx m
bx t
b1001000 (
b1001000 /
b1001000 7
b1001000 [
b1001000 d
b1001000 g
b1001000 o
b1001000 r
1$
#185
0$
#190
bx W
bx y
bx ""
b1101100 X
b1101100 m
b1101100 t
b100000 S
b100000 c
b100000 s
b100000 z
02
b100000 U
b100000 i
b100000 {
05
b1 8
b1 A
b1 L
b1 O
b1 ]
19
1"
bx 4
bx ?
bx M
bx Q
bx x
b0 C
b0 H
b0 K
b0 ;
b0 D
b0 I
b0 N
b0 h
b100010 a
b100000 _
b100000 b
b11010000000100010 `
b11001 !
b11001 &
b11001 ,
b11001 3
b11001 T
b11001 |
b11001 #"
b1100100 #
b1100100 *
b1100100 -
b1100100 :
b1100100 \
b1100100 k
b1100100 u
b100011 >
b100011 J
b10 <
b10 E
b1000100001101000000 ^
b11 }
b10 ~
b0 !"
b1000100 V
b1000100 j
b1000100 $"
b1010000 Z
b1010000 e
b1010000 l
b10001000011010000000100011 )
b10001000011010000000100011 .
b10001000011010000000100011 1
b10001000011010000000100011 R
b1010000 Y
b1010000 n
b1010000 q
b1010000 w
b1001100 (
b1001100 /
b1001100 7
b1001100 [
b1001100 d
b1001100 g
b1001100 o
b1001100 r
1$
