
blink.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d902 	mov	sp, #32768	; 0x8000
    8004:	eb00007c 	bl	81fc <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <put32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <get32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <gpio_set_output>:
    801c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    8020:	e28db000 	add	fp, sp, #0
    8024:	e24dd014 	sub	sp, sp, #20
    8028:	e50b0010 	str	r0, [fp, #-16]
    802c:	e51b3010 	ldr	r3, [fp, #-16]
    8030:	e59f2100 	ldr	r2, [pc, #256]	; 8138 <gpio_set_output+0x11c>
    8034:	e0831392 	umull	r1, r3, r2, r3
    8038:	e1a031a3 	lsr	r3, r3, #3
    803c:	e50b300c 	str	r3, [fp, #-12]
    8040:	e51b300c 	ldr	r3, [fp, #-12]
    8044:	e3530001 	cmp	r3, #1
    8048:	0a000007 	beq	806c <gpio_set_output+0x50>
    804c:	e3530002 	cmp	r3, #2
    8050:	0a000009 	beq	807c <gpio_set_output+0x60>
    8054:	e3530000 	cmp	r3, #0
    8058:	1a00000b 	bne	808c <gpio_set_output+0x70>
    805c:	e59f30d8 	ldr	r3, [pc, #216]	; 813c <gpio_set_output+0x120>
    8060:	e5933000 	ldr	r3, [r3]
    8064:	e50b3008 	str	r3, [fp, #-8]
    8068:	ea000007 	b	808c <gpio_set_output+0x70>
    806c:	e59f30cc 	ldr	r3, [pc, #204]	; 8140 <gpio_set_output+0x124>
    8070:	e5933000 	ldr	r3, [r3]
    8074:	e50b3008 	str	r3, [fp, #-8]
    8078:	ea000003 	b	808c <gpio_set_output+0x70>
    807c:	e59f30c0 	ldr	r3, [pc, #192]	; 8144 <gpio_set_output+0x128>
    8080:	e5933000 	ldr	r3, [r3]
    8084:	e50b3008 	str	r3, [fp, #-8]
    8088:	e1a00000 	nop			; (mov r0, r0)
    808c:	e51b3008 	ldr	r3, [fp, #-8]
    8090:	e5930000 	ldr	r0, [r3]
    8094:	e51b1010 	ldr	r1, [fp, #-16]
    8098:	e59f3098 	ldr	r3, [pc, #152]	; 8138 <gpio_set_output+0x11c>
    809c:	e0832391 	umull	r2, r3, r1, r3
    80a0:	e1a021a3 	lsr	r2, r3, #3
    80a4:	e1a03002 	mov	r3, r2
    80a8:	e1a03103 	lsl	r3, r3, #2
    80ac:	e0833002 	add	r3, r3, r2
    80b0:	e1a03083 	lsl	r3, r3, #1
    80b4:	e0412003 	sub	r2, r1, r3
    80b8:	e1a03002 	mov	r3, r2
    80bc:	e1a03083 	lsl	r3, r3, #1
    80c0:	e0833002 	add	r3, r3, r2
    80c4:	e3a02007 	mov	r2, #7
    80c8:	e1a03312 	lsl	r3, r2, r3
    80cc:	e1e03003 	mvn	r3, r3
    80d0:	e0002003 	and	r2, r0, r3
    80d4:	e51b3008 	ldr	r3, [fp, #-8]
    80d8:	e5832000 	str	r2, [r3]
    80dc:	e51b3008 	ldr	r3, [fp, #-8]
    80e0:	e5930000 	ldr	r0, [r3]
    80e4:	e51b1010 	ldr	r1, [fp, #-16]
    80e8:	e59f3048 	ldr	r3, [pc, #72]	; 8138 <gpio_set_output+0x11c>
    80ec:	e0832391 	umull	r2, r3, r1, r3
    80f0:	e1a021a3 	lsr	r2, r3, #3
    80f4:	e1a03002 	mov	r3, r2
    80f8:	e1a03103 	lsl	r3, r3, #2
    80fc:	e0833002 	add	r3, r3, r2
    8100:	e1a03083 	lsl	r3, r3, #1
    8104:	e0412003 	sub	r2, r1, r3
    8108:	e1a03002 	mov	r3, r2
    810c:	e1a03083 	lsl	r3, r3, #1
    8110:	e0833002 	add	r3, r3, r2
    8114:	e3a02001 	mov	r2, #1
    8118:	e1a03312 	lsl	r3, r2, r3
    811c:	e1802003 	orr	r2, r0, r3
    8120:	e51b3008 	ldr	r3, [fp, #-8]
    8124:	e5832000 	str	r2, [r3]
    8128:	e1a00000 	nop			; (mov r0, r0)
    812c:	e28bd000 	add	sp, fp, #0
    8130:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
    8134:	e12fff1e 	bx	lr
    8138:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    813c:	00008278 	andeq	r8, r0, r8, ror r2
    8140:	0000827c 	andeq	r8, r0, ip, ror r2
    8144:	00008280 	andeq	r8, r0, r0, lsl #5

00008148 <gpio_set_on>:
    8148:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    814c:	e28db000 	add	fp, sp, #0
    8150:	e24dd00c 	sub	sp, sp, #12
    8154:	e50b0008 	str	r0, [fp, #-8]
    8158:	e59f3020 	ldr	r3, [pc, #32]	; 8180 <gpio_set_on+0x38>
    815c:	e5933000 	ldr	r3, [r3]
    8160:	e3a01001 	mov	r1, #1
    8164:	e51b2008 	ldr	r2, [fp, #-8]
    8168:	e1a02211 	lsl	r2, r1, r2
    816c:	e5832000 	str	r2, [r3]
    8170:	e1a00000 	nop			; (mov r0, r0)
    8174:	e28bd000 	add	sp, fp, #0
    8178:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
    817c:	e12fff1e 	bx	lr
    8180:	00008284 	andeq	r8, r0, r4, lsl #5

00008184 <gpio_set_off>:
    8184:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    8188:	e28db000 	add	fp, sp, #0
    818c:	e24dd00c 	sub	sp, sp, #12
    8190:	e50b0008 	str	r0, [fp, #-8]
    8194:	e59f3020 	ldr	r3, [pc, #32]	; 81bc <gpio_set_off+0x38>
    8198:	e5933000 	ldr	r3, [r3]
    819c:	e3a01001 	mov	r1, #1
    81a0:	e51b2008 	ldr	r2, [fp, #-8]
    81a4:	e1a02211 	lsl	r2, r1, r2
    81a8:	e5832000 	str	r2, [r3]
    81ac:	e1a00000 	nop			; (mov r0, r0)
    81b0:	e28bd000 	add	sp, fp, #0
    81b4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
    81b8:	e12fff1e 	bx	lr
    81bc:	00008288 	andeq	r8, r0, r8, lsl #5

000081c0 <delay>:
    81c0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    81c4:	e28db000 	add	fp, sp, #0
    81c8:	e24dd00c 	sub	sp, sp, #12
    81cc:	e50b0008 	str	r0, [fp, #-8]
    81d0:	ea000000 	b	81d8 <delay+0x18>
    81d4:	e2811000 	add	r1, r1, #0
    81d8:	e51b3008 	ldr	r3, [fp, #-8]
    81dc:	e2432001 	sub	r2, r3, #1
    81e0:	e50b2008 	str	r2, [fp, #-8]
    81e4:	e3530000 	cmp	r3, #0
    81e8:	1afffff9 	bne	81d4 <delay+0x14>
    81ec:	e1a00000 	nop			; (mov r0, r0)
    81f0:	e28bd000 	add	sp, fp, #0
    81f4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
    81f8:	e12fff1e 	bx	lr

000081fc <notmain>:
    81fc:	e92d4800 	push	{fp, lr}
    8200:	e28db004 	add	fp, sp, #4
    8204:	e24dd008 	sub	sp, sp, #8
    8208:	e3a03005 	mov	r3, #5
    820c:	e50b3008 	str	r3, [fp, #-8]
    8210:	e3a03010 	mov	r3, #16
    8214:	e50b300c 	str	r3, [fp, #-12]
    8218:	e51b3008 	ldr	r3, [fp, #-8]
    821c:	e1a00003 	mov	r0, r3
    8220:	ebffff7d 	bl	801c <gpio_set_output>
    8224:	e51b300c 	ldr	r3, [fp, #-12]
    8228:	e1a00003 	mov	r0, r3
    822c:	ebffff7a 	bl	801c <gpio_set_output>
    8230:	e51b3008 	ldr	r3, [fp, #-8]
    8234:	e1a00003 	mov	r0, r3
    8238:	ebffffc2 	bl	8148 <gpio_set_on>
    823c:	e51b300c 	ldr	r3, [fp, #-12]
    8240:	e1a00003 	mov	r0, r3
    8244:	ebffffce 	bl	8184 <gpio_set_off>
    8248:	e59f0024 	ldr	r0, [pc, #36]	; 8274 <notmain+0x78>
    824c:	ebffffdb 	bl	81c0 <delay>
    8250:	e51b3008 	ldr	r3, [fp, #-8]
    8254:	e1a00003 	mov	r0, r3
    8258:	ebffffc9 	bl	8184 <gpio_set_off>
    825c:	e51b300c 	ldr	r3, [fp, #-12]
    8260:	e1a00003 	mov	r0, r3
    8264:	ebffffb7 	bl	8148 <gpio_set_on>
    8268:	e59f0004 	ldr	r0, [pc, #4]	; 8274 <notmain+0x78>
    826c:	ebffffd3 	bl	81c0 <delay>
    8270:	eaffffee 	b	8230 <notmain+0x34>
    8274:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data:

00008278 <gpio_fsel0>:
    8278:	20200000 	eorcs	r0, r0, r0

0000827c <gpio_fsel1>:
    827c:	20200004 	eorcs	r0, r0, r4

00008280 <gpio_fsel2>:
    8280:	20200008 	eorcs	r0, r0, r8

00008284 <gpio_set0>:
    8284:	2020001c 	eorcs	r0, r0, ip, lsl r0

00008288 <gpio_clr0>:
    8288:	20200028 	eorcs	r0, r0, r8, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	54347620 	ldrtpl	r7, [r4], #-1568	; 0xfffff9e0
  18:	08020600 	stmdaeq	r2, {r9, sl}
  1c:	12010901 	andne	r0, r1, #16384	; 0x4000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <gpio_clr0+0x10c8a9c>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...
