# do lab5Combined.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab5Combined
# 
# Top level modules:
# 	lab5Combined
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab5Combined_vlg_sample_tst
# -- Compiling module lab5Combined_vlg_check_tst
# -- Compiling module lab5Combined_vlg_vec_tst
# 
# Top level modules:
# 	lab5Combined_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lab5Combined_vlg_vec_tst 
# Loading work.lab5Combined_vlg_vec_tst
# Loading work.lab5Combined
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading work.lab5Combined_vlg_sample_tst
# Loading work.lab5Combined_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port current_State[0] :: @time = 10000.000 ps
#      Expected value = 0000000
#      Real value = 0000001
# ERROR! Vector Mismatch for output port std_ID[2] :: @time = 10000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port std_ID[5] :: @time = 10000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port std_ID[0] :: @time = 20000.000 ps
#      Expected value = 0000001
#      Real value = 0100100
# ERROR! Vector Mismatch for output port current_State[1] :: @time = 30000.000 ps
#      Expected value = 0000010
#      Real value = 0000001
# ERROR! Vector Mismatch for output port std_ID[1] :: @time = 30000.000 ps
#      Expected value = 0000010
#      Real value = 0100100
# ERROR! Vector Mismatch for output port current_State[2] :: @time = 50000.000 ps
#      Expected value = 0000100
#      Real value = 0000001
# ERROR! Vector Mismatch for output port current_State[0] :: @time = 60000.000 ps
#      Expected value = 0000101
#      Real value = 0000000
# ERROR! Vector Mismatch for output port std_ID[2] :: @time = 60000.000 ps
#      Expected value = 0000101
#      Real value = 0000001
# ERROR! Vector Mismatch for output port std_ID[0] :: @time = 70000.000 ps
#      Expected value = 0000110
#      Real value = 0000001
# ERROR! Vector Mismatch for output port current_State[3] :: @time = 90000.000 ps
#      Expected value = 0001000
#      Real value = 0000000
# ERROR! Vector Mismatch for output port std_ID[3] :: @time = 90000.000 ps
#      Expected value = 0001000
#      Real value = 0000001
#          12 mismatched vectors : Simulation failed !
# ** Note: $finish    : lab5Combined.vt(409)
#    Time: 160 ns  Iteration: 0  Instance: /lab5Combined_vlg_vec_tst/tb_out
