#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bffabc16330 .scope module, "mux4" "mux4" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0x5bffabbea720 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000100000>;
v0x5bffabc1a740_0 .net *"_ivl_1", 0 0, L_0x5bffabc44900;  1 drivers
v0x5bffabc02460_0 .net *"_ivl_3", 0 0, L_0x5bffabc449a0;  1 drivers
v0x5bffabc02560_0 .net *"_ivl_4", 31 0, L_0x5bffabc44a40;  1 drivers
v0x5bffabb5cd20_0 .net *"_ivl_7", 0 0, L_0x5bffabc44ae0;  1 drivers
v0x5bffabc372e0_0 .net *"_ivl_8", 31 0, L_0x5bffabc44b80;  1 drivers
o0x793369ece108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bffabc37410_0 .net "a", 31 0, o0x793369ece108;  0 drivers
o0x793369ece138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bffabc374f0_0 .net "b", 31 0, o0x793369ece138;  0 drivers
o0x793369ece168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bffabc375d0_0 .net "c", 31 0, o0x793369ece168;  0 drivers
o0x793369ece198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5bffabc376b0_0 .net "d", 31 0, o0x793369ece198;  0 drivers
v0x5bffabc37790_0 .net "out", 31 0, L_0x5bffabc44c20;  1 drivers
o0x793369ece1f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5bffabc37870_0 .net "sel", 1 0, o0x793369ece1f8;  0 drivers
L_0x5bffabc44900 .part o0x793369ece1f8, 1, 1;
L_0x5bffabc449a0 .part o0x793369ece1f8, 0, 1;
L_0x5bffabc44a40 .functor MUXZ 32, o0x793369ece168, o0x793369ece198, L_0x5bffabc449a0, C4<>;
L_0x5bffabc44ae0 .part o0x793369ece1f8, 0, 1;
L_0x5bffabc44b80 .functor MUXZ 32, o0x793369ece108, o0x793369ece138, L_0x5bffabc44ae0, C4<>;
L_0x5bffabc44c20 .functor MUXZ 32, L_0x5bffabc44b80, L_0x5bffabc44a40, L_0x5bffabc44900, C4<>;
S_0x5bffabc06d00 .scope module, "tb_top_riscv_single" "tb_top_riscv_single" 3 3;
 .timescale -9 -12;
P_0x5bffabc02500 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0x5bffabc44700_0 .var "clk", 0 0;
v0x5bffabc447a0_0 .var "reset", 0 0;
v0x5bffabc44860_0 .net "result", 31 0, L_0x5bffabc56710;  1 drivers
S_0x5bffabc37a10 .scope module, "dut" "top_riscv_single" 3 11, 4 1 0, S_0x5bffabc06d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "result";
P_0x5bffabc37bc0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5bffabc43d30_0 .net "clk", 0 0, v0x5bffabc44700_0;  1 drivers
v0x5bffabc43dd0_0 .net "funct3", 2 0, L_0x5bffabc57600;  1 drivers
v0x5bffabc43ee0_0 .net "instr", 31 0, L_0x5bffabc57840;  1 drivers
v0x5bffabc43f80_0 .net "mem_wr_addr", 31 0, L_0x5bffabc567e0;  1 drivers
v0x5bffabc44040_0 .net "mem_wr_data", 31 0, L_0x5bffabc568e0;  1 drivers
v0x5bffabc44150_0 .net "mem_write", 0 0, L_0x5bffabc56b20;  1 drivers
v0x5bffabc441f0_0 .net "pc", 31 0, v0x5bffabc3d650_0;  1 drivers
v0x5bffabc442b0_0 .net "read_data", 31 0, v0x5bffabc42ee0_0;  1 drivers
v0x5bffabc44400_0 .net "reset", 0 0, v0x5bffabc447a0_0;  1 drivers
v0x5bffabc44530_0 .net "result", 31 0, L_0x5bffabc56710;  alias, 1 drivers
S_0x5bffabc37cd0 .scope module, "cpu" "riscv_cpu" 4 11, 5 1 0, S_0x5bffabc37a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "read_data";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "mem_wr_addr";
    .port_info 6 /OUTPUT 32 "mem_wr_data";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 3 "funct3";
    .port_info 9 /OUTPUT 32 "result";
P_0x5bffabc37ed0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5bffabc39740_0 .net "alu_control", 3 0, v0x5bffabc38560_0;  1 drivers
v0x5bffabc40c50_0 .net "alu_src", 0 0, L_0x5bffabc56bc0;  1 drivers
v0x5bffabc40d10_0 .net "clk", 0 0, v0x5bffabc44700_0;  alias, 1 drivers
v0x5bffabc40db0_0 .net "funct3", 2 0, L_0x5bffabc57600;  alias, 1 drivers
v0x5bffabc40e50_0 .net "imm_src", 1 0, L_0x5bffabc56d20;  1 drivers
v0x5bffabc40f60_0 .net "instr", 31 0, L_0x5bffabc57840;  alias, 1 drivers
v0x5bffabc41020_0 .net "mem_wr_addr", 31 0, L_0x5bffabc567e0;  alias, 1 drivers
v0x5bffabc410c0_0 .net "mem_wr_data", 31 0, L_0x5bffabc568e0;  alias, 1 drivers
v0x5bffabc41160_0 .net "mem_write", 0 0, L_0x5bffabc56b20;  alias, 1 drivers
v0x5bffabc41200_0 .net "msb", 0 0, L_0x5bffabc560f0;  1 drivers
v0x5bffabc412a0_0 .net "pc", 31 0, v0x5bffabc3d650_0;  alias, 1 drivers
v0x5bffabc413d0_0 .net "pc_src", 0 0, v0x5bffabc38f50_0;  1 drivers
v0x5bffabc41470_0 .net "read_data", 31 0, v0x5bffabc42ee0_0;  alias, 1 drivers
v0x5bffabc41530_0 .net "reg_write", 0 0, L_0x5bffabc56e50;  1 drivers
v0x5bffabc415d0_0 .net "reset", 0 0, v0x5bffabc447a0_0;  alias, 1 drivers
v0x5bffabc41670_0 .net "result", 31 0, L_0x5bffabc56710;  alias, 1 drivers
v0x5bffabc41730_0 .net "result_src", 1 0, L_0x5bffabc56a80;  1 drivers
v0x5bffabc41900_0 .net "sltu", 0 0, L_0x5bffabc562e0;  1 drivers
v0x5bffabc419a0_0 .net "zero", 0 0, L_0x5bffabc55fc0;  1 drivers
L_0x5bffabc571e0 .part L_0x5bffabc57840, 0, 7;
L_0x5bffabc57390 .part L_0x5bffabc57840, 12, 3;
L_0x5bffabc57430 .part L_0x5bffabc57840, 30, 1;
L_0x5bffabc57500 .part L_0x5bffabc57840, 5, 1;
L_0x5bffabc57600 .part L_0x5bffabc57840, 12, 3;
S_0x5bffabc38070 .scope module, "cp" "controller" 5 23, 6 1 0, S_0x5bffabc37cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "op_5";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /INPUT 1 "msb";
    .port_info 6 /INPUT 1 "sltu";
    .port_info 7 /OUTPUT 1 "pc_src";
    .port_info 8 /OUTPUT 2 "result_src";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 4 "alu_control";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 2 "imm_src";
    .port_info 13 /OUTPUT 1 "reg_write";
v0x5bffabc38460_0 .net *"_ivl_9", 9 0, v0x5bffabc388d0_0;  1 drivers
v0x5bffabc38560_0 .var "alu_control", 3 0;
v0x5bffabc38640_0 .net "alu_op", 1 0, L_0x5bffabc56fc0;  1 drivers
v0x5bffabc38700_0 .net "alu_src", 0 0, L_0x5bffabc56bc0;  alias, 1 drivers
v0x5bffabc387c0_0 .net "branch", 0 0, L_0x5bffabc569e0;  1 drivers
v0x5bffabc388d0_0 .var "controls", 9 0;
v0x5bffabc389b0_0 .net "funct3", 2 0, L_0x5bffabc57390;  1 drivers
v0x5bffabc38a90_0 .net "funct7_5", 0 0, L_0x5bffabc57430;  1 drivers
v0x5bffabc38b50_0 .net "imm_src", 1 0, L_0x5bffabc56d20;  alias, 1 drivers
v0x5bffabc38c30_0 .net "mem_write", 0 0, L_0x5bffabc56b20;  alias, 1 drivers
v0x5bffabc38cf0_0 .net "msb", 0 0, L_0x5bffabc560f0;  alias, 1 drivers
v0x5bffabc38db0_0 .net "op_5", 0 0, L_0x5bffabc57500;  1 drivers
v0x5bffabc38e70_0 .net "opcode", 6 0, L_0x5bffabc571e0;  1 drivers
v0x5bffabc38f50_0 .var "pc_src", 0 0;
v0x5bffabc39010_0 .net "reg_write", 0 0, L_0x5bffabc56e50;  alias, 1 drivers
v0x5bffabc390d0_0 .net "result_src", 1 0, L_0x5bffabc56a80;  alias, 1 drivers
v0x5bffabc391b0_0 .net "sltu", 0 0, L_0x5bffabc562e0;  alias, 1 drivers
v0x5bffabc39270_0 .net "zero", 0 0, L_0x5bffabc55fc0;  alias, 1 drivers
E_0x5bffabb5bcd0/0 .event anyedge, v0x5bffabc387c0_0, v0x5bffabc389b0_0, v0x5bffabc39270_0, v0x5bffabc38cf0_0;
E_0x5bffabb5bcd0/1 .event anyedge, v0x5bffabc391b0_0, v0x5bffabc38640_0, v0x5bffabc38a90_0, v0x5bffabc38db0_0;
E_0x5bffabb5bcd0 .event/or E_0x5bffabb5bcd0/0, E_0x5bffabb5bcd0/1;
E_0x5bffabb94630 .event anyedge, v0x5bffabc38e70_0;
L_0x5bffabc569e0 .part v0x5bffabc388d0_0, 9, 1;
L_0x5bffabc56a80 .part v0x5bffabc388d0_0, 7, 2;
L_0x5bffabc56b20 .part v0x5bffabc388d0_0, 6, 1;
L_0x5bffabc56bc0 .part v0x5bffabc388d0_0, 5, 1;
L_0x5bffabc56d20 .part v0x5bffabc388d0_0, 3, 2;
L_0x5bffabc56e50 .part v0x5bffabc388d0_0, 2, 1;
L_0x5bffabc56fc0 .part v0x5bffabc388d0_0, 0, 2;
S_0x5bffabc394f0 .scope module, "dp" "datapath" 5 20, 7 1 0, S_0x5bffabc37cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 2 "result_src";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 4 "alu_control";
    .port_info 7 /INPUT 1 "alu_src";
    .port_info 8 /INPUT 2 "imm_src";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /INPUT 32 "read_data";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 1 "msb";
    .port_info 14 /OUTPUT 1 "sltu";
    .port_info 15 /OUTPUT 32 "mem_wr_data";
    .port_info 16 /OUTPUT 32 "mem_wr_addr";
    .port_info 17 /OUTPUT 32 "result";
P_0x5bffabc396a0 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000100000>;
L_0x5bffabc55ca0 .functor BUFZ 32, L_0x5bffabc45000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bffabc567e0 .functor BUFZ 32, L_0x5bffabc55690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bffabc568e0 .functor BUFZ 32, v0x5bffabc3b100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bffabc3efd0_0 .net "alu_control", 3 0, v0x5bffabc38560_0;  alias, 1 drivers
v0x5bffabc3f100_0 .net "alu_result", 31 0, v0x5bffabc3b100_0;  1 drivers
v0x5bffabc3f210_0 .net "alu_src", 0 0, L_0x5bffabc56bc0;  alias, 1 drivers
v0x5bffabc3f300_0 .net "clk", 0 0, v0x5bffabc44700_0;  alias, 1 drivers
v0x5bffabc3f3f0_0 .net "imm_extend", 31 0, v0x5bffabc3a3e0_0;  1 drivers
v0x5bffabc3f4e0_0 .net "imm_src", 1 0, L_0x5bffabc56d20;  alias, 1 drivers
v0x5bffabc3f5f0_0 .net "instr", 31 0, L_0x5bffabc57840;  alias, 1 drivers
v0x5bffabc3f6d0_0 .net "mem_wr_addr", 31 0, L_0x5bffabc568e0;  alias, 1 drivers
v0x5bffabc3f7b0_0 .net "mem_wr_data", 31 0, L_0x5bffabc567e0;  alias, 1 drivers
v0x5bffabc3f890_0 .net "mem_write", 0 0, L_0x5bffabc56b20;  alias, 1 drivers
v0x5bffabc3f930_0 .net "msb", 0 0, L_0x5bffabc560f0;  alias, 1 drivers
v0x5bffabc3f9d0_0 .net "pc", 31 0, v0x5bffabc3d650_0;  alias, 1 drivers
v0x5bffabc3fa70_0 .net "pc_next", 31 0, L_0x5bffabc44da0;  1 drivers
v0x5bffabc3fb80_0 .net "pc_plus4", 31 0, L_0x5bffabc44f60;  1 drivers
v0x5bffabc3fc40_0 .net "pc_src", 0 0, v0x5bffabc38f50_0;  alias, 1 drivers
v0x5bffabc3fd30_0 .net "pc_target", 31 0, L_0x5bffabc55080;  1 drivers
v0x5bffabc3fe40_0 .net "read_data", 31 0, v0x5bffabc42ee0_0;  alias, 1 drivers
v0x5bffabc40010_0 .net "reg_write", 0 0, L_0x5bffabc56e50;  alias, 1 drivers
v0x5bffabc40100_0 .net "reset", 0 0, v0x5bffabc447a0_0;  alias, 1 drivers
v0x5bffabc401f0_0 .net "result", 31 0, L_0x5bffabc56710;  alias, 1 drivers
v0x5bffabc402e0_0 .net "result_src", 1 0, L_0x5bffabc56a80;  alias, 1 drivers
v0x5bffabc403f0_0 .net "rs1_data", 31 0, L_0x5bffabc45000;  1 drivers
v0x5bffabc404b0_0 .net "rs2_data", 31 0, L_0x5bffabc55690;  1 drivers
v0x5bffabc405a0_0 .net "sltu", 0 0, L_0x5bffabc562e0;  alias, 1 drivers
v0x5bffabc40690_0 .net "srcA", 31 0, L_0x5bffabc55ca0;  1 drivers
v0x5bffabc40750_0 .net "srcB", 31 0, L_0x5bffabc55ae0;  1 drivers
v0x5bffabc40840_0 .net "zero", 0 0, L_0x5bffabc55fc0;  alias, 1 drivers
L_0x5bffabc55750 .part L_0x5bffabc57840, 15, 5;
L_0x5bffabc558d0 .part L_0x5bffabc57840, 20, 5;
L_0x5bffabc55970 .part L_0x5bffabc57840, 7, 5;
L_0x5bffabc55a10 .part L_0x5bffabc57840, 7, 25;
S_0x5bffabc399a0 .scope module, "alusrc_mux" "mux2" 7 37, 8 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5bffabc39b80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x5bffabc39c80_0 .net "a", 31 0, L_0x5bffabc55690;  alias, 1 drivers
v0x5bffabc39d80_0 .net "b", 31 0, v0x5bffabc3a3e0_0;  alias, 1 drivers
v0x5bffabc39e60_0 .net "out", 31 0, L_0x5bffabc55ae0;  alias, 1 drivers
v0x5bffabc39f50_0 .net "sel", 0 0, L_0x5bffabc56bc0;  alias, 1 drivers
L_0x5bffabc55ae0 .functor MUXZ 32, L_0x5bffabc55690, v0x5bffabc3a3e0_0, L_0x5bffabc56bc0, C4<>;
S_0x5bffabc3a0b0 .scope module, "imm_extendBlock" "imm_extend" 7 34, 9 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "imm_src";
    .port_info 2 /OUTPUT 32 "imm_extend";
P_0x5bffabc3a2b0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3a3e0_0 .var "imm_extend", 31 0;
v0x5bffabc3a4f0_0 .net "imm_src", 1 0, L_0x5bffabc56d20;  alias, 1 drivers
v0x5bffabc3a5c0_0 .net "instr", 31 7, L_0x5bffabc55a10;  1 drivers
E_0x5bffabb7f290 .event anyedge, v0x5bffabc38b50_0, v0x5bffabc3a5c0_0;
S_0x5bffabc3a710 .scope module, "main_alu" "alu" 7 41, 10 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "msb";
    .port_info 6 /OUTPUT 1 "sltu";
P_0x5bffabc3a920 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x793369e850f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3aac0_0 .net/2u *"_ivl_0", 31 0, L_0x793369e850f0;  1 drivers
v0x5bffabc3aba0_0 .net *"_ivl_2", 0 0, L_0x5bffabc55d10;  1 drivers
L_0x793369e85138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3ac60_0 .net/2s *"_ivl_4", 1 0, L_0x793369e85138;  1 drivers
L_0x793369e85180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3ad50_0 .net/2s *"_ivl_6", 1 0, L_0x793369e85180;  1 drivers
v0x5bffabc3ae30_0 .net *"_ivl_8", 1 0, L_0x5bffabc55e00;  1 drivers
v0x5bffabc3af60_0 .net "a", 31 0, L_0x5bffabc55ca0;  alias, 1 drivers
v0x5bffabc3b040_0 .net "alu_control", 3 0, v0x5bffabc38560_0;  alias, 1 drivers
v0x5bffabc3b100_0 .var "alu_result", 31 0;
v0x5bffabc3b1c0_0 .net "b", 31 0, L_0x5bffabc55ae0;  alias, 1 drivers
v0x5bffabc3b2b0_0 .net "msb", 0 0, L_0x5bffabc560f0;  alias, 1 drivers
v0x5bffabc3b380_0 .net "sltu", 0 0, L_0x5bffabc562e0;  alias, 1 drivers
v0x5bffabc3b450_0 .net "zero", 0 0, L_0x5bffabc55fc0;  alias, 1 drivers
E_0x5bffabc20de0 .event anyedge, v0x5bffabc38560_0, v0x5bffabc3af60_0, v0x5bffabc39e60_0;
L_0x5bffabc55d10 .cmp/eq 32, v0x5bffabc3b100_0, L_0x793369e850f0;
L_0x5bffabc55e00 .functor MUXZ 2, L_0x793369e85180, L_0x793369e85138, L_0x5bffabc55d10, C4<>;
L_0x5bffabc55fc0 .part L_0x5bffabc55e00, 0, 1;
L_0x5bffabc560f0 .part v0x5bffabc3b100_0, 31, 1;
L_0x5bffabc562e0 .cmp/gt 32, L_0x5bffabc55ae0, L_0x5bffabc55ca0;
S_0x5bffabc3b5c0 .scope module, "main_pc_mux" "mux2" 7 25, 8 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5bffabc3b750 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3b8e0_0 .net "a", 31 0, L_0x5bffabc44f60;  alias, 1 drivers
v0x5bffabc3b9e0_0 .net "b", 31 0, L_0x5bffabc55080;  alias, 1 drivers
v0x5bffabc3bac0_0 .net "out", 31 0, L_0x5bffabc44da0;  alias, 1 drivers
v0x5bffabc3bbb0_0 .net "sel", 0 0, v0x5bffabc38f50_0;  alias, 1 drivers
L_0x5bffabc44da0 .functor MUXZ 32, L_0x5bffabc44f60, L_0x5bffabc55080, v0x5bffabc38f50_0, C4<>;
S_0x5bffabc3bd10 .scope module, "main_reg_file" "reg_file" 7 31, 11 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 32 "wr_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
P_0x5bffabc3b7f0 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
P_0x5bffabc3b830 .param/l "n_regs" 1 11 9, +C4<00000000000000000000000000100000>;
L_0x5bffabc45000 .functor BUFZ 32, L_0x5bffabc552c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bffabc55690 .functor BUFZ 32, L_0x5bffabc55480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bffabc3c1e0_0 .net *"_ivl_0", 31 0, L_0x5bffabc552c0;  1 drivers
v0x5bffabc3c2e0_0 .net *"_ivl_10", 6 0, L_0x5bffabc55520;  1 drivers
L_0x793369e850a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3c3c0_0 .net *"_ivl_13", 1 0, L_0x793369e850a8;  1 drivers
v0x5bffabc3c4b0_0 .net *"_ivl_2", 6 0, L_0x5bffabc55360;  1 drivers
L_0x793369e85060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3c590_0 .net *"_ivl_5", 1 0, L_0x793369e85060;  1 drivers
v0x5bffabc3c6c0_0 .net *"_ivl_8", 31 0, L_0x5bffabc55480;  1 drivers
v0x5bffabc3c7a0_0 .net "clk", 0 0, v0x5bffabc44700_0;  alias, 1 drivers
v0x5bffabc3c860_0 .var/i "i", 31 0;
v0x5bffabc3c940_0 .net "rd_addr", 4 0, L_0x5bffabc55970;  1 drivers
v0x5bffabc3ca20 .array "reg_file_array", 31 0, 31 0;
v0x5bffabc3cae0_0 .net "reg_write", 0 0, L_0x5bffabc56e50;  alias, 1 drivers
v0x5bffabc3cb80_0 .net "reset", 0 0, v0x5bffabc447a0_0;  alias, 1 drivers
v0x5bffabc3cc20_0 .net "rs1_addr", 4 0, L_0x5bffabc55750;  1 drivers
v0x5bffabc3cd00_0 .net "rs1_data", 31 0, L_0x5bffabc45000;  alias, 1 drivers
v0x5bffabc3cde0_0 .net "rs2_addr", 4 0, L_0x5bffabc558d0;  1 drivers
v0x5bffabc3cec0_0 .net "rs2_data", 31 0, L_0x5bffabc55690;  alias, 1 drivers
v0x5bffabc3cfb0_0 .net "wr_data", 31 0, L_0x5bffabc56710;  alias, 1 drivers
E_0x5bffabc22700/0 .event negedge, v0x5bffabc3cb80_0;
E_0x5bffabc22700/1 .event posedge, v0x5bffabc3c7a0_0;
E_0x5bffabc22700 .event/or E_0x5bffabc22700/0, E_0x5bffabc22700/1;
L_0x5bffabc552c0 .array/port v0x5bffabc3ca20, L_0x5bffabc55360;
L_0x5bffabc55360 .concat [ 5 2 0 0], L_0x5bffabc55750, L_0x793369e85060;
L_0x5bffabc55480 .array/port v0x5bffabc3ca20, L_0x5bffabc55520;
L_0x5bffabc55520 .concat [ 5 2 0 0], L_0x5bffabc558d0, L_0x793369e850a8;
S_0x5bffabc3d190 .scope module, "pc_ff" "flipflop" 7 26, 12 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5bffabc3d320 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3d490_0 .net "clk", 0 0, v0x5bffabc44700_0;  alias, 1 drivers
v0x5bffabc3d580_0 .net "d", 31 0, L_0x5bffabc44da0;  alias, 1 drivers
v0x5bffabc3d650_0 .var "q", 31 0;
v0x5bffabc3d720_0 .net "reset", 0 0, v0x5bffabc447a0_0;  alias, 1 drivers
S_0x5bffabc3d880 .scope module, "pc_plus4adder" "adder" 7 27, 13 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5bffabc3da60 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3db70_0 .net "a", 31 0, v0x5bffabc3d650_0;  alias, 1 drivers
L_0x793369e85018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5bffabc3dc80_0 .net "b", 31 0, L_0x793369e85018;  1 drivers
v0x5bffabc3dd40_0 .net "sum", 31 0, L_0x5bffabc44f60;  alias, 1 drivers
L_0x5bffabc44f60 .arith/sum 32, v0x5bffabc3d650_0, L_0x793369e85018;
S_0x5bffabc3dea0 .scope module, "pc_target_adder" "adder" 7 28, 13 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5bffabc3e080 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3e1a0_0 .net "a", 31 0, v0x5bffabc3d650_0;  alias, 1 drivers
v0x5bffabc3e2d0_0 .net "b", 31 0, v0x5bffabc3a3e0_0;  alias, 1 drivers
v0x5bffabc3e3e0_0 .net "sum", 31 0, L_0x5bffabc55080;  alias, 1 drivers
L_0x5bffabc55080 .arith/sum 32, v0x5bffabc3d650_0, v0x5bffabc3a3e0_0;
S_0x5bffabc3e4e0 .scope module, "result_mux" "mux3" 7 44, 14 1 0, S_0x5bffabc394f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5bffabc3bef0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x5bffabc3e800_0 .net *"_ivl_1", 0 0, L_0x5bffabc564a0;  1 drivers
v0x5bffabc3e8e0_0 .net *"_ivl_3", 0 0, L_0x5bffabc565d0;  1 drivers
v0x5bffabc3e9c0_0 .net *"_ivl_4", 31 0, L_0x5bffabc56670;  1 drivers
v0x5bffabc3eab0_0 .net "a", 31 0, v0x5bffabc3b100_0;  alias, 1 drivers
v0x5bffabc3eba0_0 .net "b", 31 0, v0x5bffabc42ee0_0;  alias, 1 drivers
v0x5bffabc3ecb0_0 .net "c", 31 0, L_0x5bffabc44f60;  alias, 1 drivers
v0x5bffabc3edc0_0 .net "out", 31 0, L_0x5bffabc56710;  alias, 1 drivers
v0x5bffabc3ee80_0 .net "sel", 1 0, L_0x5bffabc56a80;  alias, 1 drivers
L_0x5bffabc564a0 .part L_0x5bffabc56a80, 1, 1;
L_0x5bffabc565d0 .part L_0x5bffabc56a80, 0, 1;
L_0x5bffabc56670 .functor MUXZ 32, v0x5bffabc3b100_0, v0x5bffabc42ee0_0, L_0x5bffabc565d0, C4<>;
L_0x5bffabc56710 .functor MUXZ 32, L_0x5bffabc56670, L_0x5bffabc44f60, L_0x5bffabc564a0, C4<>;
S_0x5bffabc41be0 .scope module, "dm" "data_mem" 4 15, 15 1 0, S_0x5bffabc37a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /INPUT 32 "wr_addr";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "read_data";
P_0x5bffabc41de0 .param/l "MEM_SIZE" 0 15 1, +C4<00000000000000000000000000100000>;
P_0x5bffabc41e20 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
P_0x5bffabc41e60 .param/l "word_addr_bits" 1 15 12, +C4<00000000000000000000000000000010>;
v0x5bffabc421f0_0 .net *"_ivl_1", 29 0, L_0x5bffabc578b0;  1 drivers
v0x5bffabc422f0_0 .net *"_ivl_2", 31 0, L_0x5bffabc57950;  1 drivers
L_0x793369e851c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bffabc423d0_0 .net *"_ivl_5", 1 0, L_0x793369e851c8;  1 drivers
L_0x793369e85210 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5bffabc42490_0 .net/2u *"_ivl_6", 31 0, L_0x793369e85210;  1 drivers
v0x5bffabc42570_0 .net "clk", 0 0, v0x5bffabc44700_0;  alias, 1 drivers
v0x5bffabc42660 .array "data_ram", 31 0, 31 0;
v0x5bffabc42c30_0 .net "funct3", 2 0, L_0x5bffabc57600;  alias, 1 drivers
v0x5bffabc42cf0_0 .var/i "i", 31 0;
v0x5bffabc42db0_0 .net "mem_write", 0 0, L_0x5bffabc56b20;  alias, 1 drivers
v0x5bffabc42ee0_0 .var "read_data", 31 0;
v0x5bffabc42fa0_0 .net "reset", 0 0, v0x5bffabc447a0_0;  alias, 1 drivers
v0x5bffabc430d0_0 .net "word_addr", 31 0, L_0x5bffabc579f0;  1 drivers
v0x5bffabc431b0_0 .net "wr_addr", 31 0, L_0x5bffabc567e0;  alias, 1 drivers
v0x5bffabc43270_0 .net "wr_data", 31 0, L_0x5bffabc568e0;  alias, 1 drivers
v0x5bffabc42660_0 .array/port v0x5bffabc42660, 0;
v0x5bffabc42660_1 .array/port v0x5bffabc42660, 1;
E_0x5bffabc42090/0 .event anyedge, v0x5bffabc40db0_0, v0x5bffabc430d0_0, v0x5bffabc42660_0, v0x5bffabc42660_1;
v0x5bffabc42660_2 .array/port v0x5bffabc42660, 2;
v0x5bffabc42660_3 .array/port v0x5bffabc42660, 3;
v0x5bffabc42660_4 .array/port v0x5bffabc42660, 4;
v0x5bffabc42660_5 .array/port v0x5bffabc42660, 5;
E_0x5bffabc42090/1 .event anyedge, v0x5bffabc42660_2, v0x5bffabc42660_3, v0x5bffabc42660_4, v0x5bffabc42660_5;
v0x5bffabc42660_6 .array/port v0x5bffabc42660, 6;
v0x5bffabc42660_7 .array/port v0x5bffabc42660, 7;
v0x5bffabc42660_8 .array/port v0x5bffabc42660, 8;
v0x5bffabc42660_9 .array/port v0x5bffabc42660, 9;
E_0x5bffabc42090/2 .event anyedge, v0x5bffabc42660_6, v0x5bffabc42660_7, v0x5bffabc42660_8, v0x5bffabc42660_9;
v0x5bffabc42660_10 .array/port v0x5bffabc42660, 10;
v0x5bffabc42660_11 .array/port v0x5bffabc42660, 11;
v0x5bffabc42660_12 .array/port v0x5bffabc42660, 12;
v0x5bffabc42660_13 .array/port v0x5bffabc42660, 13;
E_0x5bffabc42090/3 .event anyedge, v0x5bffabc42660_10, v0x5bffabc42660_11, v0x5bffabc42660_12, v0x5bffabc42660_13;
v0x5bffabc42660_14 .array/port v0x5bffabc42660, 14;
v0x5bffabc42660_15 .array/port v0x5bffabc42660, 15;
v0x5bffabc42660_16 .array/port v0x5bffabc42660, 16;
v0x5bffabc42660_17 .array/port v0x5bffabc42660, 17;
E_0x5bffabc42090/4 .event anyedge, v0x5bffabc42660_14, v0x5bffabc42660_15, v0x5bffabc42660_16, v0x5bffabc42660_17;
v0x5bffabc42660_18 .array/port v0x5bffabc42660, 18;
v0x5bffabc42660_19 .array/port v0x5bffabc42660, 19;
v0x5bffabc42660_20 .array/port v0x5bffabc42660, 20;
v0x5bffabc42660_21 .array/port v0x5bffabc42660, 21;
E_0x5bffabc42090/5 .event anyedge, v0x5bffabc42660_18, v0x5bffabc42660_19, v0x5bffabc42660_20, v0x5bffabc42660_21;
v0x5bffabc42660_22 .array/port v0x5bffabc42660, 22;
v0x5bffabc42660_23 .array/port v0x5bffabc42660, 23;
v0x5bffabc42660_24 .array/port v0x5bffabc42660, 24;
v0x5bffabc42660_25 .array/port v0x5bffabc42660, 25;
E_0x5bffabc42090/6 .event anyedge, v0x5bffabc42660_22, v0x5bffabc42660_23, v0x5bffabc42660_24, v0x5bffabc42660_25;
v0x5bffabc42660_26 .array/port v0x5bffabc42660, 26;
v0x5bffabc42660_27 .array/port v0x5bffabc42660, 27;
v0x5bffabc42660_28 .array/port v0x5bffabc42660, 28;
v0x5bffabc42660_29 .array/port v0x5bffabc42660, 29;
E_0x5bffabc42090/7 .event anyedge, v0x5bffabc42660_26, v0x5bffabc42660_27, v0x5bffabc42660_28, v0x5bffabc42660_29;
v0x5bffabc42660_30 .array/port v0x5bffabc42660, 30;
v0x5bffabc42660_31 .array/port v0x5bffabc42660, 31;
E_0x5bffabc42090/8 .event anyedge, v0x5bffabc42660_30, v0x5bffabc42660_31;
E_0x5bffabc42090 .event/or E_0x5bffabc42090/0, E_0x5bffabc42090/1, E_0x5bffabc42090/2, E_0x5bffabc42090/3, E_0x5bffabc42090/4, E_0x5bffabc42090/5, E_0x5bffabc42090/6, E_0x5bffabc42090/7, E_0x5bffabc42090/8;
L_0x5bffabc578b0 .part L_0x5bffabc567e0, 2, 30;
L_0x5bffabc57950 .concat [ 30 2 0 0], L_0x5bffabc578b0, L_0x793369e851c8;
L_0x5bffabc579f0 .arith/mod 32, L_0x5bffabc57950, L_0x793369e85210;
S_0x5bffabc43450 .scope module, "im" "instr_mem" 4 13, 16 4 0, S_0x5bffabc37a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5bffabc435e0 .param/l "ADDR_WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
P_0x5bffabc43620 .param/l "DATA_WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
P_0x5bffabc43660 .param/l "MEM_SIZE" 0 16 4, +C4<00000000000000000000001000000000>;
L_0x5bffabc57840 .functor BUFZ 32, L_0x5bffabc576a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bffabc43830_0 .net *"_ivl_0", 31 0, L_0x5bffabc576a0;  1 drivers
v0x5bffabc43930_0 .net *"_ivl_3", 29 0, L_0x5bffabc577a0;  1 drivers
v0x5bffabc43a10_0 .net "instr", 31 0, L_0x5bffabc57840;  alias, 1 drivers
v0x5bffabc43b00_0 .net "instr_addr", 31 0, v0x5bffabc3d650_0;  alias, 1 drivers
v0x5bffabc43bc0 .array "instr_ram", 511 0, 31 0;
L_0x5bffabc576a0 .array/port v0x5bffabc43bc0, L_0x5bffabc577a0;
L_0x5bffabc577a0 .part v0x5bffabc3d650_0, 2, 30;
    .scope S_0x5bffabc3d190;
T_0 ;
    %wait E_0x5bffabc22700;
    %load/vec4 v0x5bffabc3d720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bffabc3d650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5bffabc3d580_0;
    %assign/vec4 v0x5bffabc3d650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5bffabc3bd10;
T_1 ;
    %wait E_0x5bffabc22700;
    %load/vec4 v0x5bffabc3cb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bffabc3c860_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5bffabc3c860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5bffabc3c860_0;
    %store/vec4a v0x5bffabc3ca20, 4, 0;
    %load/vec4 v0x5bffabc3c860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bffabc3c860_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5bffabc3cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5bffabc3cfb0_0;
    %load/vec4 v0x5bffabc3c940_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5bffabc3ca20, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5bffabc3a0b0;
T_2 ;
    %wait E_0x5bffabb7f290;
    %load/vec4 v0x5bffabc3a4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5bffabc3a3e0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc3a3e0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc3a3e0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5bffabc3a3e0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bffabc3a5c0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5bffabc3a3e0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5bffabc3a710;
T_3 ;
    %wait E_0x5bffabc20de0;
    %load/vec4 v0x5bffabc3b040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %add;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x5bffabc3af60_0;
    %ix/getv 4, v0x5bffabc3b1c0_0;
    %shiftl 4;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x5bffabc3af60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5bffabc3b1c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x5bffabc3af60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
T_3.13 ;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %xor;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5bffabc3af60_0;
    %ix/getv 4, v0x5bffabc3b1c0_0;
    %shiftr 4;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5bffabc3af60_0;
    %ix/getv 4, v0x5bffabc3b1c0_0;
    %shiftr/s 4;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %or;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5bffabc3af60_0;
    %load/vec4 v0x5bffabc3b1c0_0;
    %and;
    %store/vec4 v0x5bffabc3b100_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5bffabc38070;
T_4 ;
    %wait E_0x5bffabb94630;
    %load/vec4 v0x5bffabc38e70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 480, 384, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 38, 0, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 172, 0, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 30, 24, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 945, 384, 10;
    %store/vec4 v0x5bffabc388d0_0, 0, 10;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bffabc38070;
T_5 ;
    %wait E_0x5bffabb5bcd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %load/vec4 v0x5bffabc387c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5bffabc389b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5bffabc39270_0;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5bffabc39270_0;
    %inv;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5bffabc38cf0_0;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5bffabc38cf0_0;
    %inv;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5bffabc391b0_0;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5bffabc391b0_0;
    %inv;
    %store/vec4 v0x5bffabc38f50_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v0x5bffabc38640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x5bffabc389b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %jmp T_5.22;
T_5.14 ;
    %load/vec4 v0x5bffabc38a90_0;
    %load/vec4 v0x5bffabc38db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
T_5.24 ;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.19 ;
    %load/vec4 v0x5bffabc38a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
T_5.26 ;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bffabc38560_0, 0, 4;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bffabc43450;
T_6 ;
    %vpi_call 16 13 "$readmemh", "instr_mem_contents.hex", v0x5bffabc43bc0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5bffabc41be0;
T_7 ;
    %wait E_0x5bffabc22700;
    %load/vec4 v0x5bffabc42fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bffabc42cf0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5bffabc42cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5bffabc42cf0_0;
    %store/vec4a v0x5bffabc42660, 4, 0;
    %load/vec4 v0x5bffabc42cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bffabc42cf0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bffabc42db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5bffabc42c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5bffabc43270_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x5bffabc430d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5bffabc42660, 4, 5;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5bffabc43270_0;
    %ix/getv 4, v0x5bffabc430d0_0;
    %store/vec4a v0x5bffabc42660, 4, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5bffabc41be0;
T_8 ;
    %wait E_0x5bffabc42090;
    %load/vec4 v0x5bffabc42c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.10;
T_8.7 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.10;
T_8.8 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.11 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.2 ;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.14 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5bffabc430d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5bffabc430d0_0;
    %load/vec4a v0x5bffabc42660, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bffabc42ee0_0, 0, 32;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bffabc06d00;
T_9 ;
    %vpi_call 3 19 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bffabc06d00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bffabc44700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bffabc447a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bffabc447a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5bffabc06d00;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x5bffabc44700_0;
    %inv;
    %store/vec4 v0x5bffabc44700_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5bffabc06d00;
T_11 ;
    %delay 200000, 0;
    %vpi_call 3 36 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5bffabc06d00;
T_12 ;
    %vpi_call 3 41 "$monitor", "Time: %0t | Result: %h", $time, v0x5bffabc44860_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "mux4.v";
    "tb.v";
    "top_riscv_single.v";
    "riscv_cpu.v";
    "controller.v";
    "datapath.v";
    "mux2.v";
    "imm_extend.v";
    "alu.v";
    "reg_file.v";
    "flipflop.v";
    "adder.v";
    "mux3.v";
    "data_mem.v";
    "instr_mem.v";
