#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 12:48:03 2023
# Process ID: 16813
# Current directory: /home/bharath/Documents/required/projects/AStar-Accelarator
# Command line: vivado .
# Log file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.log
# Journal file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.jou
# Running On: bharath-Aspire-A715-41G, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 6152 MB
#-----------------------------------------------------------
start_gui
create_project priority_queue /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue -part xc7s100fgga676-2
set_property board_part xilinx.com:sp701:part0:1.1 [current_project]
file mkdir /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new
close [ open /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v w ]
add_files /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v
update_compile_order -fileset sources_1
file mkdir /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v w ]
add_files -fileset sim_1 /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top queue_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source queue_tb.tcl
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
close_sim
close_project
open_project /home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.xpr
close_project
open_project /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.xpr
update_compile_order -fileset sources_1
launch_simulation
source queue_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source queue_tb.tcl
current_wave_config {}
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
