INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sources_1/ip/clock/clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sources_1/ip/clock/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sources_1/new/pll_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sim_1/new/tb_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pll_led
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sim_1/new/tb_pll.v:40]
ERROR: [VRFC 10-2865] module 'tb_pll_led' ignored due to previous errors [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/PLL/PLL.srcs/sim_1/new/tb_pll.v:23]
