$version Generated by VerilatedVcd $end
$date Fri Jul  2 21:37:54 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # in_a $end
  $var wire  1 $ in_b $end
  $var wire  1 & out_c $end
  $var wire  1 % out_s $end
  $scope module top $end
   $var wire  1 # in_a $end
   $var wire  1 $ in_b $end
   $var wire  1 & out_c $end
   $var wire  1 % out_s $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#1
1#
2$
3%
#2
