//##########################################################################
//######					G0B1T HDL EXAMPLES											####
//######	Fredy Enrique Segura-Quijano fsegura@uniandes.edu.co				####   
//######																						####   
//######				MODIFICADO: Agosto de 2016 - FES								####   
//##########################################################################
//# G0B1T
//# Copyright (C) 2014 Bogot√°, Colombia
//# 
//# This program is free software: you can redistribute it and/or modify
//# it under the terms of the GNU General Public License as published by
//# the Free Software Foundation, version 3 of the License.
//#
//# This program is distributed in the hope that it will be useful,
//# but WITHOUT ANY WARRANTY; without even the implied warranty of
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
//# GNU General Public License for more details.
//#
//# You should have received a copy of the GNU General Public License
//# along with this program.  If not, see <http://www.gnu.org/licenses/>.
//#/
//###########################################################################

//=======================================================
//  MODULE Definition
//=======================================================
module RegGENERAL #(parameter DATAWIDTH_BUS=12)(
	//////////// CLOCK //////////
	RegGENERAL_CLOCK_50,
	//////////// INPUTS //////////
	RegGENERAL_Reset_InHigh,
	RegGENERAL_Write_InLow,
	RegGENERAL_DataBUS_In,
	//////////// OUTPUTS //////////
	RegGENERAL_DataBUS_Out
);
//=======================================================
//  PARAMETER declarations
//=======================================================

//=======================================================
//  PORT declarations
//=======================================================
	input			RegGENERAL_CLOCK_50;
	input			RegGENERAL_Reset_InHigh;
	input			RegGENERAL_Write_InLow;
	input 		[DATAWIDTH_BUS-1:0] RegGENERAL_DataBUS_In;
	output reg	[DATAWIDTH_BUS-1:0] RegGENERAL_DataBUS_Out;
//=======================================================
//  REG/WIRE declarations
//=======================================================
	reg [DATAWIDTH_BUS-1:0] RegGENERAL_Register;
	reg [DATAWIDTH_BUS-1:0] RegGENERAL_Signal;
//=======================================================
//  Structural coding
//=======================================================
//INPUT LOGIC: COMBINATIONAL
	always @ (*)
	if (RegGENERAL_Write_InLow == 0)	
		RegGENERAL_Signal = RegGENERAL_DataBUS_In;
	else 	
		RegGENERAL_Signal = RegGENERAL_Register;

// REGISTER : SEQUENTIAL
	always @ ( posedge RegGENERAL_CLOCK_50 , posedge RegGENERAL_Reset_InHigh)
	if (RegGENERAL_Reset_InHigh==1)
		RegGENERAL_Register <= 0;
	else
		RegGENERAL_Register <= RegGENERAL_Signal;
//=======================================================
//  Outputs
//=======================================================
// OUTPUT LOGIC : COMBINATIONAL
	always @ (*)
		RegGENERAL_DataBUS_Out = RegGENERAL_Register;  

endmodule

