{
  "name":"loop_attributes"
  , "id":904
  , "nodes":
  [
    {
      "name":"kernelV2"
      , "id":1
      , "clk":"No"
      , "fmax":"480.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernelV2.B0"
          , "id":2
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV2.B1"
          , "id":3
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"15.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v2/kernel.cpp"
                , "line":146
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV2.B10"
          , "id":12
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV2.B3"
          , "id":5
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Enabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"851.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: enabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v2/kernel.cpp"
                , "line":166
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernelV2.B5"
              , "id":7
              , "af":"480.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Enabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"21.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: enabled."
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v2/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernelV2.B6"
                  , "id":8
                  , "af":"480.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"23"
                  , "ll":"3"
                  , "lt":"28.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: disabled."
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v2/kernel.cpp"
                        , "line":190
                      }
                    ]
                  ]
                  , "type":"loop"
                }
              ]
            }
            , {
              "name":"kernelV2.B7"
              , "id":9
              , "af":"480.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"16"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernelV2.B4"
          , "id":6
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernelV2.B2"
          , "id":4
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"16X Partially unrolled kernelV2.B8"
          , "id":10
          , "af":"480.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"222"
          , "ll":"1"
          , "lt":"235.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: disabled."
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v2/kernel.cpp"
                , "line":286
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV2.B9"
          , "id":11
          , "af":"480.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
