Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:29]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
