Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 10 14:39:58 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file led_flash_timing_summary_routed.rpt -pb led_flash_timing_summary_routed.pb -rpx led_flash_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flash
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.717        0.000                      0                   30        0.275        0.000                      0                   30        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.717        0.000                      0                   30        0.275        0.000                      0                   30        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.781ns (41.996%)  route 2.460ns (58.004%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 24.506 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.889 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    cnt_reg[20]_i_1_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.154 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.154    cnt_reg[24]_i_1_n_6
    SLICE_X113Y76        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.401    24.506    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.341    24.847    
                         clock uncertainty           -0.035    24.812    
    SLICE_X113Y76        FDCE (Setup_fdce_C_D)        0.059    24.871    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.871    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 15.717    

Slack (MET) :             15.722ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.776ns (41.928%)  route 2.460ns (58.072%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 24.506 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.889 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    cnt_reg[20]_i_1_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.149 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.149    cnt_reg[24]_i_1_n_4
    SLICE_X113Y76        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.401    24.506    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.341    24.847    
                         clock uncertainty           -0.035    24.812    
    SLICE_X113Y76        FDCE (Setup_fdce_C_D)        0.059    24.871    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.871    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                 15.722    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.716ns (41.094%)  route 2.460ns (58.906%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 24.506 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.889 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    cnt_reg[20]_i_1_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.089 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.089    cnt_reg[24]_i_1_n_5
    SLICE_X113Y76        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.401    24.506    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.341    24.847    
                         clock uncertainty           -0.035    24.812    
    SLICE_X113Y76        FDCE (Setup_fdce_C_D)        0.059    24.871    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.871    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.801ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.697ns (40.824%)  route 2.460ns (59.176%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 24.506 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.889 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    cnt_reg[20]_i_1_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.070 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.070    cnt_reg[24]_i_1_n_7
    SLICE_X113Y76        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.401    24.506    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.341    24.847    
                         clock uncertainty           -0.035    24.812    
    SLICE_X113Y76        FDCE (Setup_fdce_C_D)        0.059    24.871    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.871    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 15.801    

Slack (MET) :             15.814ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.683ns (40.624%)  route 2.460ns (59.376%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.056 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.056    cnt_reg[20]_i_1_n_6
    SLICE_X113Y75        FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.059    24.870    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 15.814    

Slack (MET) :             15.819ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.678ns (40.553%)  route 2.460ns (59.447%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.051 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.051    cnt_reg[20]_i_1_n_4
    SLICE_X113Y75        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.059    24.870    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                 15.819    

Slack (MET) :             15.879ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.618ns (39.678%)  route 2.460ns (60.322%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.991 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.991    cnt_reg[20]_i_1_n_5
    SLICE_X113Y75        FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.059    24.870    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                 15.879    

Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.599ns (39.395%)  route 2.460ns (60.605%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.783 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.791    cnt_reg[16]_i_1_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.972 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.972    cnt_reg[20]_i_1_n_7
    SLICE_X113Y75        FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.059    24.870    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.585ns (39.264%)  route 2.452ns (60.736%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.950 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.950    cnt_reg[16]_i_1_n_6
    SLICE_X113Y74        FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.378    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X113Y74        FDCE (Setup_fdce_C_D)        0.059    24.907    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.580ns (39.189%)  route 2.452ns (60.811%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.913ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     4.913    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.379     5.292 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     5.863    cnt_reg[3]
    SLICE_X112Y70        LUT4 (Prop_lut4_I2_O)        0.105     5.968 f  led[1]_i_5/O
                         net (fo=1, routed)           0.884     6.852    led[1]_i_5_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I1_O)        0.105     6.957 f  led[1]_i_3/O
                         net (fo=31, routed)          0.997     7.954    load
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.105     8.059 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.059    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.391 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.391    cnt_reg[0]_i_1_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.489 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.489    cnt_reg[4]_i_1_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.587 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.587    cnt_reg[8]_i_1_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.685 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.685    cnt_reg[12]_i_1_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.945 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.945    cnt_reg[16]_i_1_n_4
    SLICE_X113Y74        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.378    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X113Y74        FDCE (Setup_fdce_C_D)        0.059    24.907    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 15.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 r  led_reg[0]/Q
                         net (fo=3, routed)           0.187     1.904    led_OBUF[0]
    SLICE_X112Y73        LUT3 (Prop_lut3_I0_O)        0.045     1.949 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    led[1]_i_1_n_0
    SLICE_X112Y73        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDPE                                         r  led_reg[1]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDPE (Hold_fdpe_C_D)         0.121     1.674    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 r  led_reg[0]/Q
                         net (fo=3, routed)           0.187     1.904    led_OBUF[0]
    SLICE_X112Y73        LUT3 (Prop_lut3_I2_O)        0.045     1.949 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.949    led[0]_i_1_n_0
    SLICE_X112Y73        FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.120     1.673    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.626     1.555    clk_IBUF_BUFG
    SLICE_X113Y72        FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.168     1.864    cnt_reg[11]
    SLICE_X113Y72        LUT2 (Prop_lut2_I0_O)        0.045     1.909 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.909    cnt[8]_i_2_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.972 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    cnt_reg[8]_i_1_n_4
    SLICE_X113Y72        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.895     2.072    clk_IBUF_BUFG
    SLICE_X113Y72        FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X113Y72        FDCE (Hold_fdce_C_D)         0.105     1.660    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.627     1.556    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     1.697 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.168     1.865    cnt_reg[3]
    SLICE_X113Y70        LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.910    cnt[0]_i_3_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.973 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_reg[0]_i_1_n_4
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.897     2.074    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X113Y70        FDCE (Hold_fdce_C_D)         0.105     1.661    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X113Y73        FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.168     1.862    cnt_reg[15]
    SLICE_X113Y73        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.907    cnt[12]_i_2_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.970 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[12]_i_1_n_4
    SLICE_X113Y73        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X113Y73        FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X113Y73        FDCE (Hold_fdce_C_D)         0.105     1.658    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.168     1.862    cnt_reg[27]
    SLICE_X113Y76        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.907    cnt[24]_i_2_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.970 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[24]_i_1_n_4
    SLICE_X113Y76        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X113Y76        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.105     1.658    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.626     1.555    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.169     1.865    cnt_reg[7]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.910    cnt[4]_i_2_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.973 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_reg[4]_i_1_n_4
    SLICE_X113Y71        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.896     2.073    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X113Y71        FDCE (Hold_fdce_C_D)         0.105     1.660    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.623     1.552    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.141     1.693 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.169     1.862    cnt_reg[19]
    SLICE_X113Y74        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.907    cnt[16]_i_2_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.970 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[16]_i_1_n_4
    SLICE_X113Y74        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.892     2.069    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X113Y74        FDCE (Hold_fdce_C_D)         0.105     1.657    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.623     1.552    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.141     1.693 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.169     1.862    cnt_reg[23]
    SLICE_X113Y75        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.907    cnt[20]_i_2_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.970 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    cnt_reg[20]_i_1_n_4
    SLICE_X113Y75        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.892     2.069    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.105     1.657    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.679%)  route 0.166ns (39.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.626     1.555    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.166     1.862    cnt_reg[4]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.907    cnt[4]_i_5_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    cnt_reg[4]_i_1_n_7
    SLICE_X113Y71        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.896     2.073    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X113Y71        FDCE (Hold_fdce_C_D)         0.105     1.660    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y70   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y72   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y72   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y74   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y74   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_reg[15]/C



