{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3253, "design__instance__area": 74909, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.13081638514995575, "power__switching__total": 0.09504423290491104, "power__leakage__total": 7.468614739991608e-07, "power__total": 0.22586137056350708, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5287748166771934, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5287748166771934, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5849498828659164, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.453082140185867, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.58495, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.453082, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7558068829166537, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7558068829166537, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.4232068149043893, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.474026720182379, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -379.8742903315448, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.474026720182379, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.310023, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.474027, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.427497577215736, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.427497577215736, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2646873906083345, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.389954302108791, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264687, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.531292, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 13, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.42524060476514397, "clock__skew__worst_setup": 0.42524060476514397, "timing__hold__ws": 0.2635278736486226, "timing__setup__ws": -6.230648173755237, "timing__hold__tns": 0, "timing__setup__tns": -432.2674109898094, "timing__hold__wns": 0, "timing__setup__wns": -6.230648173755237, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263528, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 441, "timing__setup_r2r__ws": -6.230648, "timing__setup_r2r_vio__count": 441, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3253, "design__instance__area__stdcell": 74909, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.718733, "design__instance__utilization__stdcell": 0.718733, "design__instance__count__class:buffer": 198, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 111164, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 260, "design__instance__count__class:clock_buffer": 88, "design__instance__count__class:clock_inverter": 40, "design__instance__count__setup_buffer": 116, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2420, "route__net__special": 2, "route__drc_errors__iter:1": 766, "route__wirelength__iter:1": 122436, "route__drc_errors__iter:2": 288, "route__wirelength__iter:2": 121442, "route__drc_errors__iter:3": 163, "route__wirelength__iter:3": 121192, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 121046, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 121047, "route__drc_errors": 0, "route__wirelength": 121047, "route__vias": 16870, "route__vias__singlecut": 16870, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 634.74, "design__instance__count__class:fill_cell": 2406, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5250910965773045, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5250910965773045, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5831710834855541, "timing__setup__ws__corner:min_tt_025C_5v00": 1.8065132123760117, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583171, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.806513, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7490115406576451, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7490115406576451, "timing__hold__ws__corner:min_ss_125C_4v50": 0.45762128715042266, "timing__setup__ws__corner:min_ss_125C_4v50": -4.841848836691629, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -343.7009565348784, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.841848836691629, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307067, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.841849, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.42524060476514397, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.42524060476514397, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2635278736486226, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.505718148338901, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263528, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.758095, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5331462089379839, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5331462089379839, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5870787355758432, "timing__setup__ws__corner:max_tt_025C_5v00": 1.029842018589797, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.587079, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.029842, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 58, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 13, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7639282755937779, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7639282755937779, "timing__hold__ws__corner:max_ss_125C_4v50": 0.38251380923192657, "timing__setup__ws__corner:max_ss_125C_4v50": -6.230648173755237, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -432.2674109898094, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.230648173755237, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.313563, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.230648, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43018942403737276, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43018942403737276, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26607505840605944, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.251451755423634, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266075, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.259904, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 58, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 58, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99545, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99816, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00454684, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00909165, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.0029487, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00909165, "design_powergrid__voltage__worst": 0.00909165, "design_powergrid__voltage__worst__net:VDD": 4.99545, "design_powergrid__drop__worst": 0.00909165, "design_powergrid__drop__worst__net:VDD": 0.00454684, "design_powergrid__voltage__worst__net:VSS": 0.00909165, "design_powergrid__drop__worst__net:VSS": 0.00909165, "ir__voltage__worst": 5, "ir__drop__avg": 0.00184, "ir__drop__worst": 0.00455, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}