Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 1B40487C348
	for <lists+qemu-devel@lfdr.de>; Thu, 14 Mar 2024 20:01:43 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rkqJb-0000y5-Gu; Thu, 14 Mar 2024 15:00:31 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <hchauhan@ventanamicro.com>)
 id 1rkqJL-0000uB-4L
 for qemu-devel@nongnu.org; Thu, 14 Mar 2024 15:00:16 -0400
Received: from mail-pl1-x62f.google.com ([2607:f8b0:4864:20::62f])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <hchauhan@ventanamicro.com>)
 id 1rkqJI-0001Bq-Aa
 for qemu-devel@nongnu.org; Thu, 14 Mar 2024 15:00:14 -0400
Received: by mail-pl1-x62f.google.com with SMTP id
 d9443c01a7336-1dde367a10aso1049925ad.0
 for <qemu-devel@nongnu.org>; Thu, 14 Mar 2024 12:00:11 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1710442810; x=1711047610; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=7PdUtes9ZeJi0r/RaS+r6xezQWnZNbnpGDB/vC3+/Kw=;
 b=jEEmYD4DFCU7O4aXkOZocF4O/RdqG/9+HP08Nqc2/DKcvQCpjeUaSWdMY35G0e/V8W
 uP0rxmuJyQFrlLF7ypQXrZh++f2pqAneBLoLbrbTLQ2zf/cisQnriIFT2G44AB+Mq48Z
 ePe4NNnFwa6zWq/rqttkPGS0HfE2SLHJjkARKOeYjfvMBXYfVJAbQntbM5rnWzMhA9vi
 2L9Iwj4UPVEdBlxWC0QiZlThIsB+ABJ0HWOW8dGZzeaCqDuRiTYIMOYMWtznrmmrgqFz
 aEbrKzr6ASeT1xZS7ND8a8M+aubsk+28PPpz4Cj4k9UX1L0gpjROW7kkX+ygX3sJ5qKm
 QWpg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1710442810; x=1711047610;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=7PdUtes9ZeJi0r/RaS+r6xezQWnZNbnpGDB/vC3+/Kw=;
 b=YETAftnWaOb+IBjh+US80mOg0X7vebTFuMxgPFwWWrU1s1T5iWFfp7SM/SogYzAeW/
 c9rtNO4tc350ERWh36c+gY6sKRGnF0k1u8aCkRlg5SvDvZ/kvVVCRPjGEYhFA5lGycGL
 B2p6hhxQVgIAQZEKz/HcW+1ZrL5EjJVgfVvHllWTCWVPsgUyDPUOoE9Ci93rdh8jyGKD
 zELrSWsUCWBuiix/sQespNhAE0XlbC61PfA5tNj1nWxO/LN8hi364hS9lK2+EJAFEFzU
 Uk+4KUGf0agWZhTfXl6I45FfLXnz/gFHfTS/WMnZT4xGEvNZ7RU2nrEJjDmy0OH6TMbZ
 L3hg==
X-Forwarded-Encrypted: i=1;
 AJvYcCUzxGN4FYQzYvwTLcFZitIIuiJyK3BnFZEVV78hPhbmUNyPbDEQ2zJOkvH++x+bgXdNrmsWtjsvhS3DyMn+V485BAGkeXE=
X-Gm-Message-State: AOJu0YyVxhka2cnzQqcX5k56eleVs76n8dRv84kCCFSlYJkz9sp2rncK
 52hh9y3zjygMkxw+6c21Mep+IFL69H3lNg07rHNOEK/9ca25HjJd/5CzWVCtgsk=
X-Google-Smtp-Source: AGHT+IFQHmlW28X5dP8uE7vZ3eMNuwm37pY0qeYuTiWzScGee5MtyP3VzZO8uKn4iD58GGZEN/95WA==
X-Received: by 2002:a17:903:1386:b0:1de:ddc6:27a6 with SMTP id
 jx6-20020a170903138600b001deddc627a6mr2193638plb.2.1710442810384; 
 Thu, 14 Mar 2024 12:00:10 -0700 (PDT)
Received: from aryabhatta.. ([49.37.251.185]) by smtp.gmail.com with ESMTPSA id
 e8-20020a170902784800b001dd1096e365sm2105732pln.281.2024.03.14.12.00.08
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 14 Mar 2024 12:00:09 -0700 (PDT)
From: Himanshu Chauhan <hchauhan@ventanamicro.com>
To: qemu-riscv@nongnu.org,
	qemu-devel@nongnu.org
Cc: ajones@ventanamicro.com
Subject: [PATCH v7 4/4] target/riscv: Enable sdtrig for Ventana's Veyron CPUs
Date: Fri, 15 Mar 2024 00:29:57 +0530
Message-Id: <20240314185957.36940-5-hchauhan@ventanamicro.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240314185957.36940-1-hchauhan@ventanamicro.com>
References: <20240314185957.36940-1-hchauhan@ventanamicro.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62f;
 envelope-from=hchauhan@ventanamicro.com; helo=mail-pl1-x62f.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Ventana's Veyron CPUs support sdtrig ISA extension. By default, enable
the sdtrig extension and disable the debug property for these CPUs.

Signed-off-by: Himanshu Chauhan <hchauhan@ventanamicro.com>
---
 target/riscv/cpu.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 4231f36c1b..c9dda73748 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -569,6 +569,7 @@ static void rv64_veyron_v1_cpu_init(Object *obj)
     cpu->cfg.cbom_blocksize = 64;
     cpu->cfg.cboz_blocksize = 64;
     cpu->cfg.ext_zicboz = true;
+    cpu->cfg.ext_sdtrig = true;
     cpu->cfg.ext_smaia = true;
     cpu->cfg.ext_ssaia = true;
     cpu->cfg.ext_sscofpmf = true;
-- 
2.34.1


