[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32169       tick       5876855       1881373       1843430       5876855 
      2  32169       tick       8576791       2794482       2774894       8576791 
      3  32169       tick       8569285       2790681       2764675       8569285 
      4  32169       tick       8594081       2798247       2779455       8594081 
      5  32169       tick       8587459       2796639       2780253       8587459 
      6  32169       tick       8556595       2787771       2758573       8556595 
      7  32169       tick       8553701       2785355       2762875       8553701 
      8  32169       tick       8572970       2792671       2775746       8572970 
      9  32169       tick       8541381       2784634       2747164       8541381 
     10  32169       tick       8581572       2795232       2776976       8581572 
     11  32169       tick       8528645       2780686       2740194       8528645 
     12  32169       tick       8524662       2779622       2733336       8524662 
     13  32169       tick       8544092       2784220       2749272       8544092 
     14  32169       tick       8569389       2791560       2772908       8569389 
     15  32169       tick       8570634       2792791       2769051       8570634 
     16  32169       tick       8555117       2786548       2763751       8555117 
     17  32169       tick       8551870       2786114       2755764       8551870 
     18  32169       tick       8539995       2782997       2746891       8539995 
     19  32169       tick       8504601       2774806       2723303       8504601 
     20  32169       tick       8510131       2775236       2716345       8510131 
     21  32169       tick       8521671       2778316       2732225       8521671 
     22  32169       exit        392461        127445        124344        392461 
