 
****************************************
Report : qor
Design : riscv_core
Version: U-2022.12-SP6
Date   : Mon Apr 14 15:59:55 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              82.00
  Critical Path Length:         26.55
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         31
  Hierarchical Port Count:       5644
  Leaf Cell Count:              21577
  Buf/Inv Cell Count:            5511
  Buf Cell Count:                1288
  Inv Cell Count:                4227
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19229
  Sequential Cell Count:         2348
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7517.763485
  Noncombinational Area:  2503.227688
  Buf/Inv Area:           1131.356398
  Total Buffer Area:           349.61
  Total Inverter Area:         787.35
  Macro/Black Box Area:      0.000000
  Net Area:              15522.355750
  -----------------------------------
  Cell Area:             10020.991172
  Design Area:           25543.346922


  Design Rules
  -----------------------------------
  Total Number of Nets:         23996
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   43.64
  Logic Optimization:                 19.68
  Mapping Optimization:              124.22
  -----------------------------------------
  Overall Compile Time:              213.94
  Overall Compile Wall Clock Time:   217.44

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
