{'out': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['in']],
         'DLines': ['4:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7eff7466a050>]}}
