Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L secureip --snapshot avg_sim_behav --prj /data1/cdaffron/git/ece551hw/final/chris/averager/averager.sim/sim_1/behav/avg_sim.prj xil_defaultlib.avg_sim 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/averager/averager.srcs/sources_1/new/averager.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/averager/averager.srcs/sim_1/new/avg_sim.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.averager [averager_default]
Compiling architecture behavioral of entity xil_defaultlib.avg_sim
Built simulation snapshot avg_sim_behav
