--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml locker.twx locker.ncd -o locker.twr locker.pcf -ucf
Nexys3.ucf

Design file:              locker.ncd
Physical constraint file: locker.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Row<0>      |    4.829(R)|      SLOW  |   -1.965(R)|      FAST  |clk_BUFGP         |   0.000|
Row<1>      |    5.682(R)|      SLOW  |   -1.439(R)|      FAST  |clk_BUFGP         |   0.000|
Row<2>      |    6.161(R)|      SLOW  |   -1.679(R)|      FAST  |clk_BUFGP         |   0.000|
Row<3>      |    6.285(R)|      SLOW  |   -1.472(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Col<0>      |         7.665(R)|      SLOW  |         4.266(R)|      FAST  |clk_BUFGP         |   0.000|
Col<1>      |         7.430(R)|      SLOW  |         4.128(R)|      FAST  |clk_BUFGP         |   0.000|
Col<2>      |         7.767(R)|      SLOW  |         4.333(R)|      FAST  |clk_BUFGP         |   0.000|
Col<3>      |         7.480(R)|      SLOW  |         4.166(R)|      FAST  |clk_BUFGP         |   0.000|
anode       |         8.579(R)|      SLOW  |         4.830(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<0> |         9.685(R)|      SLOW  |         5.538(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<1> |         9.598(R)|      SLOW  |         5.487(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<2> |         9.691(R)|      SLOW  |         5.564(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<3> |         9.885(R)|      SLOW  |         5.669(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<4> |         8.051(R)|      SLOW  |         4.545(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<5> |         7.833(R)|      SLOW  |         4.396(R)|      FAST  |clk_BUFGP         |   0.000|
cathodes<6> |         7.845(R)|      SLOW  |         4.383(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.688|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 22 11:40:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



