strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f39e33f8410>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f39e33f8550>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:IF" -> "21:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f39e33f8a90>",
		fillcolor=turquoise,
		label="17:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39e33f8ad0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f39e33f8590>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f39e33f8610>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:IF" -> "23:IF"	[cond="['slowena']",
		label=slowena,
		lineno=22];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39e33f8650>",
		fillcolor=firebrick,
		label="26:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39e33f8650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "26:NS"	[cond="['q']",
		label="!((q < 4))",
		lineno=23];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39e33f87d0>",
		fillcolor=firebrick,
		label="24:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39e33f87d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "24:NS"	[cond="['q']",
		label="(q < 4)",
		lineno=23];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"17:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f39e33f8c50>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f39e33f8d10>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"26:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
