// Seed: 2887874853
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  logic id_4;
  logic id_5;
  assign id_1 = id_2;
endmodule
module module_1;
  logic id_4;
  assign id_1 = 1;
endmodule
`timescale 1ps / 1 ps
