Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Xilinx project/experiment 03/ALU74181/Circuit_test_isim_beh.exe -prj E:/Xilinx project/experiment 03/ALU74181/Circuit_test_beh.prj work.Circuit_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/Summodule.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/Emodule.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/Dmodule.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/CLAmodule.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/TopLevel74181.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/Circuit74181.v" into library work
Analyzing Verilog file "E:/Xilinx project/experiment 03/ALU74181/Circuit_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Emodule
Compiling module Dmodule
Compiling module CLAmodule
Compiling module Summodule
Compiling module TopLevel74181
Compiling module Circuit74181
Compiling module Circuit_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable E:/Xilinx project/experiment 03/ALU74181/Circuit_test_isim_beh.exe
Fuse Memory Usage: 27748 KB
Fuse CPU Usage: 765 ms
