_svd: ../svd/stm32f429.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3

_modify:
  # The SVD calls this C_ADC in some devices and ADC_Common in others,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  C_ADC:
    name: ADC_Common

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0090
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0090
  CR:
    _modify:
      CR:
        name: RESET

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# Merge the hundreds of individual bit fields into single fields for the
# crypt key/iv registers.
CRYP:
  "K[0123][LR]R":
    _merge:
      - "b*"
  "IV[01][LR]R":
    _merge:
      - "IV*"

# Offset of BWTR3 and BWTR4 is incorrect
FMC:
  _modify:
    BWTR3:
      addressOffset: "0x114"
      alternateRegister: ""
    BWTR4:
      addressOffset: "0x11C"
      alternateRegister: ""

# Add missing RCC reset/enable bits
RCC:
  AHB1LPENR:
    _add:
      SRAM3LPEN:
        description: SRAM3 interface clock enable during Sleep mode
        bitOffset: 19
        bitWidth: 1
  APB1RSTR:
    _add:
      UART7RST:
        description: UART7 reset
        bitOffset: 30
        bitWidth: 1
      UART8RST:
        description: UART8 reset
        bitOffset: 31
        bitWidth: 1
  APB1ENR:
    _add:
      UART7EN:
        description: UART7 clock enable
        bitOffset: 30
        bitWidth: 1
      UART8EN:
        description: UART8 clock enable
        bitOffset: 31
        bitWidth: 1
  APB1LPENR:
    _add:
      UART7LPEN:
        description: UART7 clock enable during Sleep mode
        bitOffset: 30
        bitWidth: 1
      UART8LPEN:
        description: UART8 clock enable during Sleep mode
        bitOffset: 31
        bitWidth: 1
  APB2RSTR:
    _add:
      SPI6RST:
        description: SPI6 reset
        bitOffset: 21
        bitWidth: 1
  APB2ENR:
    _add:
      SPI6EN:
        description: SPI6 clock enable
        bitOffset: 21
        bitWidth: 1
  APB2LPENR:
    _add:
      SPI6LPEN:
        description: SPI6 clock enable during Sleep mode
        bitOffset: 21
        bitWidth: 1

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/dma_fcr_wo.yaml
 - common_patches/ethernet_mac_regs.yaml
 - common_patches/f4_ethernet.yaml
 - common_patches/rcc_sai.yaml
 - common_patches/rcc_dma2d_ltdc.yaml
 - common_patches/rcc_spi4.yaml
 - common_patches/rcc_spi5.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/adc/adc_v2_smpr.yaml
 - ../peripherals/adc/adc_v2_multi.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim_gp1.yaml
 - ../peripherals/eth/eth_mac.yaml
 - ../peripherals/eth/eth_mmc.yaml
 - ../peripherals/eth/eth_dma.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_uart.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2_32bit.yaml
 - ../peripherals/iwdg/iwdg.yaml
