{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 21:33:28 2022 " "Info: Processing started: Fri Feb 11 21:33:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_block_v2 -c ram_block_v2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_block_v2 -c ram_block_v2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ram_block~327 register data\[1\] 310.95 MHz 3.216 ns Internal " "Info: Clock \"clk\" has Internal fmax of 310.95 MHz between source register \"ram_block~327\" and destination register \"data\[1\]\" (period= 3.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.034 ns + Longest register register " "Info: + Longest register to register delay is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_block~327 1 REG LCFF_X19_Y10_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 1; REG Node = 'ram_block~327'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_block~327 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.272 ns) 1.185 ns ram_block~600 2 COMB LCCOMB_X21_Y14_N8 1 " "Info: 2: + IC(0.913 ns) + CELL(0.272 ns) = 1.185 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'ram_block~600'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { ram_block~327 ram_block~600 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 2.267 ns ram_block~604 3 COMB LCCOMB_X14_Y10_N0 1 " "Info: 3: + IC(1.029 ns) + CELL(0.053 ns) = 2.267 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 1; COMB Node = 'ram_block~604'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { ram_block~600 ram_block~604 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.053 ns) 2.879 ns ram_block~616 4 COMB LCCOMB_X15_Y12_N20 1 " "Info: 4: + IC(0.559 ns) + CELL(0.053 ns) = 2.879 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 1; COMB Node = 'ram_block~616'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { ram_block~604 ram_block~616 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.034 ns data\[1\] 5 REG LCFF_X15_Y12_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.034 ns; Loc. = LCFF_X15_Y12_N21; Fanout = 1; REG Node = 'data\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ram_block~616 data[1] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 17.57 % ) " "Info: Total cell delay = 0.533 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 82.43 % ) " "Info: Total interconnect delay = 2.501 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { ram_block~327 ram_block~600 ram_block~604 ram_block~616 data[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { ram_block~327 {} ram_block~600 {} ram_block~604 {} ram_block~616 {} data[1] {} } { 0.000ns 0.913ns 1.029ns 0.559ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 576 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 576; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns data\[1\] 3 REG LCFF_X15_Y12_N21 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X15_Y12_N21; Fanout = 1; REG Node = 'data\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl data[1] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 576 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 576; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns ram_block~327 3 REG LCFF_X19_Y10_N25 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 1; REG Node = 'ram_block~327'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl ram_block~327 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl ram_block~327 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~327 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl ram_block~327 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~327 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { ram_block~327 ram_block~600 ram_block~604 ram_block~616 data[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { ram_block~327 {} ram_block~600 {} ram_block~604 {} ram_block~616 {} data[1] {} } { 0.000ns 0.913ns 1.029ns 0.559ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.155ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl ram_block~327 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~327 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_block~373 adress\[1\] clk 6.831 ns register " "Info: tsu for register \"ram_block~373\" (data pin = \"adress\[1\]\", clock pin = \"clk\") is 6.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.204 ns + Longest pin register " "Info: + Longest pin to register delay is 9.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns adress\[1\] 1 PIN PIN_N15 146 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 146; PIN Node = 'adress\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress[1] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.067 ns) + CELL(0.053 ns) 5.900 ns ram_block~1133 2 COMB LCCOMB_X14_Y16_N10 32 " "Info: 2: + IC(5.067 ns) + CELL(0.053 ns) = 5.900 ns; Loc. = LCCOMB_X14_Y16_N10; Fanout = 32; COMB Node = 'ram_block~1133'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.120 ns" { adress[1] ram_block~1133 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.746 ns) 9.204 ns ram_block~373 3 REG LCFF_X18_Y15_N1 1 " "Info: 3: + IC(2.558 ns) + CELL(0.746 ns) = 9.204 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 1; REG Node = 'ram_block~373'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { ram_block~1133 ram_block~373 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 17.16 % ) " "Info: Total cell delay = 1.579 ns ( 17.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.625 ns ( 82.84 % ) " "Info: Total interconnect delay = 7.625 ns ( 82.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.204 ns" { adress[1] ram_block~1133 ram_block~373 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.204 ns" { adress[1] {} adress[1]~combout {} ram_block~1133 {} ram_block~373 {} } { 0.000ns 0.000ns 5.067ns 2.558ns } { 0.000ns 0.780ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 576 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 576; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns ram_block~373 3 REG LCFF_X18_Y15_N1 1 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 1; REG Node = 'ram_block~373'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl ram_block~373 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ram_block~373 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~373 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.204 ns" { adress[1] ram_block~1133 ram_block~373 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.204 ns" { adress[1] {} adress[1]~combout {} ram_block~1133 {} ram_block~373 {} } { 0.000ns 0.000ns 5.067ns 2.558ns } { 0.000ns 0.780ns 0.053ns 0.746ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl ram_block~373 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~373 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk date_out\[11\] data\[11\] 7.246 ns register " "Info: tco from clock \"clk\" to destination pin \"date_out\[11\]\" through register \"data\[11\]\" is 7.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 576 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 576; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns data\[11\] 3 REG LCFF_X14_Y12_N29 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X14_Y12_N29; Fanout = 1; REG Node = 'data\[11\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl data[11] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl data[11] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} data[11] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.687 ns + Longest register pin " "Info: + Longest register to pin delay is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[11\] 1 REG LCFF_X14_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N29; Fanout = 1; REG Node = 'data\[11\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.735 ns) + CELL(1.952 ns) 4.687 ns date_out\[11\] 2 PIN PIN_F6 0 " "Info: 2: + IC(2.735 ns) + CELL(1.952 ns) = 4.687 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'date_out\[11\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { data[11] date_out[11] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 41.65 % ) " "Info: Total cell delay = 1.952 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.735 ns ( 58.35 % ) " "Info: Total interconnect delay = 2.735 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { data[11] date_out[11] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { data[11] {} date_out[11] {} } { 0.000ns 2.735ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl data[11] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} data[11] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { data[11] date_out[11] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { data[11] {} date_out[11] {} } { 0.000ns 2.735ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_block~420 y\[30\] clk -0.075 ns register " "Info: th for register \"ram_block~420\" (data pin = \"y\[30\]\", clock pin = \"clk\") is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 576 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 576; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns ram_block~420 3 REG LCFF_X22_Y11_N31 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N31; Fanout = 1; REG Node = 'ram_block~420'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl ram_block~420 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl ram_block~420 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~420 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns y\[30\] 1 PIN PIN_M2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 17; PIN Node = 'y\[30\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[30] } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.309 ns) 2.706 ns ram_block~420 2 REG LCFF_X22_Y11_N31 1 " "Info: 2: + IC(1.533 ns) + CELL(0.309 ns) = 2.706 ns; Loc. = LCFF_X22_Y11_N31; Fanout = 1; REG Node = 'ram_block~420'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { y[30] ram_block~420 } "NODE_NAME" } } { "ram_block_v2.vhd" "" { Text "C:/Users/FOMSI/OneDrive/Рабочий стол/Учеба 2021 1-Семестр/Технологическое проектирование/Course_project/ram_block_v2/ram_block_v2.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 43.35 % ) " "Info: Total cell delay = 1.173 ns ( 43.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 56.65 % ) " "Info: Total interconnect delay = 1.533 ns ( 56.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { y[30] ram_block~420 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { y[30] {} y[30]~combout {} ram_block~420 {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl ram_block~420 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} ram_block~420 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { y[30] ram_block~420 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { y[30] {} y[30]~combout {} ram_block~420 {} } { 0.000ns 0.000ns 1.533ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 21:33:29 2022 " "Info: Processing ended: Fri Feb 11 21:33:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
