[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SI8441BB-D-IS production of SKYWORKS SOLUTIONS from the text:Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsSi8440/41/42/45\nLOW-POWER  QUAD-CHANNEL  DIGITAL  ISOLATOR\nFeatures\nApplications\nSafety Regulatory Approvals\nDescription\nSkyworks Solutions’ family of ultra-low-power digital isolators are\nCMOS devices offering substantial data rate, propagation delay,power, size, reliability, and extern al BOM advantages when compared\nto legacy isolation technologies. The operating parameters of these\nproducts remain stable across wide temperature ranges throughouttheir service life. For ease of design, only VDD bypass capacitors arerequired.\nData rates up to 150 Mbps are supported, and all devices achieve\nworst-case propagation delays of le ss than 10 ns. All products are\nsafety certified by UL, CSA, a nd VDE and support withstand voltages\nof up to 2.5 kVrms. These devices are available in 16-pin wide- andnarrow-body SOIC packages.\uf06eHigh-speed operation\n\uf06c\uf020DC to 150 Mbps\n\uf06eNo start-up initialization required\n\uf06eWide Operating Supply Volta ge:\n2.\n70–5.5 V\n\uf06eWide Operating Supply Volta ge:\n2.\n70–5.5V\n\uf06eUltra low power (typical)5 V Operation:\n\uf06c\uf020< 1.6 mA per channel at 1 Mbps\n\uf06c\uf020< 6 mA per channel at 100 Mbps\n2.70 V Operation:\n\uf06c\uf020< 1.4 mA per channel at 1 Mbps\n\uf06c\uf020< 4 mA per channel at 100 Mbps\n\uf06eHigh electromagnetic immunity\uf06eUp to 2500 VRMS isolation\n\uf06e60-year life at rated workingvoltage\n\uf06ePrecise timing (typical)\n\uf06c\uf020<10 ns worst case\n\uf06c\uf0201.5 ns pulse width distortion\n\uf06c\uf0200.5 ns channel-channel skew\n\uf06c\uf0202 ns propagation delay skew\n\uf06c\uf0206 ns minimum pulse width\n\uf06eTransient Immunity 25 kV/µs\n\uf06eAEC-Q100 qualified\n\uf06eWide temperature range\n\uf06c\uf020–40 to 125 °C at 150 Mbps\n\uf06eRoHS-compliant packages\n\uf06c\uf020SOIC-16 wide body\n\uf06c\uf020SOIC-16 narrow body\n\uf06eIndustrial automation systems\n\uf06eHybrid electric vehicles\n\uf06eIsolated switch mode supplies\uf06eIsolated ADC, DAC\n\uf06eMotor control\n\uf06ePower inverters\n\uf06eCommunications systems\n\uf06eUL 1577 recognized\n\uf06c\uf020Up to 2500 VRMS for 1 minute\n\uf06eCSA component notice 5Aapproval\n\uf06c\uf020IEC 60950-1, 61010-1\n(reinforced insulation )\uf06eVDE certification conformity\n\uf06c\uf020IEC 60747-5-2\n(VDE0884 Part 2)Ordering Information:\nSee page 26.\n\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 2\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTABLE  OF CONTENTS\nSection Page\n1. Electrical Specificat ions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .3\n2. Functional Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17\n2.1. Theory of Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17\n2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 8\n2.3. Device Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\n2.4. Layout Recommendations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\n2.5. Typical Performance Char acteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\n3. Errata and Design Migration Guidelines   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\n3.1. Enable Pin Causes Outputs to  Go Low (Revision C Only) . . . . . . . . . . . . . . . . . . . .24\n3.2. Power Supply Bypass Capacit ors (Revision C and Revision D) . . . . . . . . . . . . . . . .24\n3.3. Latch Up Immunity (Rev ision C Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\n4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .25\n5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .26\n6. Package Outline: 16-Pin Wide  Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28\n7. Land Pattern: 16-Pin Wide-B ody SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n8. Package Outline: 16-Pi n Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30\n9. Land Pattern: 16-Pin Narrow  Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32\n10. Top Marking: 16-Pin Wide B ody SOIC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33\n10.1. 16-Pin Wide Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33\n10.2. Top Marking Explana tion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33\n11. Top Marking: 16-Pin Narrow  Body SOIC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34\n11.1. 16-Pin Narrow Body SO IC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34\n11.2. Top Marking Explana tion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34\nDocument Change List  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 3\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs1.  Electrical Specifications\nTable 1. Recommended Operating Conditions\nParameter Symbol Test Condition Min Typ Max Unit\nAmbient Operating Temperature* TA 150 Mbps, 15 pF, 5 V –40 25 125 ºC\nSupply Voltage VDD1 2.70 — 5.5 V\nVDD2 2.70 — 5.5 V\n*Note:  The maximum ambient temperature is dependent on data frequ ency, output loading, number  of operating channels, \nand supply voltage.\nTable 2. Absolute Maximum Ratings1\nParameter Symbol Min Typ Max Unit\nStorage Temperature2TSTG –65 — 150 °C\nAmbient Temperature Under Bias TA –40 — 125 °C\nSupply Voltage (Revision C)3VDD1, VDD2 –0.5 — 5.75 V\nSupply Voltage (Revision D)3VDD1, VDD2 –0.5 — 6.0 V\nInput Voltage VI –0.5 — VDD + 0.5 V\nOutput Voltage VO –0.5 — VDD + 0.5 V\nOutput Current Drive Channel IO ——1 0 m A\nLead Solder Temperature (10 s) — — 260 °CMaximum Isolation Voltage (1 s) — — 3600 V\nRMS\nNotes:\n1.Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation \nshould be restricted to conditions as specified in the operat ional sections of this data sheet. Exposure to absolute \nmaximum ratings for extended periods may degrade performance.\n2. VDE certifies storage temper ature from –40 to 150 °C.\n3. See "5. Ordering Guide" on page 26 for more information.\nSi8440/41/42/45\n4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 3. Electrical Characteristics\n(VDD1= 5 V ±10%, VDD2= 5 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nHigh Level Input Voltage VIH 2.0 — — V\nLow Level Input Voltage VIL —— 0 . 8 V\nHigh Level Output Voltage VOH loh = –4 mA VDD1,VDD2–0 . 4 4 . 8 — V\nLow Level Output Voltage VOL lol = 4 mA — 0.2 0.4 V\nInput Leakage Current IL —— ± 1 0 µ A\nOutput Impedance1ZO —8 5 — \uf057\nEnable Input High Current IENH VENx=VIH —2 . 0 — µ A\nEnable Input Low Current IENL VENx=VIL —2 . 0 — µ A\nDC Supply Current (All inputs 0 V or at Supply)\nSi8440Ax, Bx and Si8445Bx\nVDD1\nVDD2\nVDD1\nVDD2All inputs 0 DC\nAll inputs 0 DCAll inputs 1 DC\nAll inputs 1 DC—\n——\n—1.5\n2.55.7\n2.62.3\n3.88.6\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DC\nAll inputs 0 DC\nAll inputs 1 DCAll inputs 1 DC—\n—\n——1.8\n2.5\n4.93.62.7\n3.8\n7.45.4mA\nSi8442Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DCAll inputs 0 DC\nAll inputs 1 DC\nAll inputs 1 DC—\n—\n—\n—2.3\n2.3\n4.5\n4.53.5\n3.5\n6.8\n6.8mA\n1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)\nSi8440Ax, Bx and Si8445Bx\nV\nDD1\nVDD2——3.6\n3.05.4\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2——3.5\n3.45.3\n5.1mA\nSi8442Ax, Bx\nV\nDD1\nVDD2——3.6\n3.65.4\n5.4mA\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 5\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nVDD1\nVDD2——3.6\n4.05.4\n5.6mA\nSi8441Bx\nV\nDD1\nVDD2——3.7\n4.15.5\n5.7mA\nSi8442Bx\nV\nDD1\nVDD2——4.2\n4.25.9\n5.9mA\n100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nV\nDD1\nVDD2——3.8\n19.45.7\n24.3mA\nSi8441Bx\nV\nDD1\nVDD2——8.0\n15.810\n19.8mA\nSi8442Bx\nV\nDD1\nVDD2——11.8\n11.814.8\n14.8mA\nTiming Characteristics\nSi844xAxMaximum Data Rate 0 — 1.0 Mbps\nMinimum Pulse Width — — 250 ns\nPropagation Delay t\nPHL, tPLH See Figure 2 — — 35 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — — 25 ns\nPropagation Delay Skew2tPSK(P-P) —— 4 0 n s\nChannel-Channel Skew tPSK —— 3 5 n sTable 3. Electrical Characteristics (Continued)\n(VDD1= 5 V ±10%, VDD2= 5 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\n6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsSi844xBx\nMaximum Data Rate 0 — 150 Mbps\nMinimum Pulse Width — — 6.0 nsPropagation Delay t\nPHL, tPLH See Figure 2 3.0 6.0 9.5 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — 1.5 2.5 ns\nPropagation Delay Skew2tPSK(P-P) —2 . 0 3 . 0 n s\nChannel-Channel Skew tPSK —0 . 5 1 . 8 n s\nAll Models\nOutput Rise Time tr CL=1 5p F\nSee Figure 2—3 . 8 5 . 0 n s\nOutput Fall Time tf CL=1 5p F\nSee Figure 2—2 . 8 3 . 7 n s\nCommon Mode Transient\nImmunityCMTI VI=VDD or 0 V — 25 — kV/µs\nEnable to Data Valid3ten1 See Figure 1 — 5.0 8.0 ns\nEnable to Data Tri-State3ten2 See Figure 1 — 7.0 9.2 ns\nStart-up Time3,4tSU —1 5 4 0 µ sTable 3. Electrical Characteristics (Continued)\n(VDD1= 5 V ±10%, VDD2= 5 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 7\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsFigure 1. ENABLE Timing Diagram\nFigure 2. Propagation Delay TimingENABLE\nOUTPUTS\nten1 ten2\nTypical \nInput\ntPLH tPHL\nTypical Output\ntr tf90%\n10%90%\n10%1.4 V1.4 V\nSi8440/41/42/45\n8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 4. Electrical Characteristics\n(VDD1= 3.3 V ±10%, VDD2= 3.3 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nHigh Level Input Voltage VIH 2.0 — — V\nLow Level Input Voltage VIL —— 0 . 8 V\nHigh Level Output Voltage VOH loh = –4 mA VDD1,VDD2–0 . 4 3 . 1 — V\nLow Level Output Voltage VOL lol = 4 mA — 0.2 0.4 V\nInput Leakage Current IL —— ± 1 0 µ A\nOutput Impedance1ZO —8 5 — \uf057\nEnable Input High Current IENH VENx=VIH —2 . 0 — µ A\nEnable Input Low Current IENL VENx=VIL —2 . 0 — µ A\nDC Supply Current (All inputs 0 V or at supply)\nSi8440Ax, Bx and Si8445Bx\nVDD1\nVDD2\nVDD1\nVDD2All inputs 0 DC\nAll inputs 0 DCAll inputs 1 DC\nAll inputs 1 DC—\n——\n—1.5\n2.55.7\n2.62.3\n3.88.6\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DC\nAll inputs 0 DC\nAll inputs 1 DCAll inputs 1 DC—\n—\n——1.8\n2.5\n4.93.62.7\n3.8\n7.45.4mA\nSi8442Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DCAll inputs 0 DC\nAll inputs 1 DC\nAll inputs 1 DC—\n—\n—\n—2.3\n2.3\n4.5\n4.53.5\n3.5\n6.8\n6.8mA\n1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)\nSi8440Ax, Bx and Si8445Bx\nV\nDD1\nVDD2——3.6\n3.05.4\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2——3.5\n3.45.3\n5.1mA\nSi8442Ax, Bx\nV\nDD1\nVDD2——3.6\n3.65.4\n5.4mA\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately  terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to va lid data at the output.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 9\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nVDD1\nVDD2——3.6\n4.05.4\n5.6mA\nSi8441Bx\nV\nDD1\nVDD2——3.7\n4.15.5\n5.7mA\nSi8442Bx\nV\nDD1\nVDD2——4.2\n4.25.9\n5.9mA\n100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nV\nDD1\nVDD2——3.6\n145.5\n17.5mA\nSi8441Bx\nV\nDD1\nVDD2——6.4\n11.48.0\n14.5mA\nSi8442Bx\nV\nDD1\nVDD2——8.6\n8.610.8\n10.8mA\nTiming Characteristics\nSi844xAxMaximum Data Rate 0 — 1.0 Mbps\nMinimum Pulse Width — — 250 ns\nPropagation Delay t\nPHL,tPLH See Figure 2 — — 35 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — — 25 ns\nPropagation Delay Skew2tPSK(P-P) — — 40 ns\nChannel-Channel Skew tPSK — — 35 nsTable 4. Electrical Characteristics (Continued)\n(VDD1= 3.3 V ±10%, VDD2= 3.3 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately  terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to va lid data at the output.\nSi8440/41/42/45\n10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsSi844xBx\nMaximum Data Rate 0 — 150 Mbps\nMinimum Pulse Width — — 6.0 nsPropagation Delay t\nPHL, tPLH See Figure 2 3.0 6.0 9.5 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — 1.5 2.5 ns\nPropagation Delay Skew2tPSK(P-P) —2 . 0 3 . 0 n s\nChannel-Channel Skew tPSK —0 . 5 1 . 8 n s\nAll ModelsOutput Rise Time t\nr CL=1 5p F\nSee Figure 2—4 . 3 6 . 1 n s\nOutput Fall Time tf CL=1 5p F\nSee Figure 2—3 . 0 4 . 3 n s\nCommon Mode Transient\nImmunityCMTI VI=VDD or 0 V — 25 — kV/µs\nEnable to Data Valid3ten1 See Figure 1 — 5.0 8.0 ns\nEnable to Data Tri-State3ten2 See Figure 1 — 7.0 9.2 ns\nStart-up Time3,4tSU —1 5 4 0 µ sTable 4. Electrical Characteristics (Continued)\n(VDD1= 3.3 V ±10%, VDD2= 3.3 V ±10%, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately  terminated with controlled \nimpedance PCB traces.\n2. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n3. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n4. Start-up time is the time period from the appl ication of power to va lid data at the output.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 11\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 5. Electrical Characteristics1\n(VDD1= 2.70 V, VDD2= 2.70 V, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Co ndition Min Typ Max Unit\nHigh Level Input Voltage VIH 2.0 — — V\nLow Level Input Voltage VIL —— 0 . 8 V\nHigh Level Output Voltage VOH loh = –4 mA VDD1,VDD2–\n0.42.3 — V\nLow Level Output Voltage VOL lol = 4 mA — 0.2 0.4 V\nInput Leakage Current IL —— ± 1 0 µ A\nOutput Impedance2ZO —8 5 — \uf057\nEnable Input High Current IENH VENx=VIH —2 . 0 — µ A\nEnable Input Low Current IENL VENx=VIL —2 . 0 — µ A\nDC Supply Current (All inputs 0 V or at supply)\nSi8440Ax, Bx and Si8445Bx\nVDD1\nVDD2\nVDD1\nVDD2All inputs 0 DCAll inputs 0 DC\nAll inputs 1 DC\nAll inputs 1 DC—\n—\n—\n—1.5\n2.5\n5.7\n2.62.3\n3.8\n8.6\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DC\nAll inputs 0 DCAll inputs 1 DC\nAll inputs 1 DC—\n——\n—1.8\n2.54.9\n3.62.7\n3.87.4\n5.4mA\nSi8442Ax, Bx\nV\nDD1\nVDD2\nVDD1\nVDD2All inputs 0 DCAll inputs 0 DC\nAll inputs 1 DC\nAll inputs 1 DC—\n—\n—\n—2.3\n2.3\n4.5\n4.53.5\n3.5\n6.8\n6.8mA\n1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)\nSi8440Ax, Bx and Si8445Bx\nV\nDD1\nVDD2——3.6\n3.05.4\n3.9mA\nSi8441Ax, Bx\nV\nDD1\nVDD2——3.5\n3.45.3\n5.1mA\nSi8442Ax, Bx\nV\nDD1\nVDD2——3.6\n3.65.4\n5.4mA\n1.Specifications in this table are also valid at VDD1 = 2 .6 V and VDD2 = 2.6 V when the operating temperature range is \nconstrained to TA= 0 to 85 °C.\n2. The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n3. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n5. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\n12 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nVDD1\nVDD2——3.6\n4.05.4\n5.6mA\nSi8441Bx\nV\nDD1\nVDD2——3.7\n4.15.5\n5.7mA\nSi8442Bx\nV\nDD1\nVDD2——4.2\n4.25.9\n5.9mA\n100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)\nSi8440Bx, Si8445Bx\nV\nDD1\nVDD2—\n—3.6\n10.85.5\n13.5mA\nSi8441Bx\nVDD1\nVDD2—\n—5.6\n9.37.0\n11.6mA\nSi8442Bx\nVDD1\nVDD2—\n—7.2\n7.29.0\n9.0mA\nTiming Characteristics\nSi844xAxMaximum Data Rate 0 — 1.0 Mbps\nMinimum Pulse Width — — 250 ns\nPropagation Delay t\nPHL,tPLH See Figure 2 — — 35 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — — 25 ns\nPropagation Delay Skew3tPSK(P-P) —— 4 0 n s\nChannel-Channel Skew tPSK —— 3 5 n sTable 5. Electrical Characteristics1 (Continued)\n(VDD1= 2.70 V, VDD2= 2.70 V, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Co ndition Min Typ Max Unit\n1.Specifications in this table are also valid at VDD1 = 2 .6 V and VDD2 = 2.6 V when the operating temperature range is \nconstrained to TA= 0 to 85 °C.\n2. The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n3. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n5. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 13\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsSi844xBx\nMaximum Data Rate 0 — 150 Mbps\nMinimum Pulse Width — — 6.0 nsPropagation Delay t\nPHL, tPLH See Figure 2 3.0 6.0 9.5 ns\nPulse Width Distortion\n|tPLH - tPHL|PWD See Figure 2 — 1.5 2.5 ns\nPropagation Delay Skew3tPSK(P-P) —2 . 0 3 . 0 n s\nChannel-Channel Skew tPSK —0 . 5 1 . 8 n s\nAll ModelsOutput Rise Time t\nr CL=1 5p F\nSee Figure 2—4 . 8 6 . 5 n s\nOutput Fall Time tf CL=1 5p F\nSee Figure 2—3 . 2 4 . 6 n s\nCommon Mode Transient\nImmunityCMTI VI=VDD or 0 V — 25 — kV/µs\nEnable to Data Valid4ten1 See Figure 1 — 5.0 8.0 ns\nEnable to Data Tri-State4ten2 See Figure 1 — 7.0 9.2 ns\nStart-up Time4,5tSU —1 5 4 0 µ sTable 5. Electrical Characteristics1 (Continued)\n(VDD1= 2.70 V, VDD2= 2.70 V, TA= –40 to 125 °C; applies to narrow and wide-body SOIC packages)\nParameter Symbol Test Co ndition Min Typ Max Unit\n1.Specifications in this table are also valid at VDD1 = 2 .6 V and VDD2 = 2.6 V when the operating temperature range is \nconstrained to TA= 0 to 85 °C.\n2. The nominal output impedance of an isolat or driver channel is approximately 85 \uf057, ±40%, which is a combination of the \nvalue of the on-chip series termination resistor and channel  resistance of the output driv er FET. When driving loads \nwhere transmission line effects will be a factor, output pins should be appropriately terminated with controlled \nimpedance PCB traces.\n3. tPSK(P-P)  is the magnitude of the difference in propagation de lay times measured between different units operating at \nthe same supply voltages, l oad, and ambient temperature.\n4. See "3. Errata and Design Migration Guidelines" on page 24 for more details.\n5. Start-up time is the time period from the appl ication of power to valid data at the output.\nSi8440/41/42/45\n14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 6. Regulatory Information*\nCSA\nThe Si84xx is certified under CSA Component Acceptan ce Notice 5A. For more details, see File 232873.\n61010-1: Up to 600 VRMS reinforced insulation work ing voltage; up to 600 VRMS basic insulation working voltage.\n60950-1: Up to 130 VRMS reinforced insulation workin g voltage; up to 1000 VRMS basic insulation working volt-\nage.\nVDEThe Si84xx is  certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.\n60747-5-2: Up to 560 V\npeak for basic insulation working voltage.\nULThe Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.Rated up to 2500 V\nRMS isolation voltage for basic insulation.\n*Note:  Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.\nFor more information, see "5. Ordering Guide" on page 26.\nTable 7. Insulation and Safety-Related Specifications\nParameter Symbol Test ConditionValue\nUnitWB \nSOIC-16NB \nSOIC-16\nNominal Air Gap (Clearance)1L(IO1) 8.0 4.9 mm\nNominal External Tracking (Creepage)1L(IO2) 8.0 4.01 mm\nMinimum Internal Gap (Internal Clearance) 0.008 0.008 mm\nTracking Resistance\n(Proof Tracking Index)PTI IEC60112 600 600 VRMS\nErosion Depth ED 0.040 0.019 mm\nResistance (Input-Output)2RIO 10121012\uf057\nCapacitance (Input-Output)2CIO f = 1 MHz 2.0 2.0 pF\nInput Capacitance3CI 4.0 4.0 pF\nNotes:\n1.The values in this table correspond to the nominal creepage and clearance values as detailed in “6. Package Outline: \n16-Pin Wide Body SOIC” and “8. Package Outline: 16-Pin  Narrow Body SOIC”. VDE ce rtifies the clearance and \ncreepage limits as 4.7 mm minimum for the NB SOIC-16 pa ckage and 8.5 mm minimum for the WB SOIC-16 package. \nUL does not impose a clearance and creepage minimum for co mponent level certifications. CSA certifies the clearance \nand creepage limits as 3.9 mm minimum for the NB SO IC-16 package and 7.6 mm minimum for the WB SOIC-16 \npackage.\n2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted \ntogether to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are \nthen measured between these two terminals.\n3. Measured from input pin to ground.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 15\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 8. IEC 60664-1 (VDE 0844 Part 2) Ratings\nParameter Test Condition Specification\nBasic Isolation Group Material Group I\nInstallation ClassificationRated Mains Voltages <  150 VRMS I-IV\nRated Mains Voltages <  300 VRMS I-III\nRated Mains Voltages <  400 VRMS I-II\nRated Mains Voltages <  600 VRMS I-II\nTable 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*\nParameter Symbol Test Cond ition Characteristic Unit\nMaximum Working Insulation Voltage VIORM 560 V peak\nInput to Output Test Voltage\nVPRMethod b1\n(VIORM x 1.875 = VPR, 100%\nProduction Test, tm= 1 sec,\nPartial Discharge < 5 pC)1050V peak\nTransient Overvoltage VIOTM t = 60 sec 4000 V peak\nPollution Degree (DIN VDE 0110, Table 1) 2\nInsulation Resistance at TS, VIO=5 0 0V RS >109\uf057\n*Note:  Maintenance of the safety data is ensured by protective  circuits. The Si84xx provides  a climate classification of \n40/125/21.\nTable 10. IEC Safety Limiting Values1\nParameter Symbol Tes t Condition Min TypMax\nUnit WB \nSOIC-16NB \nSOIC-16\nCase Temperature TS — — 150 150 °C\nSafety input, output, or \nsupply currentIS\uf071JA= 100 °C/W (WB SOIC-16), \n105 °C/W (NB SOIC-16),\nVI=5 . 5V ,  TJ=1 5 0° C ,  TA=2 5° C— — 220 210 mA\nDevice Power Dissipa-\ntion2PD — — 275 275 mW\nNotes:\n1.Maximum value allowed in the event of a failure; al so see the thermal derating curve in Figures 3 and 4.\n2. The Si844x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 ºC, CL = 15 pF, input a 150 Mbps 50% duty cycle square \nwave.\nSi8440/41/42/45\n16 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs\nFigure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values \nwith Case Temperature per DIN EN 60747-5-2\nFigure 4. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values \nwith Case Temperature per DIN EN 60747-5-2Table 11. Thermal Characteristics\nParameter Symbol Test Condition MinTyp\nMax UnitWB \nSOIC-16NB \nSOIC-16\nIC Junction-to-Air Thermal \nResistance\uf071JA — 100 105 — ºC/W\n0 200 150 100 50500\n400\n200\n100\n0\nTemperature (ºC)Safety-Limiting Current (mA)450\n300370\n220VDD1, VDD2 = 2.70 V\nVDD1, VDD2 = 3.6 V\nVDD1, VDD2 = 5.5 V\n0 200 150 100 50500\n400\n200\n100\n0\nTemperature (ºC)Safety-Limiting Current (mA)430\n300360\n210VDD1, VDD2 = 2.70 V\nVDD1, VDD2 = 3.6 V\nVDD1, VDD2 = 5.5 V\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 17\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs2.  Functional Description\n2.1.  Theory of Operation\nThe operation of an Si844x channel is analogous to that of an opto coupler, except an RF carrier is modulated\ninstead of light. This simple architecture provides a robust isolated data path and requires no specialconsiderations or initialization at st art-up. A simplified block diagram for a single Si844x channel is shown in\nFigure 5.\nFigure 5. Simplified Channel Diagram\nA channel consists of an RF Transmit ter and RF Receiver separated by a semiconductor-based isolation barrier.\nReferring to the Transmitter, input A modulates the carrier prov ided by an RF oscillator using on/off keying. The\nReceiver contains a demodulator that decodes the input state according to its RF energy content and applies the\nresult to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as itprovides best-in-class noise immunity, low power consum ption, and better immunity  to magnetic fields. See\nFigure 6 for more details.\nFigure 6. Modulation SchemeRF \nOSCILLATOR\nMODULATOR DEMODULATOR A BSemiconductor-\nBased Isolation \nBarrierTransmitter Receiver\nInput Signal\nOutput SignalModulation Signal\nSi8440/41/42/45\n18 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs2.2.  Eye Diagram\nFigure 7 illustrates an eye-diagram take n on an Si8440. For the data source, the test used an Anritsu (MP1763C)\nPulse Pattern Generator set to 1000 ns/div. The output of the generator\'s clock and data from an Si8440 were\ncaptured on an oscillo scope. The results illustrate th at data integrity was maintained even at th e high data rate of\n150 Mbps. The results also show that 2 ns pulse wid th distortion and 250 ps peak jitter were exhibited.\nFigure 7. Eye Diagram\n\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 19\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs2.3.  Device Operation\nDevice behavior during start-up, normal operation, an d shutdown is shown in Table 12. Table 13 provides an\noverview of the output states wh en the Enable pins are active.\nTable 12. Si84xx Logic Operation Table\nVI \nInput1,2EN \nInput1,2,3,4VDDI \nState1,5,6VDDO \nState1,5,6 VO Output1,2Comments\nHH  o r  N C P P H\nEnabled, normal operation.\nLH  o r  N C P P L\nX7L P P Hi-Z or L8Disabled.\nX7H or NC UP P LUpon transition of VDDI from unpowered to pow-\nered, VO returns to the same state as VI in less \nthan 1 µs.\nX7L UP P Hi-Z or L8Disabled.\nX7X7P UP UndeterminedUpon transition of VDDO from unpowered to pow-\nered, VO returns to the same state as VI within \n1 µs, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, V\nO returns to Hi-Z within 1 µs if EN is L.\nNotes:\n1.VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals. EN \nis the enable control input located on the same output side.\n2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.\n3. It is recommended that the enable inputs be connected to an  external logic high or low level when the Si84xx is \noperating in noisy environments.\n4. No Connect (NC) replaces EN1 on Si8440/ 45. No Connect replaces EN2 on the Si8445. No Connects are not internally \nconnected and can be left floating, tied to VDD, or tied to GND.\n5. “Powered” state (P) is defined as 2.70 V < VDD < 5.5 V.\n6. "Unpowered" state (UP) is defined as VDD = 0 V.\n7. Note that an I/O can power the die for a given side through  an internal diode if its source has adequate current.\n8. When using the enable pin (EN) function, th e output pin state is driven to a logic low state when the EN pin is disabled \n(EN = 0) in Revision C. Revision D outputs go into a high- impedance state when the EN pin is disabled (EN = 0). See \n"3. Errata and Design Migration Guidelines" on page 24 for more details.\nSi8440/41/42/45\n20 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsTable 13. Enable Input Truth Table1\nP/N EN11,2EN21,2 Operation\nSi8440 — H Outputs B1, B2, B3, B4 are enabled and follow the input state.\n— L Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state.3\nSi8441 H X Output A4 enabled and follows the input state.\nL X Output A4 disabled and Logic Low or in high impedance state.3\nX H Outputs B1, B2, B3 are enabled and follow the input state.\nX L Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state.3\nSi8442 H X Outputs A3 and A4 are enabled and follow the input state.\nL X Outputs A3 and A4 are disabled and Logic Low or in high impedance state.3\nX H Outputs B1 and B2 are enabled and follow the input state.\nX L Outputs B1 and B2 are disabled and Logic Low or in high impedance state.3\nSi8445 — — Outputs B1, B2, B3, B4 are enabled and follow the input state.\nNotes:\n1.Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output  control. EN1, EN2 logic \noperation is summarized for each isolator product in Table 13.  These inputs are internally pulled-up to local VDD by a \n3 µA current source allowing them to be connected to an external  logic level (high or low) or  left floating. To minimize \nnoise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is \nrecommended they be connected to an external logic level, es pecially if the Si84xx is operating in a noisy environment.\n2. X = not applicable; H = Logic High; L = Logic Low.\n3. When using the enable pin (EN) function, th e output pin state is driven to a logic low state when the EN pin is disabled \n(EN = 0) in Revision C. Revision D outputs go into a high- impedance state when the EN pin is disabled (EN = 0). See \n"3. Errata and Design Migration Guidelines" on page 24 for more details.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 21\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs2.4.  Layout Recommendations\nTo ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically\nseparated from the safety extra-low volt age circuits (SELV is a circuit with <30 VAC) by a certain distance\n(creepage/clearance). If a component, such as a digital isolat or, straddles this isolation ba rrier, it must meet those\ncreepage/clearance requirements and also provide a suff iciently large high-voltage breakdown protection rating\n(commonly referred to as working voltage protection). Table 6 on page 14 and Table 7 on page 14 detail the\nworking voltage and creepag e/clearance capabilities of the Si84xx. These tables also detail the component\nstandards (UL1577, IEC60747, CSA 5A),  which are readily accepted by certif ication bodies to provide proof for\nend-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.)\nrequirements before starting any de sign that uses a digital isolator. \nThe following sections detail the recommended bypass and decoupling components necessary to ensure robust\noverall performance and relia bility for systems using the Si84xx digital isolators. \n2.4.1. Supply BypassDigital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically\nquiet environments. However, digital isolators are commo nly used in hazardous environments with excessively\nnoisy power supplies. To counteract these harsh condit ions, it is recommended that  an additional 1 µF bypass\ncapacitor be added between VDD and GND on both sides of the package. The capaci tors should be placed as\nclose as possible to the package to minimize stray i nductance. If the system is excessively noisy, it is\nrecommended that the designer add 50 to 100 \uf057 resistors in series with the VDD supply voltage source and 50 to\n300\uf057 resistors in series with the digital inputs/outputs (see Figure 8). For more details, see "3. Errata and Design\nMigration Guidelines" on page 24.\nAll components upstream or downstream of the isolator should be properly decoupled as well. If these components\nare not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing\ndamage if spikes exceed the maximum ratings of th e isolator (6 V). In this case, the 50 to 300 \uf057 resistors protect\nthe isolator\'s inputs/outputs (note t hat permanent device damage may occur if the absolute maximum ratings are\nexceeded). Functional operation shou ld be restricted to the conditions  specified in Table 1, “Recommended\nOperating Conditions,” on page 3.\n2.4.2. Pin ConnectionsNo connect pins are not internally connecte d. They can be left floating, tied to \nVDD, or tied to GND.\n2.4.3. Output Pin TerminationThe nominal output impedance of an isol ator driver channel is approximately 85 \uf057, ±40%, which is a combination\nof the value of the on-chip series termination resistor and channel resistance of the output  driver FET. When driving\nloads where transmission line effects w ill be a factor, output pins should be  appropriately termi nated with controlled\nimpedance PCB traces. The series termination resistor va lues should be scaled appropriately while keeping in\nmind the recommendations described in “2.4.1. Supply Bypass” above.\nFigure 8. Recommended Bypass Components for the Si84xx Digital Isolator FamilyVDD1 VDD2\nGND1 GND250 – 300 \uf057 50 – 300 \uf057\nInput/Output Input/OutputC2 C3\n1 \uf06dF 1 \uf06dFR1 (50 – 100 \uf057)V Source 1\nA1 B1\n50 – 300 \uf057 50 – 300 \uf057Ax BxC1R2 (50 – 100 \uf057)V Source 2\nC4\n0.1 \uf06dF 0.1 \uf06dF\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 22\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs2.5.  Typical Perfor mance Characteristics\nThe typical performance characteristics de picted in the following diagrams are for information purposes only. Refer\nto Tables 3, 4, and 5 for actual specification limits.\nFigure 9. Si8440/45 Typical VDD1 Supply \nCurrent vs. Data Rate 5, 3.3, and 2.70 V \nOperation\nFigure 10. Si8441 Typical VDD1 Supply Current \nvs. Data Rate 5, 3.3, and 2.70 V Operation\nFigure 11. Si8442 Typical VDD1 or VDD2 Supply \nCurrent vs. Data Rate 5, 3.3, and 2.70 V \nOperation (15 pF Load)Figure 12. Si8440/45 Typical VDD2 Supply \nCurrent vs. Data Rate 5, 3.3, and 2.70 V\nFigure 13. Si8441 Typical VDD2 Supply Current \nvs. Data Rate 5, 3.3, and 2.70 V Operation \n(15 pF Load)\nFigure 14. Propagation Delay vs. Temperature051015202530\n0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150\nData Rate (Mbps)Current (mA)5V\n2.70V3.3V\n051015202530\n0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150\nData Rate (Mbps)Current (mA)5V\n3.3V\n2.70V\n051015202530\n0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150\nData Rate (Mbps)Current (mA)5V\n3.3V\n2.70V051015202530\n0 1 02 03 04 05 06 07 08 09 0 1 0 0 1 1 0 1 2 0 1 3 0 1 4 0 1 5 0\nData Rate (Mbps)Current (mA)5V\n3.3V\n2.70V\n051015202530\n0 1 02 03 04 05 06 07 08 09 0 1 0 0 1 1 0 1 2 0 1 3 0 1 4 0 1 5 0\nData Rate (Mbps)Current (mA)5V\n3.3V\n2.70V\n5678910\n-40 -20 0 20 40 60 80 100 120\nTemperature (Degrees  C)Delay (ns)Rising EdgeFalling Edge\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 23\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs\nFigure 15. Si84xx Time-Dependent Dielectric Breakdown\n\nSi8440/41/42/45\n24 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs3.  Errata and Design Migration Guidelines\nThe following errata apply to Revision C devices only. See "5. Ordering Guide" on page 26 for more details. No\nerrata exist for Revision D devices.\n3.1.  Enable Pin Causes Output s to Go Low (Revision C Only)\nWhen using the enable pin (EN1, EN2) function on the 4-c hannel (Si8440/1/2) isolators, the corresponding output\npin states (pin = An, Bn, where n can be 1…4) are driven to a logic low (to ground) when the enable pin is disabled\n(EN1 or EN2 = 0). This functionality is different from the legacy 4-channel (Si8 440/1/2) isolators. On those devices,\nthe isolator outputs go into a high-impedance state (Hi- Z) when the enable pin is disabled (EN1 = 0 or EN2 = 0).\n3.1.1. ResolutionThe enable pin functionality causing the outputs to go low is supported in production for Revision C of the Si844x\ndevices. Revision D corrects the enable  pin functionality (i.e., the outputs will go into th e high-impedance state to\nmatch the legacy isolator products). Re fer to the Ordering Guide sections of  the data sheet(s) for current ordering\ninformation.\n3.2.  Power Supply Bypass Cap acitors (Revision C and Revision D)\nWhen using the Si844x isolators with power supplies >  4.5 V, sufficient VDD bypass capacitors must be present on\nboth the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a >  4.5 V\nsupply). Although rise time is power supply dependent, >  1 µF capacitors are required on both power supply pins\n(VDD1, VDD2) of the isolator device.\n3.2.1. ResolutionFor recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 21. Additionally, refer to "5.\nOrdering Guide" on page 26 for current ordering information.\n3.3.  Latch Up Imm unity (Revision C Only)\nLatch up immunity generally exceeds ± 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up\nimmunity. To increase latch-up immunity on these pins, 100 \uf057 of equivalent resistance must be included in series\nwith all of the pins listed in Table 14. The 100 \uf057 equivalent resistance can be comprised of the source driver\'s\noutput resistance and a series termin ation resistor. The Si8441 is not affe cted when using power supply voltages\n(VDD1 and VDD2) <  3.5 V.\n3.3.1. ResolutionThis issue has been corrected with Re vision D of the device. Refer to “5. Ordering Guide” for current ordering\ninformation.\nTable 14. Affected Ordering Part Numbers (Revision C Only)\nAffected Ordering Part Numbers*Device \nRevisionPin# Name Pin Type\nSI8440SV-C-IS/IS1, SI 8441SV-C-IS/IS1, \nSI8442SV-C-IS/IS1C6 A4 Input or Output\n10 EN2 Input\n14 B1 Output\nSI8445SV-C-IS/IS1 C6 A4 Input\n14 B1 Output\n*Note:  SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 25\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs4.  Pin Descriptions\nName SOIC-16 Pin# Type Description1\nVDD1 1 Supply Side 1 power supply.\nGND1 2 Ground Side 1 ground.\nA1 3 Digital Input Side 1 digital input.\nA2 4 Digital Input Side 1 digital input.A3 5 Digital I/O Side 1 digital input or output.A4 6 Digital I/O Side 1 digital input or output.\nEN1/NC\n27 Digital Input Side 1 active high enable. NC on Si8440/45.\nGND1 8 Ground Side 1 ground.GND2 9 Ground Side 2 ground.\nEN2/NC\n210 Digital Input Side 2 active high enable. NC on Si8445.\nB4 11 Digital I/O Side 2 digital input or output.B3 12 Digital I/O Side 2 digital input or output.\nB2 13 Digital Output Side 2 digital output.\nB1 14 Digital Output Side 2 digital output.\nGND2 15 Ground Side 2 ground.\nV\nDD2 16 Supply Side 2 power supply.\nNotes:\n1.For narrow-body devices, Pin 2 and Pin 8 GND must be exte rnally connected to respective ground. Pin 9 and Pin 15 \nmust also be connected to external ground.\n2. No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.VDD1\nGND1\nA1\nA3\nA4\nEN1\nGND1A2VDD2\nGND2\nB2B1\nB4B3\nGND2EN2I\ns\no\nl\na\nt \ni\no\nnRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nSi8441VDD1\nGND1\nA1\nA3\nA4\nNC\nGND1A2VDD2\nGND2\nB2B1\nB4B3\nGND2EN2/NCI\ns\no\nl\na\nt \ni\no\nnRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nSi8440/45VDD1\nGND1\nA1\nA3\nA4\nEN1\nGND1A2VDD2\nGND2\nB2B1\nB4B3\nGND2EN2I\ns\no\nl\na\nt \ni\no\nnRF\nXMITRRF\nRCVR\nRF\nXMITRRF\nRCVR\nRF\nRCVR\nRF\nXMITRRF\nRCVRRF\nXMITRRF\nRCVR\nSi8442\nSi8440/41/42/45\n26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs5.  Ordering Guide\nThese devices are not recommended for new designs. Plea se see the Si864x datasheet for replacement options.\nTable 15. Ordering Guide for Valid OPNs1\nOrdering Part \nNumber \n(OPN)Alternative Part \nNumber \n(APN)Number of \nInputs VDD1 \nSideNumber of \nInputs VDD2 \nSideMaximum \nData Rate \n(Mbps)Isolation \nRatingPackage Type\nRevision D Devices2\nSi8440AA-D-IS1 Si8640AB-B-IS1 4 0 1\n1 kVrms NB SOIC-161Si8440BA-D-IS1 Si8640BB-B-IS1 4 0 150\nSi8441AA-D-IS1 Si8641AB-B-IS1 3 1 1Si8441BA-D-IS1 Si8641BB-B-IS1 3 1 150\nSi8442AA-D-IS1 Si8642AB-B-IS1 2 2 1\nSi8442BA-D-IS1 Si8642BB-B-IS1 2 2 150Si8445BA-D-IS1 Si8645BB-B-IS1 4 0 150\nSi8440AB-D-IS Si8640AB-B-IS 4 0 1\n2.5 kVrms WB SOIC-16\n1,3Si8440BB-D-IS Si8640BB-B-IS 4 0 150\nSi8441AB-D-IS Si8641AB-B-IS 3 1 1\nSi8441BB-D-IS Si8641BB-B-IS 3 1 150\nSi8442AB-D-IS Si8642AB-B-IS 2 2 1Si8442BB-D-IS Si8642BB-B-IS 2 2 150\nSi8445BB-D-IS Si8645BB-B-IS 4 0 150\nSi8440AB-D-IS1 Si8640AB-B-IS1 4 0 1\n2.5 kVrms NB SOIC-16\n1Si8440BB-D-IS1 Si8640BB-B-IS1 4 0 150\nSi8441AB-D-IS1 Si8641AB-B-IS1 3 1 1\nSi8441BB-D-IS1 Si8641BB-B-IS1 3 1 150\nSi8442AB-D-IS1 Si8642AB-B-IS1 2 2 1\nSi8442BB-D-IS1 Si8642BB-B-IS1 2 2 150Si8445BB-D-IS1 Si8645BB-B-IS1 4 0 150\nNotes:\n1.All packages are RoHS-compliant with peak reflow temperat ures of 260 °C according to the JEDEC industry standard \nclassifications and peak solder temperatures.\n2. Revision C and Revision D devices are supported for existing designs.\n3. AEC-Q100 qualified.\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 27\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsRevision C Devices2\nSi8440AA-C-IS1 Si8640AB-B-IS1 4 0 1\n1 kVrms NB SOIC-161Si8440BA-C-IS1 Si8640BB-B-IS1 4 0 150\nSi8441AA-C-IS1 Si8641AB-B-IS1 3 1 1\nSi8441BA-C-IS1 Si8641BB-B-IS1 3 1 150\nSi8442AA-C-IS1 Si8642AB-B-IS1 2 2 1Si8442BA-C-IS1 Si8642BB-B-IS1 2 2 150\nSi8445BA-C-IS1 Si8645BB-B-IS1 4 0 150\nSi8440AB-C-IS Si8640AB-B-IS 4 0 1\n2.5 kVrms WB SOIC-16\n1Si8440BB-C-IS Si8640BB-B-IS 4 0 150\nSi8441AB-C-IS Si8641AB-B-IS 3 1 1\nSi8441BB-C-IS Si8641BB-B-IS 3 1 150Si8442AB-C-IS Si8642AB-B-IS 2 2 1\nSi8442BB-C-IS Si8642BB-B-IS 2 2 150\nSi8445BB-C-IS Si8645BB-B-IS 4 0 150\nSi8440AB-C-IS1 Si8640AB-B-IS1 4 0 1\n2.5 kVrms NB SOIC-16\n1Si8440BB-C-IS1 Si8640BB-B-IS1 4 0 150\nSi8441AB-C-IS1 Si8641AB-B-IS1 3 1 1Si8441BB-C-IS1 Si8641BB-B-IS1 3 1 150\nSi8442AB-C-IS1 Si8642AB-B-IS1 2 2 1\nSi8442BB-C-IS1 Si8642BB-B-IS1 2 2 150\nSi8445BB-C-IS1 Si8645BB-B-IS1 4 0 150Table 15. Ordering Guide for Valid OPNs1 (Continued)\nOrdering Part \nNumber \n(OPN)Alternative Part \nNumber \n(APN)Number of \nInputs VDD1 \nSideNumber of \nInputs VDD2 \nSideMaximum \nData Rate \n(Mbps)Isolation \nRatingPackage Type\nNotes:\n1.All packages are RoHS-compliant with peak reflow temperat ures of 260 °C according to the JEDEC industry standard \nclassifications and peak solder temperatures.\n2. Revision C and Revision D devices are supported for existing designs.\n3. AEC-Q100 qualified.\nSi8440/41/42/45\n28 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs6.  Package Outline: 16-Pin Wide Body SOIC\nFigure 16 illustrates the packag e details for the Si844x Digi tal Isolator. Table 16 lists the values for the dimensions\nshown in the illustration.\nFigure 16. 16-Pin Wide Body SOIC\nTable 16. Package Diagram Dimensions\nSymbolMillimeters\nMin Max\nA — 2.65\nA1 0.1 0.3\nD 10.3 BSC\nE 10.3 BSC\nE1 7.5 BSC\nb 0.31 0.51\nc 0.20 0.33\ne 1.27 BSC\nh 0.25 0.75L 0.4 1.27\n\uf071 0° 7°\nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 29\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs7.  Land Pattern: 16-Pin Wide-Body SOIC\nFigure 17 illustrates the recommended land  pattern details for the Si844x in  a 16-pin wide-bo dy SOIC. Table 17\nlists the values for the dimens ions shown in the illustration.\nFigure 17. 16-Pin SOIC Land Pattern\nTable 17. 16-Pin Wide Body SOIC Land Pattern Dimensions\nDimension Feature (mm)\nC1 Pad Column Spacing 9.40\nE Pad Row Pitch 1.27\nX1 Pad Width 0.60Y1 Pad Length 1.90\nNotes:\n1.This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN \nfor Density Level B (Median Land Protrusion).\n2. All feature sizes shown are at Maximum Material Condition (MMC) and a card \nfabrication tolerance of 0.05 mm is assumed. \nSi8440/41/42/45\n30 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs8.  Package Outline: 16 -Pin Narrow Body SOIC\nFigure 18 illustrates the packag e details for the Si844x in a 16-pin na rrow-body SOIC (SO-16). Table 18 lists the\nvalues for the di mensions shown in the illustration.\nFigure 18. 16-pin Small Outline Integrated Circuit (SOIC) Package\nTable 18. Package Diagram Dimensions\nDimension Min Max\nA — 1.75\nA1 0.10 0.25\nA2 1.25 —\nb0 . 3 1 0 . 5 1\nc0 . 1 7 0 . 2 5\nD 9.90 BSC\nE 6.00 BSC\nE1 3.90 BSC\ne 1.27 BSCL0 . 4 0 1 . 2 7\nL2 0.25 BSC \nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 31\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designsh0 . 2 5 0 . 5 0\nθ 0° 8°\naaa 0.10\nbbb 0.20\nccc 0.10\nddd 0.25\nNotes:\n1.All dimensions shown are in millim eters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation \nAC.\n4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 \nspecification for Small Body Components.Table 18. Package Diagram Dimensions (Continued)\nDimension Min Max\nSi8440/41/42/45\n32 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs9.  Land Pattern: 16-Pin Narrow Body SOIC\nFigure 19 illustrates the reco mmended land pattern details fo r the Si844x in a 16-pin narrow-body SOIC. Table 19\nlists the values for the dimens ions shown in the illustration.\nFigure 19. 16-Pin Narrow Body SOIC PCB Land Pattern\nTable 19. 16-Pin Narrow Body SOIC Land Pattern Dimensions\nDimension Feature (mm)\nC1 Pad Column Spacing 5.40\nE Pad Row Pitch 1.27\nX1 Pad Width 0.60\nY1 Pad Length 1.55\nNotes:\n1.This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N \nfor Density Level B (Median Land Protrusion).\n2. All feature sizes shown are at Maximum Material Condition (MMC) and a card \nfabrication tolerance of 0.05 mm is assumed. \nSi8440/41/42/45\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 33\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs10.  Top Marking: 16-Pin Wide Body SOIC\n10.1.  16-Pin Wide B ody SOIC Top Marking\n10.2.  Top Marking Explanation\nLine 1 Marking: Base Part Number \nOrdering Options\n(See Ordering Guide for more \ninformation).Si84 = Isolator product series\nXY = Channel Configuration\nX = # of data channels (4, 3, 2, 1)\nY = # of reverse channels (2, 1, 0)*\nS = Speed Grade\nA = 1 Mbps; B = 150 Mbps\nV = Insulation rating\nA=1k V ;  B=2 . 5k V\nLine 2 Marking: YY = Year\nWW = WorkweekAssigned by Assembly House.  Corresponds to the year \nand workweek of the mold date. \nTTTTTT = Mfg Code Manufacturing Code from Assembly House\nLine 3 Marking: Circle = 1.5 mm Diameter\n(Center-Justified)“e3” Pb-Free Symbol \nCountry of Origin ISO Code \nAbbreviationTW = Taiwan\n*Note:  Si8445 has 0 reverse channels.Si84XYSV\nYYWWTTTTTT  \nTW e3\nSi8440/41/42/45\n34 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New Designs11.  Top Marking: 16- Pin Narrow Body SOIC\n11.1.  16-Pin Narrow Body SOIC Top Marking\n11.2.  Top Marking Explanation\nLine 1 Marking: Base Part Number \nOrdering Options\n(See Ordering Guide for more \ninformation).Si84 = Isolator product series\nXY = Channel Configuration\nX = # of data channels (4, 3, 2, 1)Y = # of reverse channels (2, 1, 0)*\nS = Speed Grade\nA = 1 Mbps; B = 150 Mbps\nV = Insulation rating\nA=1k V ;  B=2 . 5k V\nLine 2 Marking: Circle = 1.2 mm Diameter “e3” Pb-Free Symbol\nYY = Year\nWW = Work WeekAssigned by the Assembly House. Corresponds to the \nyear and work week of the mold date.\nTTTTTT = Mfg code Manufacturing Code from Assembly Purchase Order \nform.\nCircle = 1.2 mm diameter “e3” Pb-Free Symbol.\n*Note:  Si8445 has 0 reverse channels.Si84XYSV\nYYWWTTTTTT  e3\nSi8440/41/42/45\n35 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.7 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • August 11 , 2021Not Recommended \nfor New DesignsDOCUMENT  CHANGE  LIST\nRevision 0.62 to  Revision 0.63\n\uf06eRev 0.63 is the first revision of this document that \napplies to the new series of ultra low power isolators featuring pinout and func tional compatibility with \nprevious isolator products.\n\uf06eUpdated “1. Electrical Specifications”.\n\uf06eUpdated “5. Ordering Guide”.\n\uf06eAdded “10. Top Marking: 16-Pin Wide Body SOIC”.\nRevision 0.63 to  Revision 0.64\n\uf06eUpdated all specs to re flect latest silicon.\nRevision 0.64 to  Revision 0.65\n\uf06eUpdated all specs to re flect latest silicon.\n\uf06eAdded "3. Errata and Design Migration Guidelines" \non page 24.\n\uf06eAdded "11. Top Marking: 16-Pin Narrow Body SOIC" on page 34.\nRevision 0.65 to  Revision 1.0\n\uf06eUpdated document to reflec t availability of Revision \nD silicon.\n\uf06eUpdated Tables 3,4, and 5.\n\uf06c\uf020Updated all supply currents and channel-channel skew.\n\uf06eUpdated Table 2.\n\uf06c\uf020Updated absolute maximum supply voltage.\n\uf06eUpdated Table 7.\n\uf06c\uf020Updated clearance and creepage dimensions.\n\uf06eUpdated Table 12.\n\uf06c\uf020Updated Note 7.\n\uf06eUpdated Table 13.\n\uf06c\uf020Updated Note 3.\n\uf06eUpdated "3. Errata and Design Migration Guidelines" on page 24.\n\uf06eUpdated "5. Ordering Guide" on page 26.Revision 1.0 to Revision 1.1\n\uf06eUpdated Tables 3, 4, and 5.\n\uf06c\uf020Updated notes in both tables to reflect output \nimpedance of 85 \uf057.\n\uf06c\uf020Updated rise and fall time specifications.\n\uf06c\uf020Updated CMTI value.\nRevision 1.1 to Revision 1.2\n\uf06eUpdated document throughout to include MSL \nimprovements to MSL2A.\n\uf06eUpdated "5. Ordering Guide" on page 26.\n\uf06c\uf020Updated Note 1 in ordering guide table to reflect \nimprovement and compliance to MSL2A moisture sensitivity level.\nRevision 1.2 to Revision 1.3\n\uf06eUpdated " Features" on page 1.\n\uf06eMoved Tables 1 and 2 to page 3.\n\uf06eUpdated Tables 6, 7, 8, and 9.\n\uf06eUpdated Table 12 footnotes.\n\uf06eAdded Figure 15, “Si84xx Time-Dependent \nDielectric Breakdown,” on page 23.\nRevision 1.3 to Revision 1.4\n\uf06eUpdated "2.4.1. Supply Bypass" on page 21.\n\uf06eAdded Figure 8, “Recommended Bypass Components for the Si84xx Digital Isolator Family,” on page 21.\n\uf06eUpdated "3.2. Power Su pply Bypass Capacitors \n(Revision C and Revision D)" on page 24.\nRevision 1.4 to Revision 1.5\n\uf06eUpdated "5. Ordering Guide" on page 26 to include MSL2A.\nRevision 1.5 to Revision 1.6\n\uf06eUpdated "5. Ordering Guide" on page 26 to include new title note and “ Alternative Part Number (APN)” column.\nRevision 1.6 to Revision 1.7\n\uf06eDeleted references to MSL ratings throughout document to eliminate redundancy and maintain compliance with corporate data sheet format requirements. The MSL ratings are specified in the Qualification Report for the product.\nCopyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.\nInformation in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the \ninformation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. \nSkyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, \nproducts, services, speciﬁcations or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or \ninformation and shall have no responsibility whatsoever for conﬂicts, incompatibilities, or other diﬃculties arising from any future changes.\nNo license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability \nfor any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or \nmaterials, except as may be provided in Skyworks’ Terms and Conditions of Sale.\nTHE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR \nOTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY \nINTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR \nCOMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR \nANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT \nLIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT \nOF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\nSkyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks \nproducts could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such \napplications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.\nCustomers are responsible for their products and applications using Skyworks products, which may deviate from published speciﬁcations as a result of \ndesign defects, errors, or operation of products outside of published parameters or design speciﬁcations. Customers should include design and operating \nsafeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any \nequipment resulting from the use of Skyworks products outside of Skyworks’ published speciﬁcations or parameters.\nSkyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or \nregistered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for \nidentiﬁcation purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at \nwww.skyworksinc.com, are incorporated by reference.Portfolio\nwww.skyworksinc.comQuality\nwww.skyworksinc.com/qualitySupport & Resources\nwww.skyworksinc.com/support\nConnecting Everyone\nand Everything,\nAll the Time\nSkyworks Solutions, Inc.  |  Nasdaq: SWKS  |  sales@skyworksinc.com  |  www.skyworksinc.com\nUSA: 781-376-3000  |  Asia: 886-2-2735 0399  |  Europe: 33 (0)1 43548540  |    \n\n'}]
!==============================================================================!
### Component Summary: SI8441BB-D-IS

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD1, VDD2): 2.70 V to 5.5 V
  - Maximum Isolation Voltage: 2500 VRMS for 1 minute

- **Current Ratings:**
  - DC Supply Current (typical at 5V):
    - < 1.8 mA per channel at 1 Mbps
    - < 5.3 mA per channel at 100 Mbps

- **Power Consumption:**
  - Power consumption varies with data rate and supply voltage, with typical values provided above.

- **Operating Temperature Range:**
  - -40 °C to 125 °C

- **Package Type:**
  - Available in 16-pin Wide Body SOIC and Narrow Body SOIC packages.

- **Special Features or Notes:**
  - High-speed operation up to 150 Mbps.
  - No start-up initialization required.
  - High electromagnetic immunity and transient immunity of 25 kV/µs.
  - AEC-Q100 qualified for automotive applications.
  - RoHS compliant.

- **Moisture Sensitive Level (MSL):**
  - MSL2A as per JEDEC J-STD-020E.

**Description:**
The SI8441BB-D-IS is a low-power quad-channel digital isolator from Skyworks Solutions. It utilizes CMOS technology to provide robust isolation for digital signals, making it suitable for applications requiring high-speed data transfer while maintaining electrical isolation between different parts of a system. The device operates without the need for initialization and supports data rates up to 150 Mbps with low power consumption.

**Typical Applications:**
The SI8441BB-D-IS is commonly used in:
- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode power supplies
- Isolated ADCs and DACs
- Motor control systems
- Power inverters
- Communications systems

This component is particularly beneficial in environments where high noise immunity and reliable isolation are critical, such as in industrial and automotive applications.