Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Feb 27 11:04:20 2017
| Host         : S228-01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TP2_wrapper_control_sets_placed.rpt
| Design       : TP2_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    64 |
| Minimum Number of register sites lost to control set restrictions |   216 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             344 |          122 |
| No           | No                    | Yes                    |              37 |            9 |
| No           | Yes                   | No                     |             431 |          195 |
| Yes          | No                    | No                     |             259 |           78 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             603 |          210 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                     Enable Signal                                                                                     |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg |                1 |              1 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                       |                1 |              1 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_potential_exception               |                1 |              1 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                   |                                                                                                                      |                1 |              1 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/O2                        |                1 |              1 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg |                1 |              1 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg |                1 |              1 |
| ~TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                          | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                          |                1 |              1 |
| ~TP2_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                       | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                         |                1 |              1 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                             | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                       |                                                                                                                      |                2 |              3 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_2                                                                                          | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_1                         |                1 |              3 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                    | TP2_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                  |                1 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Halted                                                                                                                | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                2 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                              |                3 |              4 |
| ~TP2_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                       | TP2_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                  |                1 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/sw/U0/gpio_core_1/Read_Reg_Rst                                                                                 |                2 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                      |                2 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[0]                                                                                                  |                                                                                                                      |                2 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                            |                1 |              4 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                               | TP2_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                  |                1 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                               |                1 |              4 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | TP2_i/sw/U0/bus2ip_reset                                                                                             |                1 |              4 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                             |                                                                                                                      |                3 |              5 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                          |                3 |              5 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                              | TP2_i/sw/U0/bus2ip_reset                                                                                             |                1 |              5 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                            | TP2_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                    |                1 |              6 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_2                                                                                                                         | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                        |                2 |              6 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                        | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/use_Reg_Neg_DI                       |                2 |              6 |
|  TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_1[0]_i_1                                                                                                                        |                                                                                                                      |                2 |              8 |
| ~TP2_i/mdm_1/U0/Ext_JTAG_UPDATE | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                          |                                                                                                                      |                2 |              8 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                |                                                                                                                      |                2 |              8 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/SRL16_En |                                                                                                                      |                7 |              8 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                             |                5 |             13 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                        | TP2_i/sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                6 |             16 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I75[0]                                                                                                | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               11 |             16 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             17 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                     | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                |                4 |             17 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/O1                                                                        |                6 |             19 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                         | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                             |                8 |             23 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/sw/U0/bus2ip_reset                                                                                             |                8 |             30 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                      |               12 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                   | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/R                                                       |               15 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                           | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                |               12 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/SR[0]                                                   |               11 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I53[0]                                                                                                | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O79[0]                                                                                                | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in_0                                                                                                                                      |                                                                                                                      |                9 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               10 |             32 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                          |                                                                                                                      |                7 |             32 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                               |                                                                                                                      |               10 |             33 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                |                                                                                                                      |               12 |             33 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                    |                                                                                                                      |               10 |             34 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                       | TP2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/AS[0]                                                                      |                7 |             36 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   | TP2_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                          |                                                                                                                      |               18 |             61 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O8                                                                                                        |                                                                                                                      |                8 |             64 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/IReady_3                                                                                              |                                                                                                                      |               10 |             75 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                   | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               33 |             84 |
|  TP2_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                       |                                                                                                                      |               38 |            102 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/D[45]                                                                                                                    |                                                                                                                      |               16 |            128 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               64 |            139 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       | TP2_i/my_led_0/U0/my_led_v1_0_S00_AXI_inst/n_0_slv_reg1[0]_i_1                                                       |               86 |            167 |
|  TP2_i/clk_wiz_1/U0/clk_out1    | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                        | TP2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               66 |            203 |
|  TP2_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                       |                                                                                                                      |               87 |            258 |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


