Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gabriel/Documents/ConsoleFPGA/Arquitetura.qsys --block-symbol-file --output-directory=/home/gabriel/Documents/ConsoleFPGA/Arquitetura --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading ConsoleFPGA/Arquitetura.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding data_A [altera_avalon_pio 18.1]
Progress: Parameterizing module data_A
Progress: Adding data_B [altera_avalon_pio 18.1]
Progress: Parameterizing module data_B
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding printting [altera_avalon_pio 18.1]
Progress: Parameterizing module printting
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Arquitetura.printting: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Arquitetura.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gabriel/Documents/ConsoleFPGA/Arquitetura.qsys --synthesis=VERILOG --output-directory=/home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading ConsoleFPGA/Arquitetura.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding data_A [altera_avalon_pio 18.1]
Progress: Parameterizing module data_A
Progress: Adding data_B [altera_avalon_pio 18.1]
Progress: Parameterizing module data_B
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding printting [altera_avalon_pio 18.1]
Progress: Parameterizing module printting
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Arquitetura.printting: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Arquitetura.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Arquitetura: Generating Arquitetura "Arquitetura" for QUARTUS_SYNTH
Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'
Info: data_A:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_A --dir=/tmp/alt8585_379641737025714309.dir/0002_data_A_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0002_data_A_gen//Arquitetura_data_A_component_configuration.pl  --do_build_sim=0  ]
Info: data_A: Done RTL generation for module 'Arquitetura_data_A'
Info: data_A: "Arquitetura" instantiated altera_avalon_pio "data_A"
Info: data_B: Starting RTL generation for module 'Arquitetura_data_B'
Info: data_B:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_B --dir=/tmp/alt8585_379641737025714309.dir/0003_data_B_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0003_data_B_gen//Arquitetura_data_B_component_configuration.pl  --do_build_sim=0  ]
Info: data_B: Done RTL generation for module 'Arquitetura_data_B'
Info: data_B: "Arquitetura" instantiated altera_avalon_pio "data_B"
Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Arquitetura_jtag_uart_0 --dir=/tmp/alt8585_379641737025714309.dir/0004_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0004_jtag_uart_0_gen//Arquitetura_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'
Info: jtag_uart_0: "Arquitetura" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "Arquitetura" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Arquitetura_onchip_memory2_0 --dir=/tmp/alt8585_379641737025714309.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0005_onchip_memory2_0_gen//Arquitetura_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: onchip_memory2_0: "Arquitetura" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: printting: Starting RTL generation for module 'Arquitetura_printting'
Info: printting:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_printting --dir=/tmp/alt8585_379641737025714309.dir/0006_printting_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0006_printting_gen//Arquitetura_printting_component_configuration.pl  --do_build_sim=0  ]
Info: printting: Done RTL generation for module 'Arquitetura_printting'
Info: printting: "Arquitetura" instantiated altera_avalon_pio "printting"
Info: switch: Starting RTL generation for module 'Arquitetura_switch'
Info: switch:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_switch --dir=/tmp/alt8585_379641737025714309.dir/0007_switch_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8585_379641737025714309.dir/0007_switch_gen//Arquitetura_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'Arquitetura_switch'
Info: switch: "Arquitetura" instantiated altera_avalon_pio "switch"
Info: sysid_qsys_0: "Arquitetura" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Arquitetura" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Arquitetura" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Arquitetura" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Arquitetura_nios2_gen2_0_cpu --dir=/tmp/alt8585_379641737025714309.dir/0011_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8585_379641737025714309.dir/0011_cpu_gen//Arquitetura_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.11.19 11:44:12 (*) Starting Nios II generation
Info: cpu: # 2020.11.19 11:44:12 (*)   Checking for plaintext license.
Info: cpu: # 2020.11.19 11:44:14 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2020.11.19 11:44:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.11.19 11:44:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.11.19 11:44:14 (*)   Plaintext license not found.
Info: cpu: # 2020.11.19 11:44:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.11.19 11:44:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.11.19 11:44:14 (*)   Creating all objects for CPU
Info: cpu: # 2020.11.19 11:44:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.11.19 11:44:16 (*)   Creating plain-text RTL
Info: cpu: # 2020.11.19 11:44:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gabriel/Documents/ConsoleFPGA/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Arquitetura: Done "Arquitetura" with 26 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
