<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_pllctlv2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2ip_2hpm__pllctlv2__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pllctlv2_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PLLCTLV2_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PLLCTLV2_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t XTAL;                        <span class="comment">/* 0x0: OSC configuration */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __R  uint8_t  RESERVED0[124];              <span class="comment">/* 0x4 - 0x7F: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>        __RW uint32_t MFI;                     <span class="comment">/* 0x80: PLL0 multiple register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>        __RW uint32_t MFN;                     <span class="comment">/* 0x84: PLL0 fraction numerator register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __RW uint32_t MFD;                     <span class="comment">/* 0x88: PLL0 fraction demoninator register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t SS_STEP;                 <span class="comment">/* 0x8C: PLL0 spread spectrum step register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>        __RW uint32_t SS_STOP;                 <span class="comment">/* 0x90: PLL0 spread spectrum stop register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __RW uint32_t CONFIG;                  <span class="comment">/* 0x94: PLL0 confguration register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __RW uint32_t LOCKTIME;                <span class="comment">/* 0x98: PLL0 lock time register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __RW uint32_t STEPTIME;                <span class="comment">/* 0x9C: PLL0 step time register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __RW uint32_t ADVANCED;                <span class="comment">/* 0xA0: PLL0 advance configuration register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>        __R  uint8_t  RESERVED0[28];           <span class="comment">/* 0xA4 - 0xBF: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __RW uint32_t DIV[3];                  <span class="comment">/* 0xC0 - 0xC8: PLL0 divider output 0 configuration register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __R  uint8_t  RESERVED1[52];           <span class="comment">/* 0xCC - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structPLLCTLV2__Type.html#a29a6c7c556d8ebde9f397cdc842682c9">   28</a></span>    } PLL[5];</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>} <a class="code hl_struct" href="structPLLCTLV2__Type.html">PLLCTLV2_Type</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* Bitfield definition for register: XTAL */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * Busy flag</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * 0: Oscillator is working or shutdown</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * 1: Oscillator is changing status</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a0ead9718c78ba58f4044ff64fb000145">   40</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a8970ea85eb6005520e36b7f001691d03">   41</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#af9ec0889e37765bad2fe6e0ced7686d2">   42</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_BUSY_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_XTAL_BUSY_MASK) &gt;&gt; PLLCTLV2_XTAL_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * RESPONSE (RO)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> *</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * Crystal oscillator status</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 0: Oscillator is not stable</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * 1: Oscillator is stable for use</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a0ee99043c9eb5089400764bbcfb465a7">   51</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RESPONSE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a8f39d18536e1dc20b1756a01976a748a">   52</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RESPONSE_SHIFT (29U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ab90930cd7c5cff5003e1fffd83599a75">   53</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RESPONSE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_XTAL_RESPONSE_MASK) &gt;&gt; PLLCTLV2_XTAL_RESPONSE_SHIFT)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * ENABLE (RO)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * Crystal oscillator enable status</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 0: Oscillator is off</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * 1: Oscillator is on</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#af5e12bf5e3e3a8b4ae2150cb56248ba3">   62</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_ENABLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ad5ccd2947a6b0c8f51abf2e631f3f9ad">   63</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_ENABLE_SHIFT (28U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a4200ff40f0d251c1809bd7dd1240d724">   64</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_ENABLE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_XTAL_ENABLE_MASK) &gt;&gt; PLLCTLV2_XTAL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * RAMP_TIME (RW)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> *</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * Rampup time of XTAL oscillator in cycles of RC24M clock</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 0: 0 cycle</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 1: 1 cycle</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 2: 2 cycle</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * 1048575: 1048575 cycles</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ac498bf4fb35d0fea104c603987212f40">   75</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RAMP_TIME_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a78863639e1cbfbda4b37a097c24cb12d">   76</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RAMP_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aeef0e8e031f1393c10c3e2a42a0835b1">   77</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RAMP_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_XTAL_RAMP_TIME_SHIFT) &amp; PLLCTLV2_XTAL_RAMP_TIME_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a6c713bb9d922817980af5df320369338">   78</a></span><span class="preprocessor">#define PLLCTLV2_XTAL_RAMP_TIME_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_XTAL_RAMP_TIME_MASK) &gt;&gt; PLLCTLV2_XTAL_RAMP_TIME_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Bitfield definition for register of struct array PLL: MFI */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * Busy flag</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * 0: PLL is stable or shutdown</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * 1: PLL is changing status</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a6f0c9f9c0eaf7ebbcca8fbee8cffc773">   88</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7620613b231911cd784fcb7de83d2e6a">   89</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a00ad798162d71eef4cce2d7d937d774f">   90</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_BUSY_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFI_BUSY_MASK) &gt;&gt; PLLCTLV2_PLL_MFI_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/*</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * RESPONSE (RO)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> *</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * PLL status</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 0: PLL is not stable</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * 1: PLL is stable for use</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aa13a275e20704976d323eed123fb43d3">   99</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_RESPONSE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a88ab668548d40952319041082681c027">  100</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_RESPONSE_SHIFT (29U)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ac41d02385add9e1e0bc7928c6dc46f46">  101</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_RESPONSE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFI_RESPONSE_MASK) &gt;&gt; PLLCTLV2_PLL_MFI_RESPONSE_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * ENABLE (RO)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * PLL enable status</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * 0: PLL is off</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * 1: PLL is on</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a67c83176afb8bb3a7bf6f5ca0f4cea57">  110</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_ENABLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a8bb8d133fd3490da6296c61d65a3285c">  111</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_ENABLE_SHIFT (28U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a38b1153baf53dcc18d4f83faf02a0c1c">  112</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_ENABLE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFI_ENABLE_MASK) &gt;&gt; PLLCTLV2_PLL_MFI_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * MFI (RW)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> *</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * loop back divider of PLL, support from 13 to 42, f=fref*(mfi + mfn/mfd)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * 0-15: invalid</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * 16: divide by 16</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * 17: divide by17</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * 42: divide by 42</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 43~:invalid</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7ffe0b29ae47aa1d16282583ee9fc208">  125</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_MFI_MASK (0x7FU)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#acc24ab30d4367667ce8fe8057d00b584">  126</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_MFI_SHIFT (0U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a59c5cb44944adee386ad6261f2a5d632">  127</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_MFI_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_MFI_MFI_SHIFT) &amp; PLLCTLV2_PLL_MFI_MFI_MASK)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aafb47b7734339943e38ecf7670363951">  128</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFI_MFI_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFI_MFI_MASK) &gt;&gt; PLLCTLV2_PLL_MFI_MFI_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* Bitfield definition for register of struct array PLL: MFN */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * MFN (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * Numeratorof fractional part,f=fref*(mfi + mfn/mfd). This field supports changing while running.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a02dff348d771453ef3fc7b4f9d4f1766">  136</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFN_MFN_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aa99e959b2fb7d3178f9a518c2e4e066e">  137</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFN_MFN_SHIFT (0U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a24c3420d1df84f3015571123990c9889">  138</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFN_MFN_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_MFN_MFN_SHIFT) &amp; PLLCTLV2_PLL_MFN_MFN_MASK)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a5635c15ba60928b108783851c66466db">  139</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFN_MFN_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFN_MFN_MASK) &gt;&gt; PLLCTLV2_PLL_MFN_MFN_SHIFT)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Bitfield definition for register of struct array PLL: MFD */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/*</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * MFD (RW)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * Demoninator of fraction part,f=fref*(mfi + mfn/mfd).  This field should not be changed during PLL enabled.  If changed, change will take efftect when PLL re-enabled.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#af3eb87852ae641ea7bcac859f7e58892">  147</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFD_MFD_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a8c82f78c7ed332e85a977f33cb62e659">  148</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFD_MFD_SHIFT (0U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a50fdef97d3b69ec2f23c34c65d50ccc7">  149</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFD_MFD_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_MFD_MFD_SHIFT) &amp; PLLCTLV2_PLL_MFD_MFD_MASK)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7fe5162a66e1620c7abe1434e920db01">  150</a></span><span class="preprocessor">#define PLLCTLV2_PLL_MFD_MFD_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_MFD_MFD_MASK) &gt;&gt; PLLCTLV2_PLL_MFD_MFD_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Bitfield definition for register of struct array PLL: SS_STEP */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * STEP (RW)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * Step of spread spectrum modulator.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * This register should not be changed during PLL and spread spectrum enabled.  If changed, new value will take effect when PLL disabled or spread spectrum disabled.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ae6040a809720e9e1ed767bc9760cbf58">  159</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STEP_STEP_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a375fe572715b4bc7dde1e3909e81118f">  160</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STEP_STEP_SHIFT (0U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a700960df7f3626a56b911f0c0eb28fad">  161</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STEP_STEP_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_SS_STEP_STEP_SHIFT) &amp; PLLCTLV2_PLL_SS_STEP_STEP_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#af2486c15a6aad091aec90e0d67ecac2d">  162</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STEP_STEP_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_SS_STEP_STEP_MASK) &gt;&gt; PLLCTLV2_PLL_SS_STEP_STEP_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* Bitfield definition for register of struct array PLL: SS_STOP */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/*</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * STOP (RW)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> *</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * Stop point of spread spectrum modulator</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * This register should not be changed during PLL and spread spectrum enabled.  If changed, new value will take effect when PLL disabled or spread spectrum disabled.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a5146c1dc9e43ae347c6d82bfa4be2370">  171</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STOP_STOP_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ab4a5012a862293055683dcb4285a66c7">  172</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STOP_STOP_SHIFT (0U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a2b9e2a17bd4e0f7ba1f5d12bfc189bc8">  173</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STOP_STOP_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_SS_STOP_STOP_SHIFT) &amp; PLLCTLV2_PLL_SS_STOP_STOP_MASK)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a5aa3f2b52a575e1ba8a747b3cf909e39">  174</a></span><span class="preprocessor">#define PLLCTLV2_PLL_SS_STOP_STOP_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_SS_STOP_STOP_MASK) &gt;&gt; PLLCTLV2_PLL_SS_STOP_STOP_SHIFT)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* Bitfield definition for register of struct array PLL: CONFIG */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/*</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * SPREAD (RW)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> *</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * Enable spread spectrum function.  This field supports changing during PLL running.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7a3ea063b1681df00dedf8e7b5322a75">  182</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_SPREAD_MASK (0x100U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a16012ea0bf06634a56b44140fa6a52fe">  183</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_SPREAD_SHIFT (8U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a0ae7ff6290a947eac59d321910230bf0">  184</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_SPREAD_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_CONFIG_SPREAD_SHIFT) &amp; PLLCTLV2_PLL_CONFIG_SPREAD_MASK)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a1e8ae583f0af72cd2cce58a4d775c09c">  185</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_SPREAD_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_CONFIG_SPREAD_MASK) &gt;&gt; PLLCTLV2_PLL_CONFIG_SPREAD_SHIFT)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * REFSEL (RW)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * Select reference clock, This filed support changing while running, but application must take frequency error and jitter into consideration.  And if MFN changed before reference switch, application need make sure time is enough for MFN updating.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * 0: XTAL24M</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 1: IRC24M</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a5623b10576d1728880c68d27d58b10af">  194</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_REFSEL_MASK (0x1U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ad78b43fd60970703e16bc6ee1de3b773">  195</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_REFSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#af8ea0d35fd3bf70792b49b320b34c931">  196</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_REFSEL_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_CONFIG_REFSEL_SHIFT) &amp; PLLCTLV2_PLL_CONFIG_REFSEL_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a18b370d32d54fe3dec004d8cba606bcc">  197</a></span><span class="preprocessor">#define PLLCTLV2_PLL_CONFIG_REFSEL_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_CONFIG_REFSEL_MASK) &gt;&gt; PLLCTLV2_PLL_CONFIG_REFSEL_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* Bitfield definition for register of struct array PLL: LOCKTIME */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * LOCKTIME (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Lock time of PLL in 24M clock cycles, typical value is 2500.  If MFI changed during PLL startup, PLL lock time may be longer than this setting.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a75f99491e5913912f0d97f8cded0085f">  205</a></span><span class="preprocessor">#define PLLCTLV2_PLL_LOCKTIME_LOCKTIME_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aef799ce114186796a663715b71272225">  206</a></span><span class="preprocessor">#define PLLCTLV2_PLL_LOCKTIME_LOCKTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#abd8253e35c37d121ff44be8ce4b20800">  207</a></span><span class="preprocessor">#define PLLCTLV2_PLL_LOCKTIME_LOCKTIME_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_LOCKTIME_LOCKTIME_SHIFT) &amp; PLLCTLV2_PLL_LOCKTIME_LOCKTIME_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#abfa159a0dc6690ed1cb8bc78e09ca7ef">  208</a></span><span class="preprocessor">#define PLLCTLV2_PLL_LOCKTIME_LOCKTIME_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_LOCKTIME_LOCKTIME_MASK) &gt;&gt; PLLCTLV2_PLL_LOCKTIME_LOCKTIME_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Bitfield definition for register of struct array PLL: STEPTIME */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * STEPTIME (RW)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * Step time for MFI on-the-fly change in 24M clock cycles, typical value is 2500.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a12974cca410e183a8a94f44d7f958736">  216</a></span><span class="preprocessor">#define PLLCTLV2_PLL_STEPTIME_STEPTIME_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#afdbca0dc7ec96c4cd83b5294f58c793b">  217</a></span><span class="preprocessor">#define PLLCTLV2_PLL_STEPTIME_STEPTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aa9f5fa7f449128bd3553e06398971522">  218</a></span><span class="preprocessor">#define PLLCTLV2_PLL_STEPTIME_STEPTIME_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_STEPTIME_STEPTIME_SHIFT) &amp; PLLCTLV2_PLL_STEPTIME_STEPTIME_MASK)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a1c49803291cf3d6ec5b6a362f3e92a0f">  219</a></span><span class="preprocessor">#define PLLCTLV2_PLL_STEPTIME_STEPTIME_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_STEPTIME_STEPTIME_MASK) &gt;&gt; PLLCTLV2_PLL_STEPTIME_STEPTIME_SHIFT)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/* Bitfield definition for register of struct array PLL: ADVANCED */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/*</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * SLOW (RW)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> *</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * Use slow lock flow, PLL lock expendite is disabled.  This mode might be stabler. And software need config LOCKTIME field accordingly.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * 0: fast lock enabled, lock time is 100us</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 1: fast lock disabled, lock time is 400us</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a9c858f96a693e66ff3e5098c77318d92">  229</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_SLOW_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ab6f9f2e18456e8ef7fa90779a7807da7">  230</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_SLOW_SHIFT (28U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ad02649901dafcb1f12c9735723add555">  231</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_SLOW_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_ADVANCED_SLOW_SHIFT) &amp; PLLCTLV2_PLL_ADVANCED_SLOW_MASK)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ab9f9e0ce7b2cd9ca017f133bdd1d486c">  232</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_SLOW_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_ADVANCED_SLOW_MASK) &gt;&gt; PLLCTLV2_PLL_ADVANCED_SLOW_SHIFT)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * DITHER (RW)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> *</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * Enable dither function</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a9b34aef9084a613bb48507d6c792f759">  239</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_DITHER_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7120248c1b6a642f8b92b235776e3bab">  240</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_DITHER_SHIFT (24U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a6a9775a30cedec92000648369ae6d893">  241</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_DITHER_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_ADVANCED_DITHER_SHIFT) &amp; PLLCTLV2_PLL_ADVANCED_DITHER_MASK)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a280af065519cc0a17fdea442d719de3b">  242</a></span><span class="preprocessor">#define PLLCTLV2_PLL_ADVANCED_DITHER_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_ADVANCED_DITHER_MASK) &gt;&gt; PLLCTLV2_PLL_ADVANCED_DITHER_SHIFT)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/* Bitfield definition for register of struct array PLL: DIV0 */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/*</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * Busy flag</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * 0: divider is working</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * 1: divider is changing status</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a261d9735f7add499d1d5937687fb898f">  252</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_BUSY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ae809a116ff62f783b80318acf83a1dd1">  253</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_BUSY_SHIFT (31U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a960c4a253db0584f980ca4efb881d892">  254</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_BUSY_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_DIV_BUSY_MASK) &gt;&gt; PLLCTLV2_PLL_DIV_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/*</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * RESPONSE (RO)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> *</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * Divider response status</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * 0: Divider is not stable</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * 1: Divider is stable for use</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a466c7e3e446c2cd1a8964d84ec8ce8df">  263</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_RESPONSE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aadccd3f2c02579122f70fbecfd1f1846">  264</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_RESPONSE_SHIFT (29U)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a38de5c8e6497199c7ec1bb7238e67747">  265</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_RESPONSE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_DIV_RESPONSE_MASK) &gt;&gt; PLLCTLV2_PLL_DIV_RESPONSE_SHIFT)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * ENABLE (RO)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * Divider enable status</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * 0: Divider is off</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * 1: Divider is on</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a3363228206f034907eb8137fe6ccc180">  274</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_ENABLE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a0810a189c58d0a33ac403f3af6f836d1">  275</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_ENABLE_SHIFT (28U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a0a11f7bedc0a6abd3211ba6f112b5ae3">  276</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_ENABLE_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_DIV_ENABLE_MASK) &gt;&gt; PLLCTLV2_PLL_DIV_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/*</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * DIV (RW)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * Divider factor, divider factor is DIV/5 + 1</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 0: divide by 1</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 1: divide by 1.2</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 2: divide by 1.4</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * . . .</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * 63: divide by 13.6</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#adfb32aebc6338e1c7077674a5a786dde">  288</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV_MASK (0x3FU)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a014c7cfb45bf536e51559c88f9f664aa">  289</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a4399f95f13821ac7e0d074b3adc47319">  290</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PLLCTLV2_PLL_DIV_DIV_SHIFT) &amp; PLLCTLV2_PLL_DIV_DIV_MASK)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a02586b7d02051a8fc3c88b3432a8d821">  291</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV_GET(x) (((uint32_t)(x) &amp; PLLCTLV2_PLL_DIV_DIV_MASK) &gt;&gt; PLLCTLV2_PLL_DIV_DIV_SHIFT)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/* DIV register group index macro definition */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aca2d8192e180feb46715a5e16b5e3b1e">  296</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV0 (0UL)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a6dfea080c34e7993fcbfdaae59f91158">  297</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV1 (1UL)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a44560caaa6359f5f48e67e7678060c39">  298</a></span><span class="preprocessor">#define PLLCTLV2_PLL_DIV_DIV2 (2UL)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/* PLL register group index macro definition */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#aa3eff0b7e21e9a6a94a073e7c1d3f118">  301</a></span><span class="preprocessor">#define PLLCTLV2_PLL_PLL0 (0UL)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a7948a87aead32e986ae892cb48d6589e">  302</a></span><span class="preprocessor">#define PLLCTLV2_PLL_PLL1 (1UL)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#ad1cd13940ddbcc252284e767059ec81f">  303</a></span><span class="preprocessor">#define PLLCTLV2_PLL_PLL2 (2UL)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a84670425700be81350d82476f7b8e95d">  304</a></span><span class="preprocessor">#define PLLCTLV2_PLL_PLL3 (3UL)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html#a43f3c99495b85764445d1f479174234b">  305</a></span><span class="preprocessor">#define PLLCTLV2_PLL_PLL4 (4UL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PLLCTLV2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPLLCTLV2__Type_html"><div class="ttname"><a href="structPLLCTLV2__Type.html">PLLCTLV2_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pllctlv2_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__pllctlv2__regs_8h.html">hpm_pllctlv2_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:45 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
