
*** Running vivado
    with args -log HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.tcl -notrace
Command: synth_design -top HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22664 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/i2c_sender.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.137 ; gain = 106.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/synth/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_LITE_v1_0' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HDMI_AXI_LITE_v1_0_S00_AXI' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v:381]
INFO: [Synth 8-6157] synthesizing module 'zedboard_hdmi' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/zedboard_hdmi_1080p.v:11]
	Parameter h_total bound to: 12'b100010011000 
	Parameter h_fp bound to: 12'b000001011000 
	Parameter h_bp bound to: 12'b000010010100 
	Parameter h_sync bound to: 12'b000000101100 
	Parameter v_total bound to: 12'b010001100101 
	Parameter v_fp bound to: 12'b000000000100 
	Parameter v_bp bound to: 12'b000000100100 
	Parameter v_sync bound to: 12'b000000000101 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Program/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (1#1) [D:/Program/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Program/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Program/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (3#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'i2c_sender' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/i2c_sender.v:1]
	Parameter I2C_HDMI_ADDR bound to: 8'b01110010 
	Parameter I2C_HUB_ADDR bound to: 8'b11101000 
	Parameter I2C_CMD_NUM bound to: 40 - type: integer 
	Parameter I2C_CMD_LENGTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c_sender' (4#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/i2c_sender.v:1]
INFO: [Synth 8-6157] synthesizing module 'gen_pat' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:11]
	Parameter C_RED bound to: 24'b010011000101010011111111 
	Parameter C_YELLOW bound to: 24'b111000010000000010010100 
	Parameter C_BLUE bound to: 24'b000111011111111101101011 
	Parameter C_WHITE bound to: 24'b111111111000000010000000 
	Parameter C_GREEN bound to: 24'b100101010010101100010101 
	Parameter C_CYAN bound to: 24'b101100101010101100000000 
	Parameter C_BLACK bound to: 24'b000000001000000010000000 
	Parameter h_total bound to: 12'b100010011000 
	Parameter h_fp bound to: 12'b000001011000 
	Parameter h_bp bound to: 12'b000010010100 
	Parameter h_sync bound to: 12'b000000101100 
	Parameter v_total bound to: 12'b010001100101 
	Parameter v_fp bound to: 12'b000000000100 
	Parameter v_bp bound to: 12'b000000100100 
	Parameter v_sync bound to: 12'b000000000101 
	Parameter PIC_W bound to: 12'b000101000000 
	Parameter PIC_H bound to: 12'b000010101111 
	Parameter DISP_W bound to: 12'b011110101000 
	Parameter DISP_H bound to: 12'b010000111000 
	Parameter X_START bound to: 12'b001100110100 
	Parameter Y_START bound to: 12'b000111000100 
INFO: [Synth 8-638] synthesizing module 'pic_ram' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/pic_ram/synth/pic_ram.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: pic_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: pic_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 56000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 56000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 56000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 56000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 25 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 3 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     34.239572 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/pic_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/pic_ram/synth/pic_ram.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'pic_ram' (15#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/pic_ram/synth/pic_ram.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'gen_pat' (16#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:11]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_hdmi' (17#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/zedboard_hdmi_1080p.v:11]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_LITE_v1_0_S00_AXI' (18#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_LITE_v1_0' (19#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/hdl/HDMI_AXI_LITE_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' (20#1) [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/synth/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[180]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[179]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[178]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 815.309 ; gain = 458.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[15] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[14] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[13] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[12] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[11] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[10] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[9] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[8] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[7] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[6] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[5] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[4] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[3] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[2] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[1] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
WARNING: [Synth 8-3295] tying undriven pin u_pic_ram:dinb[0] to constant 0 [d:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ipshared/01bd/src/gen_pat.v:185]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 815.309 ; gain = 458.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 815.309 ; gain = 458.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 912.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 912.992 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 912.992 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 912.992 ; gain = 555.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "word_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 912.992 ; gain = 555.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 41    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 40    
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module gen_pat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module zedboard_hdmi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HDMI_AXI_LITE_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/word_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/i2c_sda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/i2c_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/v_counter" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb1, operation Mode is: A*(B:0x140).
DSP Report: operator inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb1 is absorbed into DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb1.
DSP Report: Generating DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb_reg, operation Mode is: PCIN+(A:0x0):B2+(C:0xfffffffffccc).
DSP Report: register inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/h_counter_reg is absorbed into DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb_reg.
DSP Report: register inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb_reg is absorbed into DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb_reg.
DSP Report: operator inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb0 is absorbed into DSP inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/addrb_reg.
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[30][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[29][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[28][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[27][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[26][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[25][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[24][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[23][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[22][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[21][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[20][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[19][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[18][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[17][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[16][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[15][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[6][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[5][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[4][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[3][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[0][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[2][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[1][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[14][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[13][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[12][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[11][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[10][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[9][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[8][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[7][15]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[39][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[37][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[36][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[35][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[34][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[33][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[32][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[31][15]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[30][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[29][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[28][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[27][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[26][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[25][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[24][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[23][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[22][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[21][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[20][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[19][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[18][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[17][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[16][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[15][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[6][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[5][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[4][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[3][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[0][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[2][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[1][14]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[14][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[13][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[12][14]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[11][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[10][14]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[9][14]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[8][14]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[7][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[39][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[37][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[36][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[35][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[34][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[33][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[32][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[31][14]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[30][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[29][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[28][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[27][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[26][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[25][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[24][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[23][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[22][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[21][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[20][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[19][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[18][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[17][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[16][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[15][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[6][13]' (FDSE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][0]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[5][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[4][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Synth 8-3886] merging instance 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[3][13]' (FDRE) to 'inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[38][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/i2c_cmd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/i2c_cmd_reg[0]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[31][0]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
INFO: [Synth 8-3332] Sequential element (inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_i2c_sender/I2C_CMD_PAIRS_reg[32][0]) is unused and will be removed from module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 912.992 ; gain = 555.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gen_pat                         | A*(B:0x140)                        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 | PCIN+(A:0x0):B2+(C:0xfffffffffccc) | 30     | 12     | 11     | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
+--------------------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 978.613 ; gain = 621.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 979.316 ; gain = 622.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/HDMI_AXI_LITE_v1_0_S00_AXI_inst/zedboard_hdmi/u_gen_pat/u_pic_ram:dinb[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     6|
|2     |CARRY4      |     9|
|3     |DSP48E1     |     1|
|4     |DSP48E1_1   |     1|
|5     |LUT1        |    14|
|6     |LUT2        |    40|
|7     |LUT3        |    16|
|8     |LUT4        |    81|
|9     |LUT5        |    12|
|10    |LUT6        |   161|
|11    |MUXF7       |    37|
|12    |MUXF8       |    18|
|13    |PLLE2_ADV   |     1|
|14    |RAMB18E1    |     1|
|15    |RAMB18E1_1  |     1|
|16    |RAMB18E1_2  |     1|
|17    |RAMB36E1    |     1|
|18    |RAMB36E1_1  |     1|
|19    |RAMB36E1_10 |     1|
|20    |RAMB36E1_11 |     1|
|21    |RAMB36E1_12 |     1|
|22    |RAMB36E1_13 |     1|
|23    |RAMB36E1_14 |     1|
|24    |RAMB36E1_15 |     1|
|25    |RAMB36E1_16 |     1|
|26    |RAMB36E1_17 |     1|
|27    |RAMB36E1_18 |     1|
|28    |RAMB36E1_19 |     1|
|29    |RAMB36E1_2  |     1|
|30    |RAMB36E1_20 |     1|
|31    |RAMB36E1_21 |     1|
|32    |RAMB36E1_22 |     1|
|33    |RAMB36E1_23 |     1|
|34    |RAMB36E1_24 |     1|
|35    |RAMB36E1_3  |     1|
|36    |RAMB36E1_4  |     1|
|37    |RAMB36E1_5  |     1|
|38    |RAMB36E1_6  |     1|
|39    |RAMB36E1_7  |     1|
|40    |RAMB36E1_8  |     1|
|41    |RAMB36E1_9  |     1|
|42    |FDRE        |   234|
|43    |FDSE        |    16|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                               |Module                                         |Cells |
+------+-------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                    |                                               |   675|
|2     |  inst                                                 |HDMI_AXI_LITE_v1_0                             |   675|
|3     |    HDMI_AXI_LITE_v1_0_S00_AXI_inst                    |HDMI_AXI_LITE_v1_0_S00_AXI                     |   675|
|4     |      zedboard_hdmi                                    |zedboard_hdmi                                  |   444|
|5     |        pll01                                          |clk_pll                                        |     7|
|6     |        u_gen_pat                                      |gen_pat                                        |   245|
|7     |          u_pic_ram                                    |pic_ram                                        |   208|
|8     |            U0                                         |blk_mem_gen_v8_4_1                             |   208|
|9     |              inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |   208|
|10    |                \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   208|
|11    |                  \valid.cstr                          |blk_mem_gen_generic_cstr                       |   208|
|12    |                    \bindec_a.bindec_inst_a            |bindec                                         |    10|
|13    |                    \bindec_b.bindec_inst_b            |bindec_0                                       |    10|
|14    |                    \has_mux_a.A                       |blk_mem_gen_mux                                |    73|
|15    |                    \has_mux_b.B                       |blk_mem_gen_mux__parameterized0                |    73|
|16    |                    \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|17    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|18    |                    \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|19    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|20    |                    \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|21    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|22    |                    \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     3|
|23    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     3|
|24    |                    \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|25    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|26    |                    \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|27    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|28    |                    \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     3|
|29    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     3|
|30    |                    \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     3|
|31    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     3|
|32    |                    \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     1|
|33    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|34    |                    \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     1|
|35    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|36    |                    \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     1|
|37    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|38    |                    \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|39    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|40    |                    \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     1|
|41    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|42    |                    \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     3|
|43    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     3|
|44    |                    \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     1|
|45    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|46    |                    \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     1|
|47    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|48    |                    \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23        |     1|
|49    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|50    |                    \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24        |     1|
|51    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|52    |                    \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25        |     2|
|53    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25 |     2|
|54    |                    \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     3|
|55    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     3|
|56    |                    \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|57    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|58    |                    \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|59    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|60    |                    \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|61    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|62    |                    \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     3|
|63    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     3|
|64    |                    \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|65    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|66    |                    \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|67    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|68    |                    \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     3|
|69    |                      \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     3|
|70    |        u_i2c_sender                                   |i2c_sender                                     |   136|
+------+-------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:01:07 . Memory (MB): peak = 1002.355 ; gain = 547.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1002.355 ; gain = 645.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1002.355 ; gain = 656.652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.dcp' has been generated.
