Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/QuartusProjects/A1/DE2_NET/ --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:D:/QuartusProjects/A1/DE2_NET/system_0.sopcinfo --report-file=html:D:/QuartusProjects/A1/DE2_NET/system_0.html --report-file=sip:D:/QuartusProjects/A1/DE2_NET/system_0/simulation/system_0.sip --report-file=csv:D:/QuartusProjects/A1/DE2_NET/system_0.csv --report-file=spd:D:/QuartusProjects/A1/DE2_NET/system_0.spd --report-file=cmp:D:/QuartusProjects/A1/DE2_NET/system_0.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/QuartusProjects/A1/DE2_NET/system_0.qsys
Progress: Loading DE2_NET/system_0.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding epcs_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_controller
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_red
Progress: Adding led_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_green
Progress: Adding button_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button_pio
Progress: Adding switch_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch_pio
Progress: Adding SD_DAT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_DAT
Progress: Adding SD_CMD [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CMD
Progress: Adding SD_CLK [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CLK
Progress: Adding ISP1362 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding tri_state_bridge_0_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_0_bridge_0
Progress: Adding tri_state_bridge_0_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_0_pinSharer_0
Progress: Adding cfi_flash_0 [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash_0
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding Audio_0 [audio_dac_fifo 1.0.1]
Progress: Parameterizing module Audio_0
Progress: Adding VGA_0 [binary_vga_controller 1.0.1]
Progress: Parameterizing module VGA_0
Progress: Adding DM9000A [dm9000a 1.0.1]
Progress: Parameterizing module DM9000A
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding sram_0 [sram_16bit_512k 1.0.1]
Progress: Parameterizing module sram_0
Progress: Adding a1_0 [a1 1.0]
Progress: Parameterizing module a1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_0.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_DAT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_CMD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: system_0: Generating system_0 "system_0" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 28 modules, 119 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 55 modules, 221 connections
Info: merlin_domain_transform: After transform: 110 modules, 573 connections
Info: merlin_router_transform: After transform: 137 modules, 675 connections
Info: merlin_traffic_limiter_transform: After transform: 138 modules, 680 connections
Info: merlin_burst_transform: After transform: 141 modules, 691 connections
Info: reset_adaptation_transform: After transform: 144 modules, 568 connections
Info: merlin_network_to_switch_transform: After transform: 197 modules, 684 connections
Info: merlin_width_transform: After transform: 203 modules, 702 connections
Info: limiter_update_transform: After transform: 203 modules, 703 connections
Info: merlin_mm_transform: After transform: 203 modules, 703 connections
Info: merlin_interrupt_mapper_transform: After transform: 204 modules, 706 connections
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:readyfordata (readyfordata)"
Warning: system_0: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system_0: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'
Info: sdram_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0263_sdram_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0263_sdram_0_gen//system_0_sdram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0263_sdram_0_gen/  ]
Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'
Info: sdram_0: "system_0" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0264_epcs_controller_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0264_epcs_controller_gen//system_0_epcs_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0264_epcs_controller_gen/  ]
Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller: "system_0" instantiated altera_avalon_epcs_flash_controller "epcs_controller"
Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0265_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0265_jtag_uart_0_gen//system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0265_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0: "system_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart_0: Starting RTL generation for module 'system_0_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0266_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0266_uart_0_gen//system_0_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0266_uart_0_gen/  ]
Info: uart_0: Done RTL generation for module 'system_0_uart_0'
Info: uart_0: "system_0" instantiated altera_avalon_uart "uart_0"
Info: timer_0: Starting RTL generation for module 'system_0_timer_0'
Info: timer_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0267_timer_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0267_timer_0_gen//system_0_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0267_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'system_0_timer_0'
Info: timer_0: "system_0" instantiated altera_avalon_timer "timer_0"
Info: lcd_16207_0: Starting RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=system_0_lcd_16207_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0268_lcd_16207_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0268_lcd_16207_0_gen//system_0_lcd_16207_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0268_lcd_16207_0_gen/  ]
Info: lcd_16207_0: Done RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0: "system_0" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: led_red: Starting RTL generation for module 'system_0_led_red'
Info: led_red:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0269_led_red_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0269_led_red_gen//system_0_led_red_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0269_led_red_gen/  ]
Info: led_red: Done RTL generation for module 'system_0_led_red'
Info: led_red: "system_0" instantiated altera_avalon_pio "led_red"
Info: led_green: Starting RTL generation for module 'system_0_led_green'
Info: led_green:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0270_led_green_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0270_led_green_gen//system_0_led_green_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0270_led_green_gen/  ]
Info: led_green: Done RTL generation for module 'system_0_led_green'
Info: led_green: "system_0" instantiated altera_avalon_pio "led_green"
Info: button_pio: Starting RTL generation for module 'system_0_button_pio'
Info: button_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0271_button_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0271_button_pio_gen//system_0_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0271_button_pio_gen/  ]
Info: button_pio: Done RTL generation for module 'system_0_button_pio'
Info: button_pio: "system_0" instantiated altera_avalon_pio "button_pio"
Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'
Info: switch_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0272_switch_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0272_switch_pio_gen//system_0_switch_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0272_switch_pio_gen/  ]
Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'
Info: switch_pio: "system_0" instantiated altera_avalon_pio "switch_pio"
Info: SD_DAT: Starting RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_DAT --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0273_SD_DAT_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0273_SD_DAT_gen//system_0_SD_DAT_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0273_SD_DAT_gen/  ]
Info: SD_DAT: Done RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT: "system_0" instantiated altera_avalon_pio "SD_DAT"
Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0274_SD_CLK_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0274_SD_CLK_gen//system_0_SD_CLK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0274_SD_CLK_gen/  ]
Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK: "system_0" instantiated altera_avalon_pio "SD_CLK"
Error: ISP1362: ISP1362_IF does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 198 or more modules remaining
Info: system_0: Done system_0" with 54 modules, 47 files, 1888468 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 6 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/QuartusProjects/A1/DE2_NET/system_0.spd --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/simulation/
Info: Doing: ip-make-simscript --spd=D:/QuartusProjects/A1/DE2_NET/system_0.spd --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/QuartusProjects/A1/DE2_NET/system_0/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/QuartusProjects/A1/DE2_NET/system_0/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/QuartusProjects/A1/DE2_NET/system_0/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	12 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/QuartusProjects/A1/DE2_NET/system_0/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0.ipx
Info: ip-generate --project-directory=D:/QuartusProjects/A1/DE2_NET/ --output-directory=D:/QuartusProjects/A1/DE2_NET/ --report-file=sopcinfo:D:/QuartusProjects/A1/DE2_NET/system_0.sopcinfo --report-file=html:D:/QuartusProjects/A1/DE2_NET/system_0.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/QuartusProjects/A1/DE2_NET/system_0.qsys
Progress: Loading DE2_NET/system_0.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding epcs_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_controller
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_red
Progress: Adding led_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_green
Progress: Adding button_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button_pio
Progress: Adding switch_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch_pio
Progress: Adding SD_DAT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_DAT
Progress: Adding SD_CMD [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CMD
Progress: Adding SD_CLK [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CLK
Progress: Adding ISP1362 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding tri_state_bridge_0_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_0_bridge_0
Progress: Adding tri_state_bridge_0_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_0_pinSharer_0
Progress: Adding cfi_flash_0 [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash_0
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding Audio_0 [audio_dac_fifo 1.0.1]
Progress: Parameterizing module Audio_0
Progress: Adding VGA_0 [binary_vga_controller 1.0.1]
Progress: Parameterizing module VGA_0
Progress: Adding DM9000A [dm9000a 1.0.1]
Progress: Parameterizing module DM9000A
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding sram_0 [sram_16bit_512k 1.0.1]
Progress: Parameterizing module sram_0
Progress: Adding a1_0 [a1 1.0]
Progress: Parameterizing module a1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_0.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_DAT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_CMD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching D:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index D:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,03 seconds
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,03 seconds
Info: Reading index D:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: D:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0,27 seconds
Info: D:/altera/13.0sp1/ip/**/* matched 97 files in 0,27 seconds
Info: C:/Users/jord_/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0,00 seconds
Info: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0.ipx
Progress: Loading DE2_NET/a1_hw.tcl
Progress: Loading DE2_NET/system_0.qsys
Progress: Loading DE2_NET/wg_hw.tcl
Info: D:/QuartusProjects/A1/DE2_NET/* matched 130 files in 0,11 seconds
Progress: Loading Audio_DAC_FIFO/AUDIO_DAC_FIFO_hw.tcl
Progress: Loading Audio_DAC_FIFO/class.ptf
Progress: Loading Binary_VGA_Controller/VGA_NIOS_CTRL_hw.tcl
Progress: Loading Binary_VGA_Controller/class.ptf
Progress: Loading DM9000A/DM9000A_IF_hw.tcl
Progress: Loading DM9000A/class.ptf
Progress: Loading ISP1362/ISP1362_IF_hw.tcl
Progress: Loading SEG7_LUT_8/SEG7_LUT_8_hw.tcl
Progress: Loading SEG7_LUT_8/class.ptf
Progress: Loading SRAM_16Bit_512K/SRAM_16Bit_512K_hw.tcl
Progress: Loading SRAM_16Bit_512K/class.ptf
Info: D:/QuartusProjects/A1/DE2_NET/ip/**/* matched 34 files in 0,26 seconds
Info: D:/QuartusProjects/A1/DE2_NET/*/* matched 912 files in 0,09 seconds
Info: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0.ipx described 0 plugins, 3 paths, in 0,46 seconds
Progress: Loading testbench/system_0_tb.qsys
Info: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/* matched 4 files in 0,46 seconds
Info: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/*/* matched 1 files in 0,00 seconds
Info: Reading index D:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: D:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,03 seconds
Info: D:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0,03 seconds
Info: Reading index D:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: D:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,04 seconds
Info: D:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,04 seconds
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,84 seconds
Info: D:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,84 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script D:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: system_0
Info: TB_Gen: System design is: system_0
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in
Info: get_interface_property SD_DAT_external_connection EXPORT_OF
Info: get_instance_property SD_DAT CLASS_NAME
Info: get_instance_assignment SD_DAT testbench.partner.map.external_connection
Info: get_interface_property led_red_external_connection EXPORT_OF
Info: get_instance_property led_red CLASS_NAME
Info: get_instance_assignment led_red testbench.partner.map.external_connection
Info: get_interface_property sdram_0_wire EXPORT_OF
Info: get_instance_property sdram_0 CLASS_NAME
Info: get_instance_assignment sdram_0 testbench.partner.map.wire
Info: get_instance_assignment sdram_0 testbench.partner.map.wire
Info: get_instance_assignment sdram_0 testbench.partner.map.wire
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.class
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.version
Info: get_instance_assignments sdram_0
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram_0 testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram_0_wire' partner_name: 'sdram_0_my_partner'
Info: TB_Gen: Interface 'sdram_0_wire' partner_name: 'sdram_0_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' sdram_0_wire.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_0_my_partner' sdram_0_wire.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.CONTR_NAME: 'system_0_sdram_0'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.CONTR_NAME: 'system_0_sdram_0'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: send_message Info TB_Gen: Interface 'sdram_0_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_0_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram_0
Info: get_instance_interfaces sdram_0
Info: get_instance_interfaces sdram_0
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_interface_property SD_DAT_external_connection EXPORT_OF
Info: get_interface_property led_red_external_connection EXPORT_OF
Info: get_interface_property sdram_0_wire EXPORT_OF
Info: get_interface_property tri_state_bridge_0_bridge_0_out EXPORT_OF
Info: get_interface_property merged_resets_in_reset EXPORT_OF
Info: get_interface_property SD_CMD_external_connection EXPORT_OF
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_interface_property ISP1362_conduit_end EXPORT_OF
Info: get_interface_property SD_CLK_external_connection EXPORT_OF
Info: get_interface_property led_green_external_connection EXPORT_OF
Info: get_interface_property switch_pio_external_connection EXPORT_OF
Info: get_interface_property lcd_16207_0_external EXPORT_OF
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_interface_property audio_0 EXPORT_OF
Info: get_interface_property vga_0 EXPORT_OF
Info: get_interface_property dm9000a EXPORT_OF
Info: get_interface_property seg7_display EXPORT_OF
Info: get_interface_property sram_0_avalon_slave_0_export EXPORT_OF
Info: get_instance_assignment sdram_0 testbench.partner.map.clk
Info: get_instance_assignment sdram_0 testbench.partner.map.clk
Info: get_instance_assignment sdram_0 testbench.partner.map.clk
Info: get_instance_interface_property sdram_0 clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram_0 clk clockRate
Info: get_instance_interface_property sdram_0 clk CLASS_NAME
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_interface_property SD_DAT_external_connection EXPORT_OF
Info: get_interface_property led_red_external_connection EXPORT_OF
Info: get_interface_property sdram_0_wire EXPORT_OF
Info: get_interface_property tri_state_bridge_0_bridge_0_out EXPORT_OF
Info: get_interface_property merged_resets_in_reset EXPORT_OF
Info: get_interface_property SD_CMD_external_connection EXPORT_OF
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_interface_property ISP1362_conduit_end EXPORT_OF
Info: get_interface_property SD_CLK_external_connection EXPORT_OF
Info: get_interface_property led_green_external_connection EXPORT_OF
Info: get_interface_property switch_pio_external_connection EXPORT_OF
Info: get_interface_property lcd_16207_0_external EXPORT_OF
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_interface_property audio_0 EXPORT_OF
Info: get_interface_property vga_0 EXPORT_OF
Info: get_interface_property dm9000a EXPORT_OF
Info: get_interface_property seg7_display EXPORT_OF
Info: get_interface_property sram_0_avalon_slave_0_export EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_interfaces clk_50
Info: get_instance_interface_property clk_50 clk_in CLASS_NAME
Info: get_instance_interface_property clk_50 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_50 clk CLASS_NAME
Info: get_instance_interface_property clk_50 clk_reset CLASS_NAME
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_instance_interfaces clk_50
Info: get_instance_interface_property clk_50 clk_in CLASS_NAME
Info: get_instance_interface_property clk_50 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_50 clk CLASS_NAME
Info: get_instance_interface_property clk_50 clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk_50 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_0_my_partner' partner_implicit_name: 'sdram_0_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_0_my_partner' partner_implicit_name: 'sdram_0_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_0_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_0_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_0_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'sdram_0_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_0_my_partner' clk.partner_implicit_clk_export: 'clk_50_clk_in'
Info: TB_Gen: Implicit assignment 'sdram_0_my_partner' clk.partner_implicit_clk_export: 'clk_50_clk_in'
Info: get_instance_property sdram_0 CLASS_NAME
Info: get_interface_property tri_state_bridge_0_bridge_0_out EXPORT_OF
Info: get_instance_property tri_state_bridge_0_bridge_0 CLASS_NAME
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.map.out
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.class
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.version
Info: get_instance_assignments tri_state_bridge_0_bridge_0
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.parameter.MODULE_ORIGIN_LIST
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_LIST
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_TYPE
Info: get_instance_assignment tri_state_bridge_0_bridge_0 testbench.partner.tcb_translator.parameter.SIGNAL_ORIGIN_WIDTH
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out' partner_name: 'tri_state_bridge_0_bridge_0_tcb_translator'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out' partner_name: 'tri_state_bridge_0_bridge_0_tcb_translator'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' tri_state_bridge_0_bridge_0_out.partner_intf: 'in'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' tri_state_bridge_0_bridge_0_out.partner_intf: 'in'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_class: 'altera_tristate_conduit_bridge_translator'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_class: 'altera_tristate_conduit_bridge_translator'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_version: ''
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_version: ''
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.MODULE_ORIGIN_LIST: 'tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.MODULE_ORIGIN_LIST: 'tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_LIST: 'tri_state_bridge_0_data tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_address select_n_to_the_cfi_flash_0'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_LIST: 'tri_state_bridge_0_data tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_address select_n_to_the_cfi_flash_0'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_TYPE: 'Bidirectional Output Output Output Output'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_TYPE: 'Bidirectional Output Output Output Output'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_WIDTH: '8 1 1 22 1'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_param.SIGNAL_ORIGIN_WIDTH: '8 1 1 22 1'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_params: 'MODULE_ORIGIN_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_tcb_translator' partner_params: 'MODULE_ORIGIN_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: get_instance_assignments tri_state_bridge_0_bridge_0
Info: get_instance_interfaces tri_state_bridge_0_bridge_0
Info: get_instance_property tri_state_bridge_0_bridge_0 CLASS_NAME
Info: get_instance_interfaces tri_state_bridge_0_bridge_0
Info: get_instance_interface_property tri_state_bridge_0_bridge_0 clk CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0 reset CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0 tcs CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0 out CLASS_NAME
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.map.tcm
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.map.tcm
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.map.tcm
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.class
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.version
Info: get_instance_assignments tri_state_bridge_0_pinSharer_0
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.parameter.MODULE_ORIGIN_LIST
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.parameter.SHARED_SIGNAL_LIST
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.parameter.SIGNAL_ORIGIN_LIST
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.parameter.SIGNAL_ORIGIN_TYPE
Info: get_instance_assignment tri_state_bridge_0_pinSharer_0 testbench.partner.pin_divider.parameter.SIGNAL_ORIGIN_WIDTH
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_bridge_0_tcb_translator:out' partner_name: 'tri_state_bridge_0_pinSharer_0_pin_divider'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_bridge_0_tcb_translator:out' partner_name: 'tri_state_bridge_0_pinSharer_0_pin_divider'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_bridge_0_tcb_translator:out.partner_intf: 'in'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_bridge_0_tcb_translator:out.partner_intf: 'in'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_class: 'altera_conduit_pin_divider'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_class: 'altera_conduit_pin_divider'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_version: ''
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_version: ''
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.MODULE_ORIGIN_LIST: 'cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.MODULE_ORIGIN_LIST: 'cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SHARED_SIGNAL_LIST: 'tri_state_bridge_0_address tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_data select_n_to_the_cfi_flash_0'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SHARED_SIGNAL_LIST: 'tri_state_bridge_0_address tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_data select_n_to_the_cfi_flash_0'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_LIST: 'cfi_flash_0_tcm_address_out cfi_flash_0_tcm_read_n_out cfi_flash_0_tcm_write_n_out cfi_flash_0_tcm_data_out cfi_flash_0_tcm_chipselect_n_out'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_LIST: 'cfi_flash_0_tcm_address_out cfi_flash_0_tcm_read_n_out cfi_flash_0_tcm_write_n_out cfi_flash_0_tcm_data_out cfi_flash_0_tcm_chipselect_n_out'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_TYPE: 'Output Output Output Bidirectional Output'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_TYPE: 'Output Output Output Bidirectional Output'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_WIDTH: '22 1 1 8 1'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_param.SIGNAL_ORIGIN_WIDTH: '22 1 1 8 1'
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_params: 'MODULE_ORIGIN_LIST SHARED_SIGNAL_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: TB_Gen: Interface 'tri_state_bridge_0_pinSharer_0_pin_divider' partner_params: 'MODULE_ORIGIN_LIST SHARED_SIGNAL_LIST SIGNAL_ORIGIN_LIST SIGNAL_ORIGIN_TYPE SIGNAL_ORIGIN_WIDTH'
Info: get_instance_assignments tri_state_bridge_0_pinSharer_0
Info: get_instance_interfaces tri_state_bridge_0_pinSharer_0
Info: get_instance_property tri_state_bridge_0_pinSharer_0 CLASS_NAME
Info: get_instance_interfaces tri_state_bridge_0_pinSharer_0
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0 clk CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0 reset CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0 tcm CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0 tcs0 CLASS_NAME
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.tcm
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.tcm
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.tcm
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.class
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.version
Info: get_instance_assignments cfi_flash_0
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_BEGINTRANSFER
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_BYTEENABLE
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_CHIPSELECT
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_OUTPUTENABLE
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_READ
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_RESET
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.ACTIVE_LOW_WRITE
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.CDT_ADDRESS_W
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.CDT_NUMSYMBOLS
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.CDT_READ_LATENCY
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.CDT_SYMBOL_W
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_ADDRESS_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_BEGINTRANSFER_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_BYTEENABLE_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_CHIPSELECT_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_DATA_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_OUTPUTENABLE_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_READ_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_RESET_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.SIGNAL_WRITE_ROLES
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_BEGINTRANSFER
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_BYTEENABLE
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_CHIPSELECT
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_OUTPUTENABLE
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_READ
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_RESET
Info: get_instance_assignment cfi_flash_0 testbench.partner.external_mem_bfm.parameter.USE_WRITE
Info: send_message Info TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_pinSharer_0_pin_divider:cfi_flash_0_tcm' partner_name: 'cfi_flash_0_external_mem_bfm'
Info: TB_Gen: Interface 'tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_pinSharer_0_pin_divider:cfi_flash_0_tcm' partner_name: 'cfi_flash_0_external_mem_bfm'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_pinSharer_0_pin_divider:cfi_flash_0_tcm.partner_intf: 'conduit'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' tri_state_bridge_0_bridge_0_out:tri_state_bridge_0_pinSharer_0_pin_divider:cfi_flash_0_tcm.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_class: 'altera_external_memory_bfm'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_class: 'altera_external_memory_bfm'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_version: ''
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_version: ''
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_BEGINTRANSFER: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_BEGINTRANSFER: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_BYTEENABLE: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_BYTEENABLE: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_CHIPSELECT: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_CHIPSELECT: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_OUTPUTENABLE: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_OUTPUTENABLE: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_READ: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_READ: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_RESET: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_RESET: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_WRITE: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.ACTIVE_LOW_WRITE: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_ADDRESS_W: '22'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_ADDRESS_W: '22'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_NUMSYMBOLS: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_NUMSYMBOLS: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_READ_LATENCY: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_READ_LATENCY: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_SYMBOL_W: '8'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.CDT_SYMBOL_W: '8'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_ADDRESS_ROLES: 'tcm_address_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_ADDRESS_ROLES: 'tcm_address_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_BEGINTRANSFER_ROLES: 'tcm_begintransfer_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_BEGINTRANSFER_ROLES: 'tcm_begintransfer_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_BYTEENABLE_ROLES: 'tcm_byteenable_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_BYTEENABLE_ROLES: 'tcm_byteenable_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_CHIPSELECT_ROLES: 'tcm_chipselect_n_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_CHIPSELECT_ROLES: 'tcm_chipselect_n_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_DATA_ROLES: 'tcm_data_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_DATA_ROLES: 'tcm_data_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_OUTPUTENABLE_ROLES: 'tcm_outputenable_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_OUTPUTENABLE_ROLES: 'tcm_outputenable_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_READ_ROLES: 'tcm_read_n_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_READ_ROLES: 'tcm_read_n_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_RESET_ROLES: 'tcm_reset_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_RESET_ROLES: 'tcm_reset_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_WRITE_ROLES: 'tcm_write_n_out'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.SIGNAL_WRITE_ROLES: 'tcm_write_n_out'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_BEGINTRANSFER: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_BEGINTRANSFER: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_BYTEENABLE: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_BYTEENABLE: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_CHIPSELECT: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_CHIPSELECT: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_OUTPUTENABLE: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_OUTPUTENABLE: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_READ: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_READ: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_RESET: '0'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_RESET: '0'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_WRITE: '1'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_param.USE_WRITE: '1'
Info: send_message Info TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_params: 'ACTIVE_LOW_BEGINTRANSFER ACTIVE_LOW_BYTEENABLE ACTIVE_LOW_CHIPSELECT ACTIVE_LOW_OUTPUTENABLE ACTIVE_LOW_READ ACTIVE_LOW_RESET ACTIVE_LOW_WRITE CDT_ADDRESS_W CDT_NUMSYMBOLS CDT_READ_LATENCY CDT_SYMBOL_W SIGNAL_ADDRESS_ROLES SIGNAL_BEGINTRANSFER_ROLES SIGNAL_BYTEENABLE_ROLES SIGNAL_CHIPSELECT_ROLES SIGNAL_DATA_ROLES SIGNAL_OUTPUTENABLE_ROLES SIGNAL_READ_ROLES SIGNAL_RESET_ROLES SIGNAL_WRITE_ROLES USE_BEGINTRANSFER USE_BYTEENABLE USE_CHIPSELECT USE_OUTPUTENABLE USE_READ USE_RESET USE_WRITE'
Info: TB_Gen: Interface 'cfi_flash_0_external_mem_bfm' partner_params: 'ACTIVE_LOW_BEGINTRANSFER ACTIVE_LOW_BYTEENABLE ACTIVE_LOW_CHIPSELECT ACTIVE_LOW_OUTPUTENABLE ACTIVE_LOW_READ ACTIVE_LOW_RESET ACTIVE_LOW_WRITE CDT_ADDRESS_W CDT_NUMSYMBOLS CDT_READ_LATENCY CDT_SYMBOL_W SIGNAL_ADDRESS_ROLES SIGNAL_BEGINTRANSFER_ROLES SIGNAL_BYTEENABLE_ROLES SIGNAL_CHIPSELECT_ROLES SIGNAL_DATA_ROLES SIGNAL_OUTPUTENABLE_ROLES SIGNAL_READ_ROLES SIGNAL_RESET_ROLES SIGNAL_WRITE_ROLES USE_BEGINTRANSFER USE_BYTEENABLE USE_CHIPSELECT USE_OUTPUTENABLE USE_READ USE_RESET USE_WRITE'
Info: get_instance_assignments cfi_flash_0
Info: get_instance_interfaces cfi_flash_0
Info: get_instance_interfaces cfi_flash_0
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_interface_property SD_DAT_external_connection EXPORT_OF
Info: get_interface_property led_red_external_connection EXPORT_OF
Info: get_interface_property sdram_0_wire EXPORT_OF
Info: get_interface_property tri_state_bridge_0_bridge_0_out EXPORT_OF
Info: get_interface_property merged_resets_in_reset EXPORT_OF
Info: get_interface_property SD_CMD_external_connection EXPORT_OF
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_interface_property ISP1362_conduit_end EXPORT_OF
Info: get_interface_property SD_CLK_external_connection EXPORT_OF
Info: get_interface_property led_green_external_connection EXPORT_OF
Info: get_interface_property switch_pio_external_connection EXPORT_OF
Info: get_interface_property lcd_16207_0_external EXPORT_OF
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_interface_property audio_0 EXPORT_OF
Info: get_interface_property vga_0 EXPORT_OF
Info: get_interface_property dm9000a EXPORT_OF
Info: get_interface_property seg7_display EXPORT_OF
Info: get_interface_property sram_0_avalon_slave_0_export EXPORT_OF
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.clk
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.clk
Info: get_instance_assignment cfi_flash_0 testbench.partner.map.clk
Info: get_instance_interface_property cfi_flash_0 clk CLASS_NAME
Info: get_instance_interface_parameter_value cfi_flash_0 clk clockRate
Info: get_instance_interface_property cfi_flash_0 clk CLASS_NAME
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_interface_property SD_DAT_external_connection EXPORT_OF
Info: get_interface_property led_red_external_connection EXPORT_OF
Info: get_interface_property sdram_0_wire EXPORT_OF
Info: get_interface_property tri_state_bridge_0_bridge_0_out EXPORT_OF
Info: get_interface_property merged_resets_in_reset EXPORT_OF
Info: get_interface_property SD_CMD_external_connection EXPORT_OF
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_interface_property ISP1362_conduit_end EXPORT_OF
Info: get_interface_property SD_CLK_external_connection EXPORT_OF
Info: get_interface_property led_green_external_connection EXPORT_OF
Info: get_interface_property switch_pio_external_connection EXPORT_OF
Info: get_interface_property lcd_16207_0_external EXPORT_OF
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_interface_property audio_0 EXPORT_OF
Info: get_interface_property vga_0 EXPORT_OF
Info: get_interface_property dm9000a EXPORT_OF
Info: get_interface_property seg7_display EXPORT_OF
Info: get_interface_property sram_0_avalon_slave_0_export EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_interfaces clk_50
Info: get_instance_interface_property clk_50 clk_in CLASS_NAME
Info: get_instance_interface_property clk_50 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_50 clk CLASS_NAME
Info: get_instance_interface_property clk_50 clk_reset CLASS_NAME
Info: get_interface_property clk_50_clk_in EXPORT_OF
Info: get_instance_interfaces clk_50
Info: get_instance_interface_property clk_50 clk_in CLASS_NAME
Info: get_instance_interface_property clk_50 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_50 clk CLASS_NAME
Info: get_instance_interface_property clk_50 clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk_50 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' partner_implicit_name: 'cfi_flash_0_external_mem_bfm'
Info: TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' partner_implicit_name: 'cfi_flash_0_external_mem_bfm'
Info: send_message Info TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' clk.partner_implicit_clk_export: 'clk_50_clk_in'
Info: TB_Gen: Implicit assignment 'cfi_flash_0_external_mem_bfm' clk.partner_implicit_clk_export: 'clk_50_clk_in'
Info: get_interface_property merged_resets_in_reset EXPORT_OF
Info: get_instance_property merged_resets CLASS_NAME
Info: get_instance_assignment merged_resets testbench.partner.map.in_reset
Info: get_interface_property SD_CMD_external_connection EXPORT_OF
Info: get_instance_property SD_CMD CLASS_NAME
Info: get_instance_assignment SD_CMD testbench.partner.map.external_connection
Info: get_interface_property button_pio_external_connection EXPORT_OF
Info: get_instance_property button_pio CLASS_NAME
Info: get_instance_assignment button_pio testbench.partner.map.external_connection
Info: get_interface_property ISP1362_conduit_end EXPORT_OF
Info: get_instance_property ISP1362 CLASS_NAME
Info: get_instance_assignment ISP1362 testbench.partner.map.conduit_end
Info: get_interface_property SD_CLK_external_connection EXPORT_OF
Info: get_instance_property SD_CLK CLASS_NAME
Info: get_instance_assignment SD_CLK testbench.partner.map.external_connection
Info: get_interface_property led_green_external_connection EXPORT_OF
Info: get_instance_property led_green CLASS_NAME
Info: get_instance_assignment led_green testbench.partner.map.external_connection
Info: get_interface_property switch_pio_external_connection EXPORT_OF
Info: get_instance_property switch_pio CLASS_NAME
Info: get_instance_assignment switch_pio testbench.partner.map.external_connection
Info: get_interface_property lcd_16207_0_external EXPORT_OF
Info: get_instance_property lcd_16207_0 CLASS_NAME
Info: get_instance_assignment lcd_16207_0 testbench.partner.map.external
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_instance_property uart_0 CLASS_NAME
Info: get_instance_assignment uart_0 testbench.partner.map.external_connection
Info: get_interface_property audio_0 EXPORT_OF
Info: get_instance_property Audio_0 CLASS_NAME
Info: get_instance_assignment Audio_0 testbench.partner.map.avalon_slave_0_export
Info: get_interface_property vga_0 EXPORT_OF
Info: get_instance_property VGA_0 CLASS_NAME
Info: get_instance_assignment VGA_0 testbench.partner.map.avalon_slave_0_export
Info: get_interface_property dm9000a EXPORT_OF
Info: get_instance_property DM9000A CLASS_NAME
Info: get_instance_assignment DM9000A testbench.partner.map.avalon_slave_0_export
Info: get_interface_property seg7_display EXPORT_OF
Info: get_instance_property SEG7_Display CLASS_NAME
Info: get_instance_assignment SEG7_Display testbench.partner.map.avalon_slave_0_export
Info: get_interface_property sram_0_avalon_slave_0_export EXPORT_OF
Info: get_instance_property sram_0 CLASS_NAME
Info: get_instance_assignment sram_0 testbench.partner.map.avalon_slave_0_export
Info: send_message Info TB_Gen: Creating testbench system : system_0_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : system_0_tb with clock and reset BFMs
Info: create_system system_0_tb
Info: add_instance system_0_inst system_0 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces system_0_inst
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: get_instance_interface_property system_0_inst SD_DAT_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst led_red_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst sdram_0_wire CLASS_NAME
Info: get_instance_interface_property system_0_inst tri_state_bridge_0_bridge_0_out CLASS_NAME
Info: get_instance_interface_property system_0_inst merged_resets_in_reset CLASS_NAME
Info: get_instance_interface_property system_0_inst SD_CMD_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst button_pio_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst ISP1362_conduit_end CLASS_NAME
Info: get_instance_interface_property system_0_inst SD_CLK_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst led_green_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst switch_pio_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst lcd_16207_0_external CLASS_NAME
Info: get_instance_interface_property system_0_inst uart_0_external_connection CLASS_NAME
Info: get_instance_interface_property system_0_inst audio_0 CLASS_NAME
Info: get_instance_interface_property system_0_inst vga_0 CLASS_NAME
Info: get_instance_interface_property system_0_inst dm9000a CLASS_NAME
Info: get_instance_interface_property system_0_inst seg7_display CLASS_NAME
Info: get_instance_interface_property system_0_inst sram_0_avalon_slave_0_export CLASS_NAME
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk_50_clk_in
Info: TB_Gen: clock_sink found: clk_50_clk_in
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: add_instance system_0_inst_clk_50_clk_in_bfm altera_avalon_clock_source 
Info: get_instance_property system_0_inst_clk_50_clk_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_0_inst clk_50_clk_in clockRate
Info: set_instance_parameter_value system_0_inst_clk_50_clk_in_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value system_0_inst_clk_50_clk_in_bfm CLOCK_UNIT 1
Info: get_instance_property system_0_inst_clk_50_clk_in_bfm CLASS_NAME
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: get_instance_interfaces system_0_inst_clk_50_clk_in_bfm
Info: get_instance_interface_property system_0_inst_clk_50_clk_in_bfm clk CLASS_NAME
Info: add_connection system_0_inst_clk_50_clk_in_bfm.clk system_0_inst.clk_50_clk_in
Info: get_instance_interface_property system_0_inst merged_resets_in_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: merged_resets_in_reset
Info: TB_Gen: reset_sink found: merged_resets_in_reset
Info: get_instance_interface_property system_0_inst merged_resets_in_reset CLASS_NAME
Info: add_instance system_0_inst_merged_resets_in_reset_bfm altera_avalon_reset_source 
Info: get_instance_property system_0_inst_merged_resets_in_reset_bfm CLASS_NAME
Info: get_instance_interface_ports system_0_inst merged_resets_in_reset
Info: get_instance_interface_port_property system_0_inst merged_resets_in_reset reset_n ROLE
Info: set_instance_parameter_value system_0_inst_merged_resets_in_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value system_0_inst_merged_resets_in_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property system_0_inst_merged_resets_in_reset_bfm CLASS_NAME
Info: get_instance_interfaces system_0_inst_merged_resets_in_reset_bfm
Info: get_instance_interface_property system_0_inst_merged_resets_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_0_inst_merged_resets_in_reset_bfm clk CLASS_NAME
Info: get_instance_property system_0_inst_merged_resets_in_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_0_inst merged_resets_in_reset associatedClock
Info: get_instance_interfaces system_0_inst_clk_50_clk_in_bfm
Info: get_instance_interface_property system_0_inst_clk_50_clk_in_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: system_0_inst_merged_resets_in_reset_bfm is not associated to any clock; connecting system_0_inst_merged_resets_in_reset_bfm to 'system_0_inst_clk_50_clk_in_bfm.clk'
Warning: TB_Gen: system_0_inst_merged_resets_in_reset_bfm is not associated to any clock; connecting system_0_inst_merged_resets_in_reset_bfm to 'system_0_inst_clk_50_clk_in_bfm.clk'
Info: add_connection system_0_inst_clk_50_clk_in_bfm.clk system_0_inst_merged_resets_in_reset_bfm.clk
Info: get_instance_interface_property system_0_inst merged_resets_in_reset CLASS_NAME
Info: get_instance_interfaces system_0_inst_merged_resets_in_reset_bfm
Info: get_instance_interface_property system_0_inst_merged_resets_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_0_inst_merged_resets_in_reset_bfm clk CLASS_NAME
Info: add_connection system_0_inst_merged_resets_in_reset_bfm.reset system_0_inst.merged_resets_in_reset
Info: get_instance_interface_property system_0_inst sdram_0_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram_0_wire
Info: TB_Gen: conduit_end (for partner module) found: sdram_0_wire
Info: add_instance sdram_0_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_0_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_0_my_partner CONTR_NAME system_0_sdram_0
Info: set_instance_parameter_value sdram_0_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_0_my_partner SDRAM_COL_WIDTH 8
Info: set_instance_parameter_value sdram_0_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value sdram_0_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_0_my_partner SDRAM_ROW_WIDTH 12
Info: get_instance_interface_property system_0_inst sdram_0_wire CLASS_NAME
Info: get_instance_interface_property sdram_0_my_partner conduit CLASS_NAME
Info: get_instance_interface_property system_0_inst sdram_0_wire CLASS_NAME
Info: get_instance_interface_property sdram_0_my_partner conduit CLASS_NAME
Info: add_connection sdram_0_my_partner.conduit system_0_inst.sdram_0_wire
Info: get_instance_interface_property system_0_inst tri_state_bridge_0_bridge_0_out CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: tri_state_bridge_0_bridge_0_out
Info: TB_Gen: conduit_end (for partner module) found: tri_state_bridge_0_bridge_0_out
Info: add_instance tri_state_bridge_0_bridge_0_tcb_translator altera_tristate_conduit_bridge_translator 
Info: set_instance_parameter_value tri_state_bridge_0_bridge_0_tcb_translator MODULE_ORIGIN_LIST tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm tri_state_bridge_0_pinSharer_0.tcm
Info: set_instance_parameter_value tri_state_bridge_0_bridge_0_tcb_translator SIGNAL_ORIGIN_LIST tri_state_bridge_0_data tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_address select_n_to_the_cfi_flash_0
Info: set_instance_parameter_value tri_state_bridge_0_bridge_0_tcb_translator SIGNAL_ORIGIN_TYPE Bidirectional Output Output Output Output
Info: set_instance_parameter_value tri_state_bridge_0_bridge_0_tcb_translator SIGNAL_ORIGIN_WIDTH 8 1 1 22 1
Info: get_instance_interface_property system_0_inst tri_state_bridge_0_bridge_0_out CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0_tcb_translator in CLASS_NAME
Info: get_instance_interface_property system_0_inst tri_state_bridge_0_bridge_0_out CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0_tcb_translator in CLASS_NAME
Info: add_connection tri_state_bridge_0_bridge_0_tcb_translator.in system_0_inst.tri_state_bridge_0_bridge_0_out
Info: add_instance tri_state_bridge_0_pinSharer_0_pin_divider altera_conduit_pin_divider 
Info: set_instance_parameter_value tri_state_bridge_0_pinSharer_0_pin_divider MODULE_ORIGIN_LIST cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm cfi_flash_0.tcm
Info: set_instance_parameter_value tri_state_bridge_0_pinSharer_0_pin_divider SHARED_SIGNAL_LIST tri_state_bridge_0_address tri_state_bridge_0_readn write_n_to_the_cfi_flash_0 tri_state_bridge_0_data select_n_to_the_cfi_flash_0
Info: set_instance_parameter_value tri_state_bridge_0_pinSharer_0_pin_divider SIGNAL_ORIGIN_LIST cfi_flash_0_tcm_address_out cfi_flash_0_tcm_read_n_out cfi_flash_0_tcm_write_n_out cfi_flash_0_tcm_data_out cfi_flash_0_tcm_chipselect_n_out
Info: set_instance_parameter_value tri_state_bridge_0_pinSharer_0_pin_divider SIGNAL_ORIGIN_TYPE Output Output Output Bidirectional Output
Info: set_instance_parameter_value tri_state_bridge_0_pinSharer_0_pin_divider SIGNAL_ORIGIN_WIDTH 22 1 1 8 1
Info: get_instance_interface_property tri_state_bridge_0_bridge_0_tcb_translator out CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0_pin_divider in CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_bridge_0_tcb_translator out CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0_pin_divider in CLASS_NAME
Info: add_connection tri_state_bridge_0_pinSharer_0_pin_divider.in tri_state_bridge_0_bridge_0_tcb_translator.out
Info: add_instance cfi_flash_0_external_mem_bfm altera_external_memory_bfm 
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_BEGINTRANSFER 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_BYTEENABLE 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_CHIPSELECT 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_OUTPUTENABLE 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_READ 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_RESET 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm ACTIVE_LOW_WRITE 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm CDT_ADDRESS_W 22
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm CDT_NUMSYMBOLS 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm CDT_READ_LATENCY 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm CDT_SYMBOL_W 8
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_ADDRESS_ROLES tcm_address_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_BEGINTRANSFER_ROLES tcm_begintransfer_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_BYTEENABLE_ROLES tcm_byteenable_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_CHIPSELECT_ROLES tcm_chipselect_n_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_DATA_ROLES tcm_data_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_OUTPUTENABLE_ROLES tcm_outputenable_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_READ_ROLES tcm_read_n_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_RESET_ROLES tcm_reset_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm SIGNAL_WRITE_ROLES tcm_write_n_out
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_BEGINTRANSFER 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_BYTEENABLE 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_CHIPSELECT 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_OUTPUTENABLE 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_READ 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_RESET 0
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm USE_WRITE 1
Info: set_instance_parameter_value cfi_flash_0_external_mem_bfm VHDL_ID 0
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0_pin_divider cfi_flash_0_tcm CLASS_NAME
Info: get_instance_interface_property cfi_flash_0_external_mem_bfm conduit CLASS_NAME
Info: get_instance_interface_property tri_state_bridge_0_pinSharer_0_pin_divider cfi_flash_0_tcm CLASS_NAME
Info: get_instance_interface_property cfi_flash_0_external_mem_bfm conduit CLASS_NAME
Info: add_connection cfi_flash_0_external_mem_bfm.conduit tri_state_bridge_0_pinSharer_0_pin_divider.cfi_flash_0_tcm
Info: get_instance_interface_property sdram_0_my_partner clk CLASS_NAME
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: get_instance_interface_property sdram_0_my_partner clk CLASS_NAME
Info: get_instance_interfaces system_0_inst_clk_50_clk_in_bfm
Info: get_instance_interface_property system_0_inst_clk_50_clk_in_bfm clk CLASS_NAME
Info: add_connection system_0_inst_clk_50_clk_in_bfm.clk sdram_0_my_partner.clk
Info: get_instance_interface_property cfi_flash_0_external_mem_bfm clk CLASS_NAME
Info: get_instance_interface_property system_0_inst clk_50_clk_in CLASS_NAME
Info: get_instance_interface_property cfi_flash_0_external_mem_bfm clk CLASS_NAME
Info: get_instance_interfaces system_0_inst_clk_50_clk_in_bfm
Info: get_instance_interface_property system_0_inst_clk_50_clk_in_bfm clk CLASS_NAME
Info: add_connection system_0_inst_clk_50_clk_in_bfm.clk cfi_flash_0_external_mem_bfm.clk
Info: send_message Info TB_Gen: Saving testbench system: system_0_tb.qsys
Info: TB_Gen: Saving testbench system: system_0_tb.qsys
Info: save_system system_0_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0_tb.qsys
Info: Done
Info: ip-generate --project-directory=D:/QuartusProjects/A1/DE2_NET/system_0/testbench/ --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0_tb/simulation/ --file-set=SIM_VHDL --report-file=html:D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0_tb.qsys --report-file=csv:D:/QuartusProjects/A1/DE2_NET/system_0_tb.csv --report-file=spd:D:/QuartusProjects/A1/DE2_NET/system_0_tb.spd
Progress: Loading testbench/system_0_tb.qsys
Progress: Reading input file
Progress: Adding system_0_inst [system_0 1.0]
Progress: Parameterizing module system_0_inst
Progress: Adding system_0_inst_clk_50_clk_in_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module system_0_inst_clk_50_clk_in_bfm
Progress: Adding system_0_inst_merged_resets_in_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module system_0_inst_merged_resets_in_reset_bfm
Progress: Adding sdram_0_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_0_my_partner
Progress: Adding tri_state_bridge_0_bridge_0_tcb_translator [altera_tristate_conduit_bridge_translator 13.0]
Progress: Parameterizing module tri_state_bridge_0_bridge_0_tcb_translator
Progress: Adding tri_state_bridge_0_pinSharer_0_pin_divider [altera_conduit_pin_divider 13.0]
Progress: Parameterizing module tri_state_bridge_0_pinSharer_0_pin_divider
Progress: Adding cfi_flash_0_external_mem_bfm [altera_external_memory_bfm 13.0]
Progress: Parameterizing module cfi_flash_0_external_mem_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_0_tb.system_0_inst.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0_tb.system_0_inst.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0_tb.system_0_inst.SD_DAT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0_tb.system_0_inst.SD_CMD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0_tb.system_0_inst.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: system_0_tb.system_0_inst.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_0_tb.system_0_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_0_tb.system_0_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: system_0_tb.system_0_inst.a1: The SIM_VHDL fileset must specify the top-level module name.
Info: system_0_tb.system_0_inst_clk_50_clk_in_bfm: Elaborate: altera_clock_source
Info: system_0_tb.system_0_inst_clk_50_clk_in_bfm:            $Revision: #1 $
Info: system_0_tb.system_0_inst_clk_50_clk_in_bfm:            $Date: 2013/03/07 $
Info: system_0_tb.system_0_inst_merged_resets_in_reset_bfm: Elaborate: altera_reset_source
Info: system_0_tb.system_0_inst_merged_resets_in_reset_bfm:            $Revision: #1 $
Info: system_0_tb.system_0_inst_merged_resets_in_reset_bfm:            $Date: 2013/03/07 $
Info: system_0_tb.system_0_inst_merged_resets_in_reset_bfm: Reset is negatively asserted.
Warning: system_0_tb.system_0_inst: system_0_inst.SD_DAT_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.led_red_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.SD_CMD_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.button_pio_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.ISP1362_conduit_end must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.SD_CLK_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.led_green_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.switch_pio_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.lcd_16207_0_external must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.uart_0_external_connection must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.audio_0 must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.vga_0 must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.dm9000a must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.seg7_display must be exported, or connected to a matching conduit.
Warning: system_0_tb.system_0_inst: system_0_inst.sram_0_avalon_slave_0_export must be exported, or connected to a matching conduit.
Info: system_0_tb: Generating system_0_tb "system_0_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 9 connections
Info: pipeline_bridge_swap_transform: After transform: 28 modules, 119 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 55 modules, 221 connections
Info: merlin_domain_transform: After transform: 110 modules, 573 connections
Info: merlin_router_transform: After transform: 137 modules, 675 connections
Info: merlin_traffic_limiter_transform: After transform: 138 modules, 680 connections
Info: merlin_burst_transform: After transform: 141 modules, 691 connections
Info: reset_adaptation_transform: After transform: 144 modules, 568 connections
Info: merlin_network_to_switch_transform: After transform: 197 modules, 684 connections
Info: merlin_width_transform: After transform: 203 modules, 702 connections
Info: limiter_update_transform: After transform: 203 modules, 703 connections
Info: merlin_mm_transform: After transform: 203 modules, 703 connections
Info: merlin_interrupt_mapper_transform: After transform: 204 modules, 706 connections
Warning: system_0_inst: "No matching role found for epcs_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: system_0_inst: "No matching role found for epcs_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: system_0_inst: "No matching role found for epcs_controller:epcs_control_port:readyfordata (readyfordata)"
Warning: system_0_inst: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system_0_inst: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: system_0_inst: "system_0_tb" instantiated system_0 "system_0_inst"
Info: system_0_inst_clk_50_clk_in_bfm: "system_0_tb" instantiated altera_avalon_clock_source "system_0_inst_clk_50_clk_in_bfm"
Info: system_0_inst_merged_resets_in_reset_bfm: "system_0_tb" instantiated altera_avalon_reset_source "system_0_inst_merged_resets_in_reset_bfm"
Info: sdram_0_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_0_my_partner:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- D:/altera/13.0sp1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0284_sopcgen/ --quartus_dir=D:/altera/13.0sp1/quartus --language=vhdl --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=8 --sdram_row_width=12 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_0_my_partner: # 2021.05.21 21:49:26 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_0_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_0_my_partner: "system_0_tb" instantiated altera_sdram_partner_module "sdram_0_my_partner"
Info: tri_state_bridge_0_bridge_0_tcb_translator: "system_0_tb" instantiated altera_tristate_conduit_bridge_translator "tri_state_bridge_0_bridge_0_tcb_translator"
Info: tri_state_bridge_0_pinSharer_0_pin_divider: "system_0_tb" instantiated altera_conduit_pin_divider "tri_state_bridge_0_pinSharer_0_pin_divider"
Info: Reusing file D:/QuartusProjects/A1/DE2_NET/system_0/testbench/system_0_tb/simulation/submodules/altera_inout.vhd
Info: cfi_flash_0_external_mem_bfm: "system_0_tb" instantiated altera_external_memory_bfm "cfi_flash_0_external_mem_bfm"
Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'
Info: sdram_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0288_sdram_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0288_sdram_0_gen//system_0_sdram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0288_sdram_0_gen/  ]
Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'
Info: sdram_0: "system_0_inst" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0289_epcs_controller_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0289_epcs_controller_gen//system_0_epcs_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0289_epcs_controller_gen/  ]
Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller: "system_0_inst" instantiated altera_avalon_epcs_flash_controller "epcs_controller"
Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0290_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0290_jtag_uart_0_gen//system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0290_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0: "system_0_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart_0: Starting RTL generation for module 'system_0_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0291_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0291_uart_0_gen//system_0_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0291_uart_0_gen/  ]
Info: uart_0: Done RTL generation for module 'system_0_uart_0'
Info: uart_0: "system_0_inst" instantiated altera_avalon_uart "uart_0"
Info: timer_0: Starting RTL generation for module 'system_0_timer_0'
Info: timer_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0292_timer_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0292_timer_0_gen//system_0_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0292_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'system_0_timer_0'
Info: timer_0: "system_0_inst" instantiated altera_avalon_timer "timer_0"
Info: lcd_16207_0: Starting RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=system_0_lcd_16207_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0293_lcd_16207_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0293_lcd_16207_0_gen//system_0_lcd_16207_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0293_lcd_16207_0_gen/  ]
Info: lcd_16207_0: Done RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0: "system_0_inst" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: led_red: Starting RTL generation for module 'system_0_led_red'
Info: led_red:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0294_led_red_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0294_led_red_gen//system_0_led_red_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0294_led_red_gen/  ]
Info: led_red: Done RTL generation for module 'system_0_led_red'
Info: led_red: "system_0_inst" instantiated altera_avalon_pio "led_red"
Info: led_green: Starting RTL generation for module 'system_0_led_green'
Info: led_green:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0295_led_green_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0295_led_green_gen//system_0_led_green_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0295_led_green_gen/  ]
Info: led_green: Done RTL generation for module 'system_0_led_green'
Info: led_green: "system_0_inst" instantiated altera_avalon_pio "led_green"
Info: button_pio: Starting RTL generation for module 'system_0_button_pio'
Info: button_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0296_button_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0296_button_pio_gen//system_0_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0296_button_pio_gen/  ]
Info: button_pio: Done RTL generation for module 'system_0_button_pio'
Info: button_pio: "system_0_inst" instantiated altera_avalon_pio "button_pio"
Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'
Info: switch_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0297_switch_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0297_switch_pio_gen//system_0_switch_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0297_switch_pio_gen/  ]
Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'
Info: switch_pio: "system_0_inst" instantiated altera_avalon_pio "switch_pio"
Info: SD_DAT: Starting RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_DAT --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0298_SD_DAT_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0298_SD_DAT_gen//system_0_SD_DAT_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0298_SD_DAT_gen/  ]
Info: SD_DAT: Done RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT: "system_0_inst" instantiated altera_avalon_pio "SD_DAT"
Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0299_SD_CLK_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --vhdl --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0299_SD_CLK_gen//system_0_SD_CLK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0299_SD_CLK_gen/  ]
Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK: "system_0_inst" instantiated altera_avalon_pio "SD_CLK"
Error: ISP1362: ISP1362_IF does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 198 or more modules remaining
Info: system_0_tb: Done system_0_tb" with 61 modules, 60 files, 2043343 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 22 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/QuartusProjects/A1/DE2_NET/ --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/ --report-file=bsf:D:/QuartusProjects/A1/DE2_NET/system_0.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/QuartusProjects/A1/DE2_NET/system_0.qsys
Progress: Loading DE2_NET/system_0.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding epcs_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_controller
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_red
Progress: Adding led_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_green
Progress: Adding button_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button_pio
Progress: Adding switch_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch_pio
Progress: Adding SD_DAT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_DAT
Progress: Adding SD_CMD [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CMD
Progress: Adding SD_CLK [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CLK
Progress: Adding ISP1362 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding tri_state_bridge_0_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_0_bridge_0
Progress: Adding tri_state_bridge_0_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_0_pinSharer_0
Progress: Adding cfi_flash_0 [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash_0
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding Audio_0 [audio_dac_fifo 1.0.1]
Progress: Parameterizing module Audio_0
Progress: Adding VGA_0 [binary_vga_controller 1.0.1]
Progress: Parameterizing module VGA_0
Progress: Adding DM9000A [dm9000a 1.0.1]
Progress: Parameterizing module DM9000A
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding sram_0 [sram_16bit_512k 1.0.1]
Progress: Parameterizing module sram_0
Progress: Adding a1_0 [a1 1.0]
Progress: Parameterizing module a1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_0.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_DAT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_CMD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/QuartusProjects/A1/DE2_NET/ --output-directory=D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/QuartusProjects/A1/DE2_NET/system_0.sopcinfo --report-file=html:D:/QuartusProjects/A1/DE2_NET/system_0.html --report-file=qip:D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/system_0.qip --report-file=cmp:D:/QuartusProjects/A1/DE2_NET/system_0.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/QuartusProjects/A1/DE2_NET/system_0.qsys --language=VHDL
Progress: Loading DE2_NET/system_0.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_0
Progress: Adding epcs_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_controller
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_1
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd_16207_0
Progress: Adding led_red [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_red
Progress: Adding led_green [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_green
Progress: Adding button_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module button_pio
Progress: Adding switch_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch_pio
Progress: Adding SD_DAT [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_DAT
Progress: Adding SD_CMD [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CMD
Progress: Adding SD_CLK [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SD_CLK
Progress: Adding ISP1362 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Adding tri_state_bridge_0_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_0_bridge_0
Progress: Adding tri_state_bridge_0_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_0_pinSharer_0
Progress: Adding cfi_flash_0 [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash_0
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding Audio_0 [audio_dac_fifo 1.0.1]
Progress: Parameterizing module Audio_0
Progress: Adding VGA_0 [binary_vga_controller 1.0.1]
Progress: Parameterizing module VGA_0
Progress: Adding DM9000A [dm9000a 1.0.1]
Progress: Parameterizing module DM9000A
Progress: Adding SEG7_Display [seg7_lut_8 1.0.1]
Progress: Parameterizing module SEG7_Display
Progress: Adding sram_0 [sram_16bit_512k 1.0.1]
Progress: Parameterizing module sram_0
Progress: Adding a1_0 [a1 1.0]
Progress: Parameterizing module a1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_0.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_DAT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.SD_CMD: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_0.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: system_0.cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: system_0.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_0.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: system_0: Generating system_0 "system_0" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 28 modules, 119 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 55 modules, 221 connections
Info: merlin_domain_transform: After transform: 110 modules, 573 connections
Info: merlin_router_transform: After transform: 137 modules, 675 connections
Info: merlin_traffic_limiter_transform: After transform: 138 modules, 680 connections
Info: merlin_burst_transform: After transform: 141 modules, 691 connections
Info: reset_adaptation_transform: After transform: 144 modules, 568 connections
Info: merlin_network_to_switch_transform: After transform: 197 modules, 684 connections
Info: merlin_width_transform: After transform: 203 modules, 702 connections
Info: limiter_update_transform: After transform: 203 modules, 703 connections
Info: merlin_mm_transform: After transform: 203 modules, 703 connections
Info: merlin_interrupt_mapper_transform: After transform: 204 modules, 706 connections
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: system_0: "No matching role found for epcs_controller:epcs_control_port:readyfordata (readyfordata)"
Warning: system_0: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system_0: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: sdram_0: Starting RTL generation for module 'system_0_sdram_0'
Info: sdram_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_0_sdram_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0300_sdram_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0300_sdram_0_gen//system_0_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'system_0_sdram_0'
Info: sdram_0: "system_0" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: epcs_controller: Starting RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_0_epcs_controller --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0301_epcs_controller_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0301_epcs_controller_gen//system_0_epcs_controller_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_controller: Done RTL generation for module 'system_0_epcs_controller'
Info: epcs_controller: "system_0" instantiated altera_avalon_epcs_flash_controller "epcs_controller"
Info: jtag_uart_0: Starting RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_0_jtag_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0302_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0302_jtag_uart_0_gen//system_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_0_jtag_uart_0'
Info: jtag_uart_0: "system_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart_0: Starting RTL generation for module 'system_0_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_0_uart_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0303_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0303_uart_0_gen//system_0_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'system_0_uart_0'
Info: uart_0: "system_0" instantiated altera_avalon_uart "uart_0"
Info: timer_0: Starting RTL generation for module 'system_0_timer_0'
Info: timer_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_0_timer_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0304_timer_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0304_timer_0_gen//system_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'system_0_timer_0'
Info: timer_0: "system_0" instantiated altera_avalon_timer "timer_0"
Info: lcd_16207_0: Starting RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=system_0_lcd_16207_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0305_lcd_16207_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0305_lcd_16207_0_gen//system_0_lcd_16207_0_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_16207_0: Done RTL generation for module 'system_0_lcd_16207_0'
Info: lcd_16207_0: "system_0" instantiated altera_avalon_lcd_16207 "lcd_16207_0"
Info: led_red: Starting RTL generation for module 'system_0_led_red'
Info: led_red:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_red --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0306_led_red_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0306_led_red_gen//system_0_led_red_component_configuration.pl  --do_build_sim=0  ]
Info: led_red: Done RTL generation for module 'system_0_led_red'
Info: led_red: "system_0" instantiated altera_avalon_pio "led_red"
Info: led_green: Starting RTL generation for module 'system_0_led_green'
Info: led_green:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_led_green --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0307_led_green_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0307_led_green_gen//system_0_led_green_component_configuration.pl  --do_build_sim=0  ]
Info: led_green: Done RTL generation for module 'system_0_led_green'
Info: led_green: "system_0" instantiated altera_avalon_pio "led_green"
Info: button_pio: Starting RTL generation for module 'system_0_button_pio'
Info: button_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_button_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0308_button_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0308_button_pio_gen//system_0_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'system_0_button_pio'
Info: button_pio: "system_0" instantiated altera_avalon_pio "button_pio"
Info: switch_pio: Starting RTL generation for module 'system_0_switch_pio'
Info: switch_pio:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_switch_pio --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0309_switch_pio_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0309_switch_pio_gen//system_0_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'system_0_switch_pio'
Info: switch_pio: "system_0" instantiated altera_avalon_pio "switch_pio"
Info: SD_DAT: Starting RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_DAT --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0310_SD_DAT_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0310_SD_DAT_gen//system_0_SD_DAT_component_configuration.pl  --do_build_sim=0  ]
Info: SD_DAT: Done RTL generation for module 'system_0_SD_DAT'
Info: SD_DAT: "system_0" instantiated altera_avalon_pio "SD_DAT"
Info: SD_CLK: Starting RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_0_SD_CLK --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0311_SD_CLK_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0311_SD_CLK_gen//system_0_SD_CLK_component_configuration.pl  --do_build_sim=0  ]
Info: SD_CLK: Done RTL generation for module 'system_0_SD_CLK'
Info: SD_CLK: "system_0" instantiated altera_avalon_pio "SD_CLK"
Info: ISP1362: "system_0" instantiated ISP1362_IF "ISP1362"
Info: cpu_0: Starting RTL generation for module 'system_0_cpu_0'
Info: cpu_0:   Generation command is [exec D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_0_cpu_0 --dir=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0312_cpu_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/jord_/AppData/Local/Temp/alt8768_360172237924387222.dir/0312_cpu_0_gen//system_0_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2021.05.21 21:49:58 (*) Starting Nios II generation
Info: cpu_0: # 2021.05.21 21:49:58 (*)   Checking for plaintext license.
Info: cpu_0: # 2021.05.21 21:49:59 (*)   Couldn't query license setup in Quartus directory D:/altera/13.0sp1/quartus
Info: cpu_0: # 2021.05.21 21:49:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2021.05.21 21:49:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2021.05.21 21:49:59 (*)   Plaintext license not found.
Info: cpu_0: # 2021.05.21 21:49:59 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2021.05.21 21:50:00 (*)   Couldn't query license setup in Quartus directory D:/altera/13.0sp1/quartus
Info: cpu_0: # 2021.05.21 21:50:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2021.05.21 21:50:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2021.05.21 21:50:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu_0: # 2021.05.21 21:50:00 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2021.05.21 21:50:00 (*)   Creating all objects for CPU
Info: cpu_0: # 2021.05.21 21:50:00 (*)     Testbench
Info: cpu_0: # 2021.05.21 21:50:01 (*)     Instruction decoding
Info: cpu_0: # 2021.05.21 21:50:01 (*)       Instruction fields
Info: cpu_0: # 2021.05.21 21:50:01 (*)       Instruction decodes
Info: cpu_0: # 2021.05.21 21:50:02 (*)       Signals for RTL simulation waveforms
Info: cpu_0: # 2021.05.21 21:50:02 (*)       Instruction controls
Info: cpu_0: # 2021.05.21 21:50:02 (*)     Pipeline frontend
Info: cpu_0: # 2021.05.21 21:50:03 (*)     Pipeline backend
Info: cpu_0: # 2021.05.21 21:50:08 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2021.05.21 21:50:13 (*)   Creating encrypted RTL
Info: cpu_0: # 2021.05.21 21:50:14 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'system_0_cpu_0'
Info: cpu_0: "system_0" instantiated altera_nios2_qsys "cpu_0"
Info: tri_state_bridge_0_bridge_0: "system_0" instantiated altera_tristate_conduit_bridge "tri_state_bridge_0_bridge_0"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: tri_state_bridge_0_pinSharer_0: "system_0" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_0_pinSharer_0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 10 connections
Info: cfi_flash_0: "system_0" instantiated altera_generic_tristate_controller "cfi_flash_0"
Info: sysid_qsys_0: "system_0" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: Audio_0: "system_0" instantiated audio_dac_fifo "Audio_0"
Info: VGA_0: "system_0" instantiated binary_vga_controller "VGA_0"
Info: DM9000A: "system_0" instantiated dm9000a "DM9000A"
Info: SEG7_Display: "system_0" instantiated seg7_lut_8 "SEG7_Display"
Info: sram_0: "system_0" instantiated sram_16bit_512k "sram_0"
Info: a1_0: "system_0" instantiated a1 "a1_0"
Info: cpu_0_instruction_master_translator: "system_0" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "system_0" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "system_0" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system_0" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system_0" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "system_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "system_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "system_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "system_0" instantiated altera_merlin_router "id_router_003"
Info: id_router_006: "system_0" instantiated altera_merlin_router "id_router_006"
Info: id_router_024: "system_0" instantiated altera_merlin_router "id_router_024"
Info: limiter: "system_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "system_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "system_0" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "system_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "system_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_006: "system_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux: "system_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "system_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "system_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/QuartusProjects/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "system_0" instantiated altera_irq_mapper "irq_mapper"
Info: pin_sharer: "tri_state_bridge_0_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_bridge_0_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: tdt: "cfi_flash_0" instantiated altera_tristate_controller_translator "tdt"
Info: tda: "cfi_flash_0" instantiated altera_tristate_controller_aggregator "tda"
Info: system_0: Done system_0" with 53 modules, 354 files, 7853125 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
