#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Sep 29 22:49:24 2023
# Process ID: 78641
# Current directory: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1
# Command line: vivado -log arch_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source arch_wrapper.tcl -notrace
# Log file: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper.vdi
# Journal file: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source arch_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.262 ; gain = 488.461 ; free physical = 119 ; free virtual = 430
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1737.262 ; gain = 792.625 ; free physical = 129 ; free virtual = 431
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1801.293 ; gain = 64.031 ; free physical = 120 ; free virtual = 426
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13344e179

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab6fd5ec

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 117 ; free virtual = 425

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 236 cells.
Phase 2 Constant Propagation | Checksum: e8195dbc

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 116 ; free virtual = 425

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 546 unconnected nets.
INFO: [Opt 31-11] Eliminated 926 unconnected cells.
Phase 3 Sweep | Checksum: eaa9a7a6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 116 ; free virtual = 425

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 116 ; free virtual = 425
Ending Logic Optimization Task | Checksum: eaa9a7a6

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 116 ; free virtual = 425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: eaa9a7a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 115 ; free virtual = 425
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1801.293 ; gain = 0.000 ; free physical = 111 ; free virtual = 424
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 418

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0a3df759

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1804.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 418
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0a3df759

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 111 ; free virtual = 418

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0a3df759

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 110 ; free virtual = 417

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d2f17dc7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 110 ; free virtual = 417
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 105d811f8

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 110 ; free virtual = 417

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 18a1d4470

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 108 ; free virtual = 417
Phase 1.2.1 Place Init Design | Checksum: 1c6f384a9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 115 ; free virtual = 410
Phase 1.2 Build Placer Netlist Model | Checksum: 1c6f384a9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 115 ; free virtual = 410

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c6f384a9

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 115 ; free virtual = 410
Phase 1 Placer Initialization | Checksum: 1c6f384a9

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1820.301 ; gain = 16.008 ; free physical = 115 ; free virtual = 410

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d0818f3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 121 ; free virtual = 392

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d0818f3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 121 ; free virtual = 392

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161551f55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 122 ; free virtual = 393

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20606d6eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 122 ; free virtual = 393

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 20606d6eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 122 ; free virtual = 393

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19b0ce56c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 122 ; free virtual = 393

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19b0ce56c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 122 ; free virtual = 393

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1870e58e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 120 ; free virtual = 385

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e389dd9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 120 ; free virtual = 385

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e389dd9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 120 ; free virtual = 385

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e389dd9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 120 ; free virtual = 385
Phase 3 Detail Placement | Checksum: 1e389dd9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 120 ; free virtual = 385

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 16faa03b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 119 ; free virtual = 385

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.143. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 2312591e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 119 ; free virtual = 384
Phase 4.1 Post Commit Optimization | Checksum: 2312591e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 119 ; free virtual = 384

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2312591e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 385

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2312591e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 385

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2312591e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 385

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 224403275

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 385
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 224403275

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 384
Ending Placer Task | Checksum: 1610ef813

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1876.320 ; gain = 72.027 ; free physical = 118 ; free virtual = 384
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1876.320 ; gain = 0.000 ; free physical = 115 ; free virtual = 384
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1876.320 ; gain = 0.000 ; free physical = 118 ; free virtual = 373
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1876.320 ; gain = 0.000 ; free physical = 128 ; free virtual = 378
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1876.320 ; gain = 0.000 ; free physical = 127 ; free virtual = 377
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b5dcf616 ConstDB: 0 ShapeSum: ab3201fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12c396124

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 126 ; free virtual = 243

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12c396124

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 108 ; free virtual = 242

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12c396124

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 106 ; free virtual = 215

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12c396124

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 108 ; free virtual = 216
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 251445243

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 113 ; free virtual = 208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.219 | TNS=0.000  | WHS=-0.247 | THS=-10.980|

Phase 2 Router Initialization | Checksum: 26ba97a3e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 112 ; free virtual = 209

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171cee6ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 120 ; free virtual = 208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 123a8db7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 119 ; free virtual = 208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.824 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15cd7898e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208
Phase 4 Rip-up And Reroute | Checksum: 15cd7898e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18ae0596b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.824 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18ae0596b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18ae0596b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208
Phase 5 Delay and Skew Optimization | Checksum: 18ae0596b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17891314c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.824 | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12bb21f89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208
Phase 6 Post Hold Fix | Checksum: 12bb21f89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 208

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.013927 %
  Global Horizontal Routing Utilization  = 0.0155584 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136b579c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 110 ; free virtual = 205

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136b579c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 110 ; free virtual = 206

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13bf9e9ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 115 ; free virtual = 204

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.824 | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13bf9e9ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 119 ; free virtual = 204
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 121 ; free virtual = 204

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.988 ; gain = 60.668 ; free physical = 112 ; free virtual = 201
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1936.988 ; gain = 0.000 ; free physical = 118 ; free virtual = 207
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.328 ; gain = 80.070 ; free physical = 101 ; free virtual = 156
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 22:50:07 2023...
