{"vcs1":{"timestamp_begin":1680127658.215715261, "rt":0.23, "ut":0.08, "st":0.05}}
{"vcselab":{"timestamp_begin":1680127658.466245213, "rt":0.24, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1680127658.722892894, "rt":0.14, "ut":0.04, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680127658.087671079}
{"VCS_COMP_START_TIME": 1680127658.087671079}
{"VCS_COMP_END_TIME": 1680127658.888601928}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 238984}}
