Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:49:43 2020
| Host         : DESKTOP-VUKJ9UO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/rober/OneDrive/PROGETTO_RETI_LOGICHE/project_reti_logiche/timing_report.txt
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

i_data[0]
i_data[1]
i_data[2]
i_data[3]
i_data[4]
i_data[5]
i_data[6]
i_data[7]
i_rst
i_start

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

o_address[0]
o_address[1]
o_address[2]
o_address[3]
o_data[0]
o_data[1]
o_data[2]
o_data[3]
o_data[4]
o_data[5]
o_data[6]
o_data[7]
o_done
o_en
o_we

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.767        0.000                      0                   77        0.144        0.000                      0                   77        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              96.767        0.000                      0                   49        0.144        0.000                      0                   49        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   97.481        0.000                      0                   28        0.685        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       96.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[0]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[0]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[1]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[1]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[2]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[2]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDPE                                         r  o_regsub_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDPE                                         r  o_regsub_reg[3]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDPE (Setup_fdpe_C_CE)      -0.202   102.041    o_regsub_reg[3]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[4]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[5]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[5]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[6]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[6]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.875ns (30.691%)  route 1.976ns (69.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regsub[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.764 r  o_regsub[7]_i_1/O
                         net (fo=8, unplaced)         0.511     5.275    regsub_enable
                         FDCE                                         r  o_regsub_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[7]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regsub_reg[7]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.781ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.875ns (30.842%)  route 1.962ns (69.158%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regnext[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.764 r  o_regnext[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.261    regnext_enable
                         FDCE                                         r  o_regnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regnext_reg[0]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 96.781    

Slack (MET) :             96.781ns  (required time - arrival time)
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.875ns (30.842%)  route 1.962ns (69.158%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      r  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 f  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      f  o_regnext[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.764 r  o_regnext[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.261    regnext_enable
                         FDCE                                         r  o_regnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[1]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_CE)      -0.202   102.041    o_regnext_reg[1]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 96.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      r  FSM_onehot_cur_state[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.030 r  FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.030    FSM_onehot_cur_state[0]_i_1_n_0
                         FDPE                                         r  FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDPE (Hold_fdpe_C_D)         0.091     0.886    FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.242ns (62.396%)  route 0.146ns (37.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=7, unplaced)         0.146     0.937    o_we_OBUF
                                                                      r  FSM_onehot_cur_state[8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.038 r  FSM_onehot_cur_state[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.038    FSM_onehot_cur_state[8]_i_1_n_0
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.091     0.886    FSM_onehot_cur_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o_regnext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.239ns (61.563%)  route 0.149ns (38.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  o_regnext_reg[0]/Q
                         net (fo=10, unplaced)        0.149     0.940    o_regnext_reg[0]
                                                                      f  o_regnext[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.038 r  o_regnext[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.038    o_muxnxt[0]
                         FDCE                                         r  o_regnext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.091     0.886    o_regnext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.726%)  route 0.148ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=3, unplaced)         0.148     0.939    FSM_onehot_cur_state_reg_n_0_[1]
                         FDCE                                         r  FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)        -0.017     0.778    FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.816%)  route 0.160ns (53.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.160     0.951    regin_load
                         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)        -0.017     0.778    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 o_regwz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.302ns (69.731%)  route 0.131ns (30.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regwz_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regwz_reg[3]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regwz[3]
                                                                      r  o_regsub[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.020 r  o_regsub[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.020    o_regsub[3]_i_2_n_0
                                                                      r  o_regsub_reg[3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.083 r  o_regsub_reg[3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.083    o_regsub_reg[3]_i_1_n_4
                         FDPE                                         r  o_regsub_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDPE                                         r  o_regsub_reg[3]/C
                         clock pessimism             -0.209     0.795    
                         FDPE (Hold_fdpe_C_D)         0.105     0.900    o_regsub_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 o_regwz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.302ns (69.731%)  route 0.131ns (30.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regwz_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regwz_reg[7]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regwz[7]
                                                                      r  o_regsub[7]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.020 r  o_regsub[7]_i_3/O
                         net (fo=1, unplaced)         0.000     1.020    o_regsub[7]_i_3_n_0
                                                                      r  o_regsub_reg[7]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.083 r  o_regsub_reg[7]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     1.083    o_regsub_reg[7]_i_2_n_4
                         FDCE                                         r  o_regsub_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[7]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.105     0.900    o_regsub_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 o_regwz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.304ns (69.870%)  route 0.131ns (30.130%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regwz_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regwz_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regwz[1]
                                                                      r  o_regsub[3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.020 r  o_regsub[3]_i_4/O
                         net (fo=1, unplaced)         0.000     1.020    o_regsub[3]_i_4_n_0
                                                                      r  o_regsub_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.085 r  o_regsub_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.085    o_regsub_reg[3]_i_1_n_6
                         FDCE                                         r  o_regsub_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[1]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.105     0.900    o_regsub_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 o_regwz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.304ns (69.870%)  route 0.131ns (30.130%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regwz_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regwz_reg[5]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regwz[5]
                                                                      r  o_regsub[7]_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.020 r  o_regsub[7]_i_5/O
                         net (fo=1, unplaced)         0.000     1.020    o_regsub[7]_i_5_n_0
                                                                      r  o_regsub_reg[7]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.085 r  o_regsub_reg[7]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     1.085    o_regsub_reg[7]_i_2_n_6
                         FDCE                                         r  o_regsub_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[5]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.105     0.900    o_regsub_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 o_regwz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regsub_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.305ns (69.939%)  route 0.131ns (30.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regwz_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regwz_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regwz[2]
                                                                      r  o_regsub[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.020 r  o_regsub[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.020    o_regsub[3]_i_3_n_0
                                                                      r  o_regsub_reg[3]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.086 r  o_regsub_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.086    o_regsub_reg[3]_i_1_n_5
                         FDCE                                         r  o_regsub_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[2]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Hold_fdce_C_D)         0.105     0.900    o_regsub_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845               i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               FSM_onehot_cur_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               FSM_onehot_cur_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         95.000      94.500               o_regin_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_onehot_cur_state_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                o_regin_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[0]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[0]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[1]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[1]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[2]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[2]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[3]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[3]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[4]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[4]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[5]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[5]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[6]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[6]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[7]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regin_reg[7]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regnext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regnext_reg[0]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    

Slack (MET) :             97.481ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.751ns (38.912%)  route 1.179ns (61.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.335     3.215    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.510 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     4.354    o_regnext0
                         FDCE                                         f  o_regnext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439   102.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[1]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Recov_fdce_C_CLR)     -0.409   101.834    o_regnext_reg[1]
  -------------------------------------------------------------------
                         required time                        101.834    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 97.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[1]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[2]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[3]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[4]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[5]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[6]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regin_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[7]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regin_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regnext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regnext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_regnext_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.239ns (32.474%)  route 0.497ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.141     0.932    o_done_OBUF
                                                                      f  o_regwz[7]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.030 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.356     1.386    o_regnext0
                         FDCE                                         f  o_regnext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[1]/C
                         clock pessimism             -0.209     0.795    
                         FDCE (Remov_fdce_C_CLR)     -0.094     0.701    o_regnext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.685    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.482ns (60.589%)  route 2.265ns (39.411%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.764 r  o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.563    o_data_OBUF[0]
                                                                      r  o_data_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.170 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.170    o_data[0]
                                                                      r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.482ns (60.589%)  route 2.265ns (39.411%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[2]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.764 r  o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.563    o_data_OBUF[2]
                                                                      r  o_data_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.170 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.170    o_data[2]
                                                                      r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.482ns (60.589%)  route 2.265ns (39.411%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[4]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.764 r  o_data_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.563    o_data_OBUF[4]
                                                                      r  o_data_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.170 r  o_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.170    o_data[4]
                                                                      r  o_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.482ns (60.589%)  route 2.265ns (39.411%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[5]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     4.764 r  o_data_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.563    o_data_OBUF[5]
                                                                      r  o_data_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.170 r  o_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.170    o_data[5]
                                                                      r  o_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.476ns (60.548%)  route 2.265ns (39.452%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.118     4.758 r  o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.557    o_data_OBUF[1]
                                                                      r  o_data_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.164 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.164    o_data[1]
                                                                      r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.476ns (60.548%)  route 2.265ns (39.452%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[3]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.118     4.758 r  o_data_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.557    o_data_OBUF[3]
                                                                      r  o_data_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.164 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.164    o_data[3]
                                                                      r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.476ns (60.548%)  route 2.265ns (39.452%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 f  o_regsub_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.845    o_regsub_reg_n_0_[4]
                                                                      f  o_data_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.140 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.500     4.640    o_data_OBUF[7]
                                                                      r  o_data_OBUF[6]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.118     4.758 r  o_data_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.557    o_data_OBUF[6]
                                                                      r  o_data_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.164 r  o_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.164    o_data[6]
                                                                      r  o_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.482ns (62.003%)  route 2.134ns (37.997%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=8, unplaced)         0.844     3.724    FSM_onehot_cur_state_reg_n_0_[6]
                                                                      r  o_address_OBUF[3]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.019 r  o_address_OBUF[3]_inst_i_2/O
                         net (fo=9, unplaced)         0.490     4.509    o_address_OBUF[3]_inst_i_2_n_0
                                                                      r  o_address_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  o_address_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.432    o_address_OBUF[0]
                                                                      r  o_address_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.039 r  o_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.039    o_address[0]
                                                                      r  o_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.482ns (62.003%)  route 2.134ns (37.997%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=8, unplaced)         0.844     3.724    FSM_onehot_cur_state_reg_n_0_[6]
                                                                      r  o_address_OBUF[3]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.019 r  o_address_OBUF[3]_inst_i_2/O
                         net (fo=9, unplaced)         0.490     4.509    o_address_OBUF[3]_inst_i_2_n_0
                                                                      r  o_address_OBUF[1]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.633 r  o_address_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.432    o_address_OBUF[1]
                                                                      r  o_address_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.039 r  o_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.039    o_address[1]
                                                                      r  o_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.615ns  (logic 3.482ns (62.003%)  route 2.134ns (37.997%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.584     2.424    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=8, unplaced)         0.844     3.724    FSM_onehot_cur_state_reg_n_0_[6]
                                                                      r  o_address_OBUF[3]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.019 r  o_address_OBUF[3]_inst_i_2/O
                         net (fo=9, unplaced)         0.490     4.509    o_address_OBUF[3]_inst_i_2_n_0
                                                                      r  o_address_OBUF[2]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.633 r  o_address_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.432    o_address_OBUF[2]
                                                                      r  o_address_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.607     8.039 r  o_address_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.039    o_address[2]
                                                                      r  o_address[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.319ns (79.643%)  route 0.337ns (20.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=4, unplaced)         0.337     1.128    o_done_OBUF
                                                                      r  o_done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.178     2.306 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.306    o_done
                                                                      r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_we
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.319ns (79.643%)  route 0.337ns (20.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=7, unplaced)         0.337     1.128    o_we_OBUF
                                                                      r  o_we_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.178     2.306 r  o_we_OBUF_inst/O
                         net (fo=0)                   0.000     2.306    o_we
                                                                      r  o_we (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regsub_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.363ns (74.430%)  route 0.468ns (25.570%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regsub_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 f  o_regsub_reg[6]/Q
                         net (fo=1, unplaced)         0.131     0.922    o_regsub_reg_n_0_[6]
                                                                      f  o_data_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.020 r  o_data_OBUF[7]_inst_i_1/O
                         net (fo=14, unplaced)        0.337     1.357    o_data_OBUF[7]
                                                                      r  o_data_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.481 r  o_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.481    o_data[7]
                                                                      r  o_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.363ns (71.515%)  route 0.543ns (28.485%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[0]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[0]
                                                                      r  o_data_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.095 r  o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.432    o_data_OBUF[0]
                                                                      r  o_data_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.556 r  o_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.556    o_data[0]
                                                                      r  o_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.363ns (71.515%)  route 0.543ns (28.485%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[2]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[2]
                                                                      r  o_data_OBUF[2]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.095 r  o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.432    o_data_OBUF[2]
                                                                      r  o_data_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.556 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.556    o_data[2]
                                                                      r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.363ns (71.515%)  route 0.543ns (28.485%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[4]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[4]
                                                                      r  o_data_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.095 r  o_data_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.432    o_data_OBUF[4]
                                                                      r  o_data_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.556 r  o_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.556    o_data[4]
                                                                      r  o_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.363ns (71.515%)  route 0.543ns (28.485%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[5]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[5]
                                                                      r  o_data_OBUF[5]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.095 r  o_data_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.432    o_data_OBUF[5]
                                                                      r  o_data_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.556 r  o_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.556    o_data[5]
                                                                      r  o_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.364ns (71.530%)  route 0.543ns (28.470%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[1]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[1]
                                                                      r  o_data_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.099     1.096 r  o_data_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.433    o_data_OBUF[1]
                                                                      r  o_data_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.557 r  o_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.557    o_data[1]
                                                                      r  o_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.364ns (71.530%)  route 0.543ns (28.470%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regin_reg[3]/Q
                         net (fo=3, unplaced)         0.206     0.997    o_regin_reg_n_0_[3]
                                                                      r  o_data_OBUF[3]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.099     1.096 r  o_data_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.433    o_data_OBUF[3]
                                                                      r  o_data_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.557 r  o_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.557    o_data[3]
                                                                      r  o_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_regnext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_address[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.363ns (71.421%)  route 0.545ns (28.579%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.510    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.536 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.114     0.650    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  o_regnext_reg[3]/Q
                         net (fo=4, unplaced)         0.208     0.999    o_regnext_reg[3]
                                                                      r  o_address_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.097 r  o_address_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.434    o_address_OBUF[3]
                                                                      r  o_address_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.124     2.558 r  o_address_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.558    o_address[3]
                                                                      r  o_address[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[5]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[6]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regin_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[7]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regnext_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regnext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_regnext_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.712ns  (logic 1.068ns (39.383%)  route 1.644ns (60.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.744    i_rst_IBUF
                                                                      f  o_regwz[7]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.868 f  o_regwz[7]_i_2/O
                         net (fo=28, unplaced)        0.844     2.712    o_regnext0
                         FDCE                                         f  o_regnext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.811     0.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.570    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.439     2.100    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regnext_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[0]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDPE                                         f  FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            FSM_onehot_cur_state_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
                                                                      f  i_rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 f  i_rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.510    i_rst_IBUF
                         FDCE                                         f  FSM_onehot_cur_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  FSM_onehot_cur_state_reg[8]/C

Slack:                    inf
  Source:                 i_data[0]
                            (input port)
  Destination:            o_regin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.173ns (33.914%)  route 0.337ns (66.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_data[0]
                                                                      r  i_data_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_data_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.510    i_data_IBUF[0]
                         FDCE                                         r  o_regin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                                                                      r  i_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.362     0.362 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.716    i_clk_IBUF
                                                                      r  i_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.745 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=37, unplaced)        0.259     1.004    i_clk_IBUF_BUFG
                         FDCE                                         r  o_regin_reg[0]/C





