[{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3ffe9c6a4e57a8234c7f64b6a5adb5607aeeb8d0"},{"commit":{"message":"Renamed tmp1\/tmp22 -> t1\/t2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"72a4d1d4c929c075695035c4e7c29b4dd7ec3bd0"},{"commit":{"message":"Dispose of tmp3"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d2e8a96b6e0100cf602128be1a23d785ada06ff6"},{"commit":{"message":"Fix registers allocation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"2b536c524a92d3155c35dd5c9d9779f702e5ca89"},{"commit":{"message":"Replace addi with mv where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"4ca03907c1569c40645f7274951acd0126b02268"},{"commit":{"message":"Replace cadc with cad where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9d2e555dd99349217767c5bcf8da70d712d4d813"},{"commit":{"message":"Replace 3 with bits2 where needed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c1d7d1ce00ed0e7738f0cae48c040e3d95b42e39"},{"commit":{"message":"Replace adc with add"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a758f0147c3bd2a2804d54ce2bea157c149aa29a"},{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6b0d710b32e959a3bb401850b2acbd3f22e57f9e"}]