Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 10:41:40 2024
| Host         : DESKTOP-QDP555V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Procesor_control_sets_placed.rpt
| Design       : Procesor
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              31 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  C3/OUTPC_reg[6]_2 |               |                  |                1 |              1 |
|  clk_IBUF_BUFG     | C1/ENABLE_D   |                  |                1 |              2 |
|  C3/OUTPC_reg[6]_4 |               |                  |                3 |              3 |
|  clk_IBUF_BUFG     | C1/E[0]       | C2/AR[0]         |               10 |             31 |
|  clk_IBUF_BUFG     | C3/p_0_in     |                  |                8 |             32 |
|  clk_IBUF_BUFG     |               |                  |               10 |             37 |
|  clk_IBUF_BUFG     | C3/p_0_in__0  |                  |               12 |             96 |
+--------------------+---------------+------------------+------------------+----------------+


