Vivado Simulator 2020.2
Time resolution is 1 ps
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
Calibration Done
Stopped at time : 7362879 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
