#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001c7d60a2ca0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001c7d611cb20_0 .var "clk", 0 0;
v000001c7d611c8a0_0 .var "tx_loopback_sent_already", 0 0;
v000001c7d611c1c0_0 .var "uart_byte_read", 0 0;
v000001c7d611cbc0_0 .var "uart_rx", 0 0;
v000001c7d611c6c0_0 .net "uart_rx_byte_ready", 0 0, v000001c7d60a3210_0;  1 drivers
v000001c7d611cd00_0 .net "uart_rx_data", 7 0, v000001c7d6076730_0;  1 drivers
v000001c7d611cda0_0 .net "uart_tx", 0 0, L_000001c7d60ca090;  1 drivers
v000001c7d611c760_0 .var "uart_tx_data", 7 0;
v000001c7d611c620_0 .net "uart_tx_ready", 0 0, v000001c7d611cc60_0;  1 drivers
v000001c7d611c580_0 .var "uart_tx_trigger", 0 0;
S_000001c7d60b13b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 68, 2 68 0, S_000001c7d60a2ca0;
 .timescale 0 0;
v000001c7d60a2e30_0 .var/i "i", 31 0;
S_000001c7d60a7e80 .scope module, "u" "uart" 2 12, 3 1 0, S_000001c7d60a2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "uart_rx_i";
    .port_info 2 /OUTPUT 1 "rx_byte_ready_o";
    .port_info 3 /OUTPUT 8 "rx_data_o";
    .port_info 4 /OUTPUT 1 "uart_tx_o";
    .port_info 5 /INPUT 8 "tx_data_i";
    .port_info 6 /INPUT 1 "tx_trigger_i";
    .port_info 7 /OUTPUT 1 "tx_complete_o";
    .port_info 8 /OUTPUT 4 "rx_state_debug";
P_000001c7d60b1540 .param/l "DELAY_FRAMES" 0 3 3, +C4<00000000000000000000000011101010>;
P_000001c7d60b1578 .param/l "HALF_DELAY_WAIT" 1 3 30, +C4<00000000000000000000000001110101>;
P_000001c7d60b15b0 .param/l "RX_STATE_IDLE" 1 3 38, +C4<00000000000000000000000000000000>;
P_000001c7d60b15e8 .param/l "RX_STATE_READ" 1 3 41, +C4<00000000000000000000000000000011>;
P_000001c7d60b1620 .param/l "RX_STATE_READ_WAIT" 1 3 40, +C4<00000000000000000000000000000010>;
P_000001c7d60b1658 .param/l "RX_STATE_START_BIT" 1 3 39, +C4<00000000000000000000000000000001>;
P_000001c7d60b1690 .param/l "RX_STATE_STOP_BIT" 1 3 42, +C4<00000000000000000000000000000100>;
P_000001c7d60b16c8 .param/l "TX_STATE_IDLE" 1 3 108, +C4<00000000000000000000000000000000>;
P_000001c7d60b1700 .param/l "TX_STATE_SEND" 1 3 110, +C4<00000000000000000000000000000010>;
P_000001c7d60b1738 .param/l "TX_STATE_START_BIT" 1 3 109, +C4<00000000000000000000000000000001>;
P_000001c7d60b1770 .param/l "TX_STATE_STOP_BIT" 1 3 111, +C4<00000000000000000000000000000011>;
L_000001c7d60ca090 .functor BUFZ 1, v000001c7d611c9e0_0, C4<0>, C4<0>, C4<0>;
v000001c7d609d700_0 .net "clk_i", 0 0, v000001c7d611cb20_0;  1 drivers
v000001c7d60b17b0_0 .var "rxBitNumber", 2 0;
v000001c7d60c5800_0 .var "rxCounter", 12 0;
v000001c7d60a8010_0 .var "rxState", 3 0;
v000001c7d60a3210_0 .var "rx_byte_ready_o", 0 0;
v000001c7d6076730_0 .var "rx_data_o", 7 0;
v000001c7d60767d0_0 .var "rx_state_debug", 3 0;
v000001c7d6076870_0 .var "txBitNumber", 2 0;
v000001c7d6076910_0 .var "txCounter", 12 0;
v000001c7d611c9e0_0 .var "txPinRegister", 0 0;
v000001c7d611ca80_0 .var "txState", 3 0;
v000001c7d611cc60_0 .var "tx_complete_o", 0 0;
v000001c7d611c940_0 .net "tx_data_i", 7 0, v000001c7d611c760_0;  1 drivers
v000001c7d611c3a0_0 .net "tx_trigger_i", 0 0, v000001c7d611c580_0;  1 drivers
v000001c7d611c300_0 .net "uart_rx_i", 0 0, v000001c7d611cbc0_0;  1 drivers
v000001c7d611c080_0 .net "uart_tx_o", 0 0, L_000001c7d60ca090;  alias, 1 drivers
E_000001c7d60a1ab0 .event posedge, v000001c7d609d700_0;
    .scope S_000001c7d60a7e80;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cc60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7d60a8010_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001c7d60c5800_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c7d60b17b0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c7d611ca80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611c9e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001c7d60a7e80;
T_1 ;
    %wait E_000001c7d60a1ab0;
    %load/vec4 v000001c7d60a8010_0;
    %assign/vec4 v000001c7d60767d0_0, 0;
    %load/vec4 v000001c7d60a8010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001c7d611c300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c7d60b17b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d60a3210_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001c7d60c5800_0;
    %pad/u 32;
    %cmpi/u 117, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001c7d60c5800_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001c7d60c5800_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
    %load/vec4 v000001c7d60c5800_0;
    %pad/u 32;
    %cmpi/u 234, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001c7d611c300_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001c7d60b17b0_0;
    %assign/vec4/off/d v000001c7d6076730_0, 4, 5;
    %load/vec4 v000001c7d60b17b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d60a3210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c7d60b17b0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
    %load/vec4 v000001c7d60b17b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c7d60b17b0_0, 0;
    %load/vec4 v000001c7d60c5800_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d60c5800_0, 0;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001c7d611c300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c7d60a8010_0, 0;
T_1.14 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c7d60a7e80;
T_2 ;
    %wait E_000001c7d60a1ab0;
    %load/vec4 v000001c7d611ca80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001c7d611c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c7d611ca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d611c9e0_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c7d6076870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d611cc60_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001c7d6076910_0;
    %pad/u 32;
    %cmpi/u 234, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.7, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c7d611ca80_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001c7d6076910_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001c7d611c940_0;
    %load/vec4 v000001c7d6076870_0;
    %part/u 1;
    %assign/vec4 v000001c7d611c9e0_0, 0;
    %load/vec4 v000001c7d6076910_0;
    %pad/u 32;
    %cmpi/u 234, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v000001c7d6076870_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.11, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c7d611ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611c9e0_0, 0;
    %pushi/vec4 5, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001c7d6076870_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c7d6076870_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001c7d6076910_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
T_2.10 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001c7d6076910_0;
    %pad/u 32;
    %cmpi/u 234, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.13, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c7d611ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611c9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611cc60_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000001c7d6076910_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001c7d6076910_0, 0;
T_2.14 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c7d60a2ca0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611c8a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001c7d60a2ca0;
T_4 ;
    %wait E_000001c7d60a1ab0;
    %load/vec4 v000001c7d611c6c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c7d611c1c0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611c1c0_0, 0;
    %vpi_call 2 27 "$display", "Received byte: %b", v000001c7d611cd00_0 {0 0 0};
T_4.0 ;
    %load/vec4 v000001c7d611c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d611c1c0_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c7d60a2ca0;
T_5 ;
    %wait E_000001c7d60a1ab0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d611c580_0, 0;
    %load/vec4 v000001c7d611c8a0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v000001c7d611c6c0_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001c7d611c620_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c7d611cd00_0;
    %assign/vec4 v000001c7d611c760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c7d611c580_0, 0;
T_5.0 ;
    %load/vec4 v000001c7d611c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c7d611c8a0_0, 0;
T_5.4 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c7d60a2ca0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v000001c7d611cb20_0;
    %inv;
    %store/vec4 v000001c7d611cb20_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c7d60a2ca0;
T_7 ;
    %vpi_call 2 53 "$display", "Starting UART RX" {0 0 0};
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %fork t_1, S_000001c7d60b13b0;
    %jmp t_0;
    .scope S_000001c7d60b13b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c7d60a2e30_0, 0, 32;
T_7.0 ; Top of for-loop
    %load/vec4 v000001c7d60a2e30_0;
    %cmpi/s 50, 0, 32;
	  %jmp/0xz T_7.1, 5;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
    %delay 468, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c7d611cbc0_0, 0, 1;
T_7.2 ; for-loop step statement
    %load/vec4 v000001c7d60a2e30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c7d60a2e30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .scope S_000001c7d60a2ca0;
t_0 %join;
    %delay 20000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001c7d60a2ca0;
T_8 ;
    %vpi_call 2 85 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c7d60a2ca0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "d:\FPGADev\LushayLearning\2-UART\uart_tb.v";
    "d:\FPGADev\LushayLearning\2-UART\uart.v";
