{  
  // Source code indexing and colouring by Verilog-HDL directly.
  "verilog.ctags.path": "/usr/bin/ctags",

  // Use verible for formatting
  "verilog.formatting.verilogHDL.formatter": "verible-verilog-format",
  "verilog.formatting.systemVerilog.formatter": "verible-verilog-format",
  "verilog.formatting.veribleVerilogFormatter.path": "/usr/local/bin/verible-verilog-format",   
  "verilog.formatting.veribleVerilogFormatter.arguments": "--indentation_spaces=2 --assignment_statement_alignment=infer --case_items_alignment=infer --formal_parameters_alignment=preserve --named_parameter_alignment=flush-left --port_declarations_alignment=preserve",

  // Use the SVLS language server (verible-ls does not support include files)
  "verilog.languageServer.svls.enabled": true,
  
  // Use verilator linting as Verilog-HDL does not support verible.
  // "verilog.linting.linter": "verilator",
  // "verilog.linting.verilator.arguments": "--bbox-sys -Wno-DECLFILENAME -Wno-MODDUP -Wno-UNOPTFLAT --timing --exclude *_tb.sv",

  // Default formatters etc
  "[systemverilog]": {"editor.defaultFormatter": "mshr-h.veriloghdl"},
  "[verilog]": {"editor.defaultFormatter": "mshr-h.veriloghdl"},  

  // Minimal CPP setup for risv32i (picorv32)
  "C_Cpp.intelliSenseEngine": "default",  
  // "C_Cpp.errorSquiggles": "disabled",  

  // Others
  "better-comments.highlightPlainText": true,
  "cmake.sourceDirectory": "/workspaces/tangnano9k/sw",
  "cmake.ignoreCMakeListsMissing": true,
  "files.associations": {
    "stddef.h": "c",
    "drv.h": "c"
  }
}
