INFO: [v++ 60-1548] Creating build summary session with primary output /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/VitisDataflowDirective.hlscompile_summary, at Thu Jan  4 13:41:51 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective -config /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg -cmdlineconfig /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tls' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.2.0-39-generic) on Thu Jan 04 13:41:53 WET 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/tls/Dev/Experiments/VitisDataflowDirective'
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective 
INFO: [HLS 200-1510] Running: open_project /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=dataflow_scenarios.c' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top_function' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-1-e' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-1-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/tls/Dev/Experiments/VitisDataflowDirective/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 249.383 MB.
INFO: [HLS 200-10] Analyzing design file '/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:11:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.52 seconds; current allocated memory: 251.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/Experiments/VitisDataflowDirective/VitisDataflowDirective/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-167] The program may have out of bound array access (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13:22)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:12:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_5_1> at /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5:18 
INFO: [HLS 214-115] Multiple burst reads of length 1000000 and bit width 32 in loop 'VITIS_LOOP_5_1'(/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5:18) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5:23)
INFO: [HLS 214-115] Multiple burst writes of length 1000000 and bit width 32 in loop 'VITIS_LOOP_5_1'(/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5:18) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.21 seconds; current allocated memory: 253.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.883 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_5_1_proc' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:5) to a process function for dataflow in function 'f1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_12_1_proc' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:12) to a process function for dataflow in function 'f2.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'f1.1' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:4:1), detected/extracted 1 process function(s): 
	 'f1.1_Loop_VITIS_LOOP_5_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'f2.1' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:11:1), detected/extracted 2 process function(s): 
	 'f2.1_Block_entry1_proc'
	 'f2.1_Loop_VITIS_LOOP_12_1_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 275.719 MB.
WARNING: [HLS 200-1449] Process f2.1_Loop_VITIS_LOOP_12_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
WARNING: [SYN 201-103] Legalizing function name 'f1.1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1' to 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'f1.1_Loop_VITIS_LOOP_5_1_proc' to 'f1_1_Loop_VITIS_LOOP_5_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'f1.1' to 'f1_1'.
WARNING: [SYN 201-103] Legalizing function name 'f2.1_Block_entry1_proc' to 'f2_1_Block_entry1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'f2.1_Loop_VITIS_LOOP_12_1_proc' to 'f2_1_Loop_VITIS_LOOP_12_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'f2.1' to 'f2_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 325.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 325.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f1_1_Loop_VITIS_LOOP_5_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 325.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 325.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 325.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 325.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f2_1_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 325.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 325.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f2_1_Loop_VITIS_LOOP_12_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 139, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'f2_1_Loop_VITIS_LOOP_12_1_proc' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 140, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) and bus request operation ('gmem_load_req', /home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13) on port 'gmem' (/home/tls/Dev/Experiments/VitisDataflowDirective/dataflow_scenarios.c:13).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 141, Depth = 142, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 326.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 326.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 326.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 326.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f1_1_Loop_VITIS_LOOP_5_1_proc_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 327.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f1_1_Loop_VITIS_LOOP_5_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'f1_1_Loop_VITIS_LOOP_5_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'f1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f2_1_Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'f2_1_Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 331.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f2_1_Loop_VITIS_LOOP_12_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'f2_1_Loop_VITIS_LOOP_12_1_proc' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'f2_1_Loop_VITIS_LOOP_12_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 333.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'f2_1'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(top_function_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc3_channel_U(top_function_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 335.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 339.816 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 346.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.54 seconds. CPU system time: 1.13 seconds. Elapsed time: 9.29 seconds; current allocated memory: 96.848 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 4.78 seconds. Total CPU system time: 1.39 seconds. Total elapsed time: 10.62 seconds; peak allocated memory: 346.230 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan  4 13:42:03 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
