// File name: FZero.
/**
 * FZero gate.
 *
 * Inputs: A, B, C, D
 * Outputs: F, G
 *
 * Inputs used: C, D
 *
 * Logic Circuit:
 * ¬C -> F
 * ¬D -> G
 */

CHIP FZero {
    IN A, B, C, D;
    OUT F, G;

    PARTS:

    // Output for F gate
    Nand(a=C, b=C, out=F);

    // Output for G gate
    Nand(a=D, b=D, out=G);
}