INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-75] Fifo port 'counter_output' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "C:/xilinx/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling axi_stream_counter.cpp_pre.cpp.tb.cpp
   Compiling axi_stream_counter_testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_axi_stream_counter.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

D:\Github\Zynq7000\ZynqTraining\Session_06_Lab_01\HLS\axi_stream_counter\solution1\sim\vhdl>set PATH= 

D:\Github\Zynq7000\ZynqTraining\Session_06_Lab_01\HLS\axi_stream_counter\solution1\sim\vhdl>call C:/xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_axi_stream_counter_top glbl -prj axi_stream_counter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "C:/xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s axi_stream_counter -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_stream_counter_top glbl -prj axi_stream_counter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile C:/xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s axi_stream_counter -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/AESL_axi_s_counter_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_counter_output'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_axi_stream_counter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_stream_counter'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.axi_stream_counter [axi_stream_counter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_counter_output [aesl_axi_s_counter_output_defaul...]
Compiling architecture behav of entity xil_defaultlib.apatb_axi_stream_counter_top
Built simulation snapshot axi_stream_counter

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/xsim.dir/axi_stream_counter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/xsim.dir/axi_stream_counter/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 21 17:24:07 2019. For additional details about this file, please refer to the WebTalk help file at C:/xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 21 17:24:07 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_stream_counter/xsim_script.tcl
# xsim {axi_stream_counter} -autoloadwcfg -tclbatch {axi_stream_counter.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source axi_stream_counter.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_return -into $return_group -radix hex
## set counter_output_group [add_wave_group counter_output(axis) -into $coutputgroup]
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/counter_output_TREADY -into $counter_output_group -color #ffff00 -radix hex
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/counter_output_TVALID -into $counter_output_group -color #ffff00 -radix hex
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/counter_output_TDATA -into $counter_output_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_start -into $blocksiggroup
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_done -into $blocksiggroup
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_idle -into $blocksiggroup
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axi_stream_counter_top/AESL_inst_axi_stream_counter/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axi_stream_counter_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_stream_counter_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_stream_counter_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axi_stream_counter_top/LENGTH_counter_output -into $tb_portdepth_group -radix hex
## add_wave /apatb_axi_stream_counter_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_axi_stream_counter_top/ap_return -into $tb_return_group -radix hex
## set tb_counter_output_group [add_wave_group counter_output(axis) -into $tbcoutputgroup]
## add_wave /apatb_axi_stream_counter_top/counter_output_TREADY -into $tb_counter_output_group -color #ffff00 -radix hex
## add_wave /apatb_axi_stream_counter_top/counter_output_TVALID -into $tb_counter_output_group -color #ffff00 -radix hex
## add_wave /apatb_axi_stream_counter_top/counter_output_TDATA -into $tb_counter_output_group -radix hex
## save_wave_config axi_stream_counter.wcfg
## run all
Note: simulation done!
Time: 3175 ns  Iteration: 1  Process: /apatb_axi_stream_counter_top/generate_sim_done_proc  File: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3175 ns  Iteration: 1  Process: /apatb_axi_stream_counter_top/generate_sim_done_proc  File: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd
$finish called at time : 3175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan 21 17:24:15 2019...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
