#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 22:54:14 2023
# Process ID: 29296
# Current directory: C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23708 C:\Users\AlfredZhang\Desktop\project\Bristol_FPGA_lab\Coursework\Part2\part2_task1_3\part2_task1_3.xpr
# Log file: C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/vivado.log
# Journal file: C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3\vivado.jou
# Running On: ALFRED-ROG, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34003 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/Testbench.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/Testbench.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/Testbench.sv}
remove_files  {C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/Testbench.sv}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_wave.wcfg
source TestbenchTop.tcl
run all
close_sim
