Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: SPI_slave.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI_slave.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI_slave"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : SPI_slave
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/diplom2017/InterfaceDevice/spi_slave.vhd" in Library work.
Architecture logic of Entity spi_slave is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SPI_slave> in library <work> (architecture <logic>) with generics.
	cpha = '0'
	cpol = '0'
	data_width = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <SPI_slave> in library <work> (Architecture <logic>).
	cpha = '0'
	cpol = '0'
	data_width = 8
WARNING:Xst:819 - "H:/diplom2017/InterfaceDevice/spi_slave.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tx_data>, <rx_buffer>
Entity <SPI_slave> analyzed. Unit <SPI_slave> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SPI_slave>.
    Related source file is "H:/diplom2017/InterfaceDevice/spi_slave.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <tx_buffer> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 8-bit latch for signal <rx_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_miso> created at line 65. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <miso>.
    Found 1-bit register for signal <Mtridata_miso> created at line 65.
    Found 8-bit register for signal <rx_buffer>.
    Found 8-bit register for signal <tx_buffer>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <SPI_slave> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 9
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SPI_slave> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPI_slave, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SPI_slave.ngr
Top Level Output File Name         : SPI_slave
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 30
#      INV                         : 2
#      LUT2                        : 3
#      LUT3                        : 9
#      LUT4                        : 16
# FlipFlops/Latches                : 26
#      FDCE_1                      : 8
#      FDCPE                       : 8
#      FDE                         : 1
#      LD                          : 8
#      LD_1                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 13
#      OBUF                        : 9
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       16  out of   4656     0%  
 Number of Slice Flip Flops:             25  out of   9312     0%  
 Number of 4 input LUTs:                 30  out of   9312     0%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
sclk                                   | BUFGP                  | 17    |
rx_buffer_and0001(rx_buffer_and00011:O)| NONE(*)(Mtrien_miso)   | 1     |
ss_n                                   | IBUF+BUFG              | 8     |
---------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+------------------------+-------+
Control Signal                             | Buffer(FF name)        | Load  |
-------------------------------------------+------------------------+-------+
Mtrien_miso_mux0000(Mtrien_miso_mux00001:O)| NONE(rx_buffer_0)      | 8     |
tx_buffer_0_and0000(tx_buffer_0_and00001:O)| NONE(tx_buffer_0)      | 1     |
tx_buffer_0_or0000(tx_buffer_0_or00001:O)  | NONE(tx_buffer_0)      | 1     |
tx_buffer_1_and0000(tx_buffer_1_and00001:O)| NONE(tx_buffer_1)      | 1     |
tx_buffer_1_or0000(tx_buffer_1_or00001:O)  | NONE(tx_buffer_1)      | 1     |
tx_buffer_2_and0000(tx_buffer_2_and00001:O)| NONE(tx_buffer_2)      | 1     |
tx_buffer_2_or0000(tx_buffer_2_or00001:O)  | NONE(tx_buffer_2)      | 1     |
tx_buffer_3_and0000(tx_buffer_3_and00001:O)| NONE(tx_buffer_3)      | 1     |
tx_buffer_3_or0000(tx_buffer_3_or00001:O)  | NONE(tx_buffer_3)      | 1     |
tx_buffer_4_and0000(tx_buffer_4_and00001:O)| NONE(tx_buffer_4)      | 1     |
tx_buffer_4_or0000(tx_buffer_4_or00001:O)  | NONE(tx_buffer_4)      | 1     |
tx_buffer_5_and0000(tx_buffer_5_and00001:O)| NONE(tx_buffer_5)      | 1     |
tx_buffer_5_or0000(tx_buffer_5_or00001:O)  | NONE(tx_buffer_5)      | 1     |
tx_buffer_6_and0000(tx_buffer_6_and00001:O)| NONE(tx_buffer_6)      | 1     |
tx_buffer_6_or0000(tx_buffer_6_or00001:O)  | NONE(tx_buffer_6)      | 1     |
tx_buffer_7_and0000(tx_buffer_7_and00001:O)| NONE(tx_buffer_7)      | 1     |
tx_buffer_7_or0000(tx_buffer_7_or00001:O)  | NONE(tx_buffer_7)      | 1     |
-------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.851ns (Maximum Frequency: 540.263MHz)
   Minimum input arrival time before clock: 4.039ns
   Maximum output required time after clock: 4.137ns
   Maximum combinational path delay: 6.233ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 1.162ns (frequency: 860.622MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.162ns (Levels of Logic = 0)
  Source:            rx_buffer_0 (FF)
  Destination:       rx_buffer_1 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: rx_buffer_0 to rx_buffer_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.514   0.380  rx_buffer_0 (rx_buffer_0)
     FDCE_1:D                  0.268          rx_buffer_1
    ----------------------------------------
    Total                      1.162ns (0.782ns logic, 0.380ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ss_n'
  Clock period: 1.851ns (frequency: 540.263MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.851ns (Levels of Logic = 1)
  Source:            rx_data_0 (LATCH)
  Destination:       rx_data_0 (LATCH)
  Source Clock:      ss_n falling
  Destination Clock: ss_n falling

  Data Path: rx_data_0 to rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.383  rx_data_0 (rx_data_0)
     LUT4:I3->O            1   0.612   0.000  rx_data_mux0002<0>1 (rx_data_mux0002<0>)
     LD:D                      0.268          rx_data_0
    ----------------------------------------
    Total                      1.851ns (1.468ns logic, 0.383ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 43 / 18
-------------------------------------------------------------------------
Offset:              4.039ns (Levels of Logic = 2)
  Source:            ss_n (PAD)
  Destination:       rx_buffer_0 (FF)
  Destination Clock: sclk rising

  Data Path: ss_n to rx_buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   1.141  ss_n_IBUF (ss_n_IBUF1)
     LUT2:I0->O            9   0.612   0.697  rx_buffer_and0001_inv1 (rx_buffer_and0001_inv)
     FDCE_1:CE                 0.483          rx_buffer_0
    ----------------------------------------
    Total                      4.039ns (2.201ns logic, 1.838ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_buffer_and0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.127ns (Levels of Logic = 2)
  Source:            ss_n (PAD)
  Destination:       Mtrien_miso (LATCH)
  Destination Clock: rx_buffer_and0001 rising

  Data Path: ss_n to Mtrien_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   1.141  ss_n_IBUF (ss_n_IBUF1)
     LUT2:I0->O            9   0.612   0.000  Mtrien_miso_mux00001 (Mtrien_miso_mux0000)
     LD_1:D                    0.268          Mtrien_miso
    ----------------------------------------
    Total                      3.127ns (1.986ns logic, 1.141ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ss_n'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              3.075ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       rx_data_0 (LATCH)
  Destination Clock: ss_n falling

  Data Path: reset_n to rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   1.089  reset_n_IBUF (reset_n_IBUF)
     LUT4:I0->O            1   0.612   0.000  rx_data_mux0002<7>1 (rx_data_mux0002<7>)
     LD:D                      0.268          rx_data_7
    ----------------------------------------
    Total                      3.075ns (1.986ns logic, 1.089ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Mtridata_miso (FF)
  Destination:       miso (PAD)
  Source Clock:      sclk falling

  Data Path: Mtridata_miso to miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  Mtridata_miso (Mtridata_miso)
     OBUFT:I->O                3.169          miso_OBUFT (miso)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rx_buffer_and0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            Mtrien_miso (LATCH)
  Destination:       miso (PAD)
  Source Clock:      rx_buffer_and0001 rising

  Data Path: Mtrien_miso to miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.588   0.357  Mtrien_miso (Mtrien_miso)
     OBUFT:T->O                3.169          miso_OBUFT (miso)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ss_n'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.137ns (Levels of Logic = 1)
  Source:            rx_data_7 (LATCH)
  Destination:       rx_data<7> (PAD)
  Source Clock:      ss_n falling

  Data Path: rx_data_7 to rx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.380  rx_data_7 (rx_data_7)
     OBUF:I->O                 3.169          rx_data_7_OBUF (rx_data<7>)
    ----------------------------------------
    Total                      4.137ns (3.757ns logic, 0.380ns route)
                                       (90.8% logic, 9.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 3)
  Source:            ss_n (PAD)
  Destination:       busy (PAD)

  Data Path: ss_n to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   0.989  ss_n_IBUF (ss_n_IBUF1)
     INV:I->O              1   0.612   0.357  busy1_INV_0 (busy_OBUF)
     OBUF:I->O                 3.169          busy_OBUF (busy)
    ----------------------------------------
    Total                      6.233ns (4.887ns logic, 1.346ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> 

Total memory usage is 270804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

