0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v,1712985592,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.v,,confreg,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/axi_wrap/axi_wrap.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v,,axi_wrap,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v,,axi_wrap_ram,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/soc_lite_top.v,1712841886,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tlb.v,,soc_lite_top,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v,,axi_crossbar_1x2,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,1712983681,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v,,axi_ram,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/sim/axi_ram.v,,clk_pll,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v,1712841364,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v,,data_bank_sram,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v,1712841364,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v,,tagv_sram,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v,1712664201,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/axi_bridge.v,,alu,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/axi_bridge.v,1712663915,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/axi_wrap/axi_wrap.v,,axi_bridge,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/compressor_3_2.sv,1712664280,systemVerilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/int_div_radix_4_v1.sv,,compressor_3_2,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.v,1713015889,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.vh;E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,csr,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,1711013426,verilog,,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v,1712670609,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,,d_lfsr;dcache,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v,1712816854,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,exe_stage,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v,1712827303,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,,i_lfsr;icache,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v,1712805188,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,id_stage,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v,1712666011,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,if_stage,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/int_div_radix_4_v1.sv,1712665456,systemVerilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/lzc.sv,,int_div_radix_4_v1,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/lzc.sv,1712665170,systemVerilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_qds_v1.sv,,lzc,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v,1712816200,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,mem_stage,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v,1712665504,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,,BoothBase;BoothInterBase;YDecoder;add64;mul,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,1713004259,verilog,,,,,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v,1712840953,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h;E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.vh,core_top,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_qds_v1.sv,1712665187,systemVerilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_sign_coder.sv,,radix_4_qds_v1,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_sign_coder.sv,1712665201,systemVerilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_sign_detector.sv,,radix_4_sign_coder,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/radix_4_sign_detector.sv,1712665215,systemVerilog,,,,radix_4_sign_detector,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/regfile.v,1712825474,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/soc_lite_top.v,,regfile,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tlb.v,1711102079,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,tlb,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v,1711013426,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v,1712841558,verilog,,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu.h,wb_stage,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/testbench/mycpu_tb.v,1712982841,verilog,,,,tb_top,,uvm,../../../../loongson.ip_user_files/ipstatic;../../../../loongson.ip_user_files/ipstatic/hdl;../../../../loongson.srcs/sources_1/new,,,,,
