<html><head><title>Icestorm: STCLRL (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STCLRL (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl w0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.001</p><p>Integer unit issues: 1.002</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>73005</td><td>34864</td><td>3034</td><td>1024</td><td>2010</td><td>1005</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34128</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34134</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34153</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34134</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34125</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34141</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2002</td><td>7765</td><td>10519</td><td>3003</td><td>1001</td><td>2002</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34429</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34135</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34119</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl w0, [x6]
  add x6, x6, 4</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0065</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40207</td><td>60376</td><td>40304</td><td>20249</td><td>20055</td><td>20169</td><td>20005</td><td>115674</td><td>95959</td><td>40110</td><td>20205</td><td>20005</td><td>30208</td><td>40009</td><td>20008</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115783</td><td>95699</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115783</td><td>95700</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115777</td><td>95689</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115773</td><td>95681</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115785</td><td>95701</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20036</td><td>97914</td><td>103837</td><td>40172</td><td>20236</td><td>20036</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115785</td><td>95705</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115777</td><td>95688</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60066</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115769</td><td>95664</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0065</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>40027</td><td>60376</td><td>40210</td><td>20159</td><td>20051</td><td>20074</td><td>20036</td><td>95936</td><td>107875</td><td>40082</td><td>20056</td><td>20036</td><td>30023</td><td>40004</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115546</td><td>95592</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115550</td><td>95599</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115552</td><td>95603</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115552</td><td>95601</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115550</td><td>95597</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115556</td><td>95607</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115552</td><td>95601</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115548</td><td>95594</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr><tr><td>40025</td><td>60113</td><td>40085</td><td>20053</td><td>20032</td><td>20044</td><td>20000</td><td>115558</td><td>95615</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>0</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclrl w0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.7766</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30206</td><td>113158</td><td>44890</td><td>22195</td><td>22695</td><td>12816</td><td>21264</td><td>2017391</td><td>1951844</td><td>32465</td><td>11304</td><td>22111</td><td>23514</td><td>45775</td><td>20637</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>108201</td><td>41365</td><td>20060</td><td>21305</td><td>11243</td><td>20296</td><td>1951178</td><td>1910267</td><td>30636</td><td>10441</td><td>20479</td><td>20948</td><td>41382</td><td>19426</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107383</td><td>40316</td><td>19692</td><td>20624</td><td>10444</td><td>20168</td><td>1925796</td><td>1896132</td><td>30384</td><td>10316</td><td>20219</td><td>21597</td><td>42525</td><td>19847</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106851</td><td>40707</td><td>19970</td><td>20737</td><td>10901</td><td>20931</td><td>1982614</td><td>1924379</td><td>31857</td><td>11034</td><td>21607</td><td>22554</td><td>44265</td><td>20102</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107783</td><td>41126</td><td>20019</td><td>21107</td><td>11104</td><td>20742</td><td>1965430</td><td>1921714</td><td>31508</td><td>10866</td><td>21283</td><td>20398</td><td>40356</td><td>19077</td><td>20000</td><td>10100</td></tr><tr><td>30205</td><td>106772</td><td>39900</td><td>19331</td><td>20569</td><td>10383</td><td>21321</td><td>1964440</td><td>1922110</td><td>32471</td><td>11251</td><td>22047</td><td>20896</td><td>41324</td><td>19268</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109777</td><td>42572</td><td>20833</td><td>21739</td><td>11896</td><td>21351</td><td>1970336</td><td>1918208</td><td>32633</td><td>11384</td><td>22286</td><td>20609</td><td>40777</td><td>19151</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106930</td><td>40616</td><td>19590</td><td>21026</td><td>10833</td><td>20762</td><td>1967186</td><td>1915863</td><td>31428</td><td>10766</td><td>21228</td><td>22528</td><td>44021</td><td>19966</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106840</td><td>40640</td><td>19823</td><td>20817</td><td>10804</td><td>20589</td><td>1949881</td><td>1914019</td><td>31179</td><td>10690</td><td>20954</td><td>20352</td><td>40266</td><td>19051</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106062</td><td>39411</td><td>19086</td><td>20325</td><td>10171</td><td>20293</td><td>1895132</td><td>1880064</td><td>30644</td><td>10451</td><td>20497</td><td>22608</td><td>44490</td><td>20173</td><td>20000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 11.4047</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30026</td><td>114637</td><td>46784</td><td>22506</td><td>24278</td><td>14583</td><td>25205</td><td>2083741</td><td>2008492</td><td>39966</td><td>14771</td><td>28756</td><td>28996</td><td>55973</td><td>22249</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114156</td><td>46665</td><td>22095</td><td>24570</td><td>14458</td><td>25046</td><td>2080271</td><td>2007478</td><td>39446</td><td>14412</td><td>28258</td><td>28404</td><td>54951</td><td>22512</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114028</td><td>46859</td><td>22552</td><td>24307</td><td>13689</td><td>24279</td><td>2073370</td><td>1998978</td><td>37987</td><td>13719</td><td>27220</td><td>29049</td><td>55938</td><td>22021</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114289</td><td>46372</td><td>22220</td><td>24152</td><td>14031</td><td>24476</td><td>2082312</td><td>2006255</td><td>38450</td><td>13985</td><td>27355</td><td>28210</td><td>54482</td><td>22093</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113975</td><td>45933</td><td>22292</td><td>23641</td><td>13576</td><td>24442</td><td>2087581</td><td>2010483</td><td>38458</td><td>14026</td><td>27592</td><td>28330</td><td>54950</td><td>22072</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113805</td><td>45763</td><td>22326</td><td>23437</td><td>13379</td><td>24448</td><td>2076018</td><td>2001456</td><td>38400</td><td>13965</td><td>27515</td><td>28363</td><td>54756</td><td>22368</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113875</td><td>46096</td><td>22138</td><td>23958</td><td>14088</td><td>24411</td><td>2079487</td><td>2003316</td><td>38338</td><td>13937</td><td>27506</td><td>27734</td><td>53953</td><td>22402</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113601</td><td>46331</td><td>22224</td><td>24107</td><td>14625</td><td>25390</td><td>2080193</td><td>2005345</td><td>40066</td><td>14692</td><td>28937</td><td>28478</td><td>55121</td><td>22582</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113956</td><td>46256</td><td>22133</td><td>24123</td><td>14631</td><td>24940</td><td>2087657</td><td>2011550</td><td>39328</td><td>14404</td><td>28169</td><td>27688</td><td>53911</td><td>22419</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113842</td><td>46153</td><td>22056</td><td>24097</td><td>14188</td><td>25082</td><td>2080325</td><td>2005460</td><td>39581</td><td>14509</td><td>28401</td><td>28094</td><td>54322</td><td>22493</td><td>20000</td><td>10010</td></tr></table></div></div></div></div></body></html>