{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720052784689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720052784689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 20:26:24 2024 " "Processing started: Wed Jul 03 20:26:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720052784689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052784689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalSTep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalSTep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052784690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720052785066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720052785066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794795 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794797 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794799 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitshiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitshiter-one " "Found design unit 1: bitshiter-one" {  } { { "bitshiter.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/bitshiter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794801 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitshiter " "Found entity 1: bitshiter" {  } { { "bitshiter.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/bitshiter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit8counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8counter-one " "Found design unit 1: bit8counter-one" {  } { { "bit8counter.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/bit8counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794803 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8counter " "Found entity 1: bit8counter" {  } { { "bit8counter.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/bit8counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalSTep_Lab3_top " "Elaborating entity \"LogicalSTep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720052794834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST1" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST3" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comparator2 " "Found design unit 1: Compx4-comparator2" {  } { { "compx4.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/compx4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST4 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST4\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST4" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comparator " "Found design unit 1: Compx1-comparator" {  } { { "compx1.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/compx1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/compx1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST4\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST4\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/compx4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_Inverters-gates " "Found design unit 1: PB_Inverters-gates" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/pb_inverters.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794875 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_Inverters " "Found entity 1: PB_Inverters" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/pb_inverters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Inverters PB_Inverters:INST5 " "Elaborating entity \"PB_Inverters\" for hierarchy \"PB_Inverters:INST5\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST5" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vacation_mux.vhd 2 1 " "Using design file vacation_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vacation_mux-mux_logic " "Found design unit 1: vacation_mux-mux_logic" {  } { { "vacation_mux.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/vacation_mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794889 ""} { "Info" "ISGN_ENTITY_NAME" "1 vacation_mux " "Found entity 1: vacation_mux" {  } { { "vacation_mux.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/vacation_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vacation_mux vacation_mux:INST6 " "Elaborating entity \"vacation_mux\" for hierarchy \"vacation_mux:INST6\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST6" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "energy_monitor.vhd 2 1 " "Using design file energy_monitor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_monitor-monitor " "Found design unit 1: Energy_monitor-monitor" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_monitor " "Found entity 1: Energy_monitor" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_monitor Energy_monitor:INST7 " "Elaborating entity \"Energy_monitor\" for hierarchy \"Energy_monitor:INST7\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST7" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794901 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vacation_mode energy_monitor.vhd(32) " "VHDL Process Statement warning at energy_monitor.vhd(32): signal \"vacation_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794902 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AGTB energy_monitor.vhd(53) " "VHDL Process Statement warning at energy_monitor.vhd(53): signal \"AGTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794902 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AEQB energy_monitor.vhd(62) " "VHDL Process Statement warning at energy_monitor.vhd(62): signal \"AEQB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794902 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTB energy_monitor.vhd(70) " "VHDL Process Statement warning at energy_monitor.vhd(70): signal \"ALTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794902 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AEQB energy_monitor.vhd(81) " "VHDL Process Statement warning at energy_monitor.vhd(81): signal \"AEQB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794902 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AGTB energy_monitor.vhd(85) " "VHDL Process Statement warning at energy_monitor.vhd(85): signal \"AGTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTB energy_monitor.vhd(88) " "VHDL Process Statement warning at energy_monitor.vhd(88): signal \"ALTB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "increase energy_monitor.vhd(29) " "VHDL Process Statement warning at energy_monitor.vhd(29): inferring latch(es) for signal or variable \"increase\", which holds its previous value in one or more paths through the process" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decrease energy_monitor.vhd(29) " "VHDL Process Statement warning at energy_monitor.vhd(29): inferring latch(es) for signal or variable \"decrease\", which holds its previous value in one or more paths through the process" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrease energy_monitor.vhd(29) " "Inferred latch for \"decrease\" at energy_monitor.vhd(29)" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase energy_monitor.vhd(29) " "Inferred latch for \"increase\" at energy_monitor.vhd(29)" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052794903 "|LogicalSTep_Lab3_top|Energy_monitor:INST7"}
{ "Warning" "WSGN_SEARCH_FILE" "hvac.vhd 2 1 " "Using design file hvac.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "hvac.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/hvac.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794913 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "hvac.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/hvac.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:INST8 " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:INST8\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST8" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794914 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk hvac.vhd(56) " "VHDL Process Statement warning at hvac.vhd(56): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hvac.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/hvac.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794915 "|LogicalSTep_Lab3_top|HVAC:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz hvac.vhd(59) " "VHDL Process Statement warning at hvac.vhd(59): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hvac.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/hvac.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794915 "|LogicalSTep_Lab3_top|HVAC:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run hvac.vhd(73) " "VHDL Process Statement warning at hvac.vhd(73): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hvac.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/hvac.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794915 "|LogicalSTep_Lab3_top|HVAC:INST8"}
{ "Warning" "WSGN_SEARCH_FILE" "tester.vhd 2 1 " "Using design file tester.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "tester.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794928 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "tester.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720052794928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720052794928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:INST9 " "Elaborating entity \"Tester\" for hierarchy \"Tester:INST9\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST9" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/LogicalStep_Lab3_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052794928 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EQ_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"EQ_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794929 "|LogicalSTep_Lab3_top|Tester:INST9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GT_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"GT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794929 "|LogicalSTep_Lab3_top|Tester:INST9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LT_PASS tester.vhd(47) " "VHDL Process Statement warning at tester.vhd(47): signal \"LT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tester.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720052794929 "|LogicalSTep_Lab3_top|Tester:INST9"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Energy_monitor:INST7\|decrease " "Latch Energy_monitor:INST7\|decrease has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR HVAC:INST8\|\\counter:cnt\[2\] " "Ports ENA and CLR on the latch are fed by the same signal HVAC:INST8\|\\counter:cnt\[2\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720052795278 ""}  } { { "energy_monitor.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab 3 Redo/energy_monitor.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720052795278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720052795359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720052795831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720052795831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720052795867 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720052795867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720052795867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720052795867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720052795890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 20:26:35 2024 " "Processing ended: Wed Jul 03 20:26:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720052795890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720052795890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720052795890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720052795890 ""}
