git clone --depth 1 --no-tags https://github.com/Andryss/VerilogTracer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696919941
git clone --depth 1 --no-tags https://github.com/suraj4840/Up_down_017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696822476
git clone --depth 1 --no-tags https://github.com/mateusvdcastro/Processador-MIPS-32-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697429425
git clone --depth 1 --no-tags https://github.com/yakaska/i2c_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698239842
git clone --depth 1 --no-tags https://github.com/Revathikotni123/64b_Pipeline_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698187262
git clone --depth 1 --no-tags https://github.com/leonrinkel/rainbow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700025515
git clone --depth 1 --no-tags https://github.com/msuadOf/asic-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700001214
git clone --depth 1 --no-tags https://github.com/hussin-mohamed/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699895112
git clone --depth 1 --no-tags https://github.com/lancego2023/test_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700017239
git clone --depth 1 --no-tags https://github.com/hl271/uart_with_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697752593
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692778054
git clone --depth 1 --no-tags https://github.com/lutasam/Duke_ECE550_Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692788783
git clone --depth 1 --no-tags https://github.com/wine10001/Computer_Organization_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692739260
git clone --depth 1 --no-tags https://github.com/sahamit1/FFT-Chipathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692991309
git clone --depth 1 --no-tags https://github.com/merlinmarrs/iCE40HX-verilog-video-patterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693238988
git clone --depth 1 --no-tags https://github.com/Mohamed123484/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693199550
git clone --depth 1 --no-tags https://github.com/WarrenNou/ECE-128-LAB-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693398120
git clone --depth 1 --no-tags https://github.com/SuperSaish/Universal_Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693833663
git clone --depth 1 --no-tags https://github.com/kmehta-123/MIPS-32-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692632350
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/8bit-Full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692646437
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/4-bit-adder-with-pipeline-registers-only-at-the-input-and-outputs-of-the-4-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692653376
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/Multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692668604
git clone --depth 1 --no-tags https://github.com/mayyamal/TinyTapeoutDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692695520
git clone --depth 1 --no-tags https://github.com/Kendraa8/UART_AXI_intf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692692601
git clone --depth 1 --no-tags https://github.com/AbdulRahman-Mansour-2002/32-BIT-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694499153
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694874299
git clone --depth 1 --no-tags https://github.com/MayankP2003/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695149203
git clone --depth 1 --no-tags https://github.com/Jboyrox/AHD-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695021684
git clone --depth 1 --no-tags https://github.com/jarircse16/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695659675
git clone --depth 1 --no-tags https://github.com/hemasakthi07/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695616486
git clone --depth 1 --no-tags https://github.com/SUS2003/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695622502
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/32bits-single-cycle-MIPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695632089
git clone --depth 1 --no-tags https://github.com/dreamakerChao/fpga_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694231371
git clone --depth 1 --no-tags https://github.com/renardo18/verilog-internet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694714131
git clone --depth 1 --no-tags https://github.com/LayzRay/IVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693651356
git clone --depth 1 --no-tags https://github.com/GaPFang/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696609044
git clone --depth 1 --no-tags https://github.com/areast21/matrix_transpose_hardware_accelerator_MSP430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693694551
git clone --depth 1 --no-tags https://github.com/zshell31/led_shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699493515
git clone --depth 1 --no-tags https://github.com/312510017Erison88/Digital_Integrated_circuit_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699900989
git clone --depth 1 --no-tags https://github.com/bryanyanay/ece241-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696912158
git clone --depth 1 --no-tags https://github.com/kaveri307/Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694710209
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/ADLDO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695280283
git clone --depth 1 --no-tags https://github.com/ktkornegay-msu/demo-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695285317
git clone --depth 1 --no-tags https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695891833
git clone --depth 1 --no-tags https://github.com/AJAYGADI/-VERILOG-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693739342
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-39.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697203991
git clone --depth 1 --no-tags https://github.com/zyx11451/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695128665
git clone --depth 1 --no-tags https://github.com/eslamaoao/16-bit_ALU_Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697582640
git clone --depth 1 --no-tags https://github.com/Mario-o-Ghaly/Digital-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692893229
git clone --depth 1 --no-tags https://github.com/Aditya-Poli/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692639199
git clone --depth 1 --no-tags https://github.com/mohamedwaleed-cu/Synthesizable-Hybrid-system-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693128282
git clone --depth 1 --no-tags https://github.com/shrinivashunnur08/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693160818
git clone --depth 1 --no-tags https://github.com/SuperSaish/Master_Slave_JK_ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694078802
git clone --depth 1 --no-tags https://github.com/DavidHenriqueM/Matura-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693276947
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL2-CD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692872759
git clone --depth 1 --no-tags https://github.com/brabreus/GCC260-UFLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693669767
git clone --depth 1 --no-tags https://github.com/yuxinwu99/Connect-four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693093155
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693102055
git clone --depth 1 --no-tags https://github.com/ookkai/4-bit-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699673763
git clone --depth 1 --no-tags https://github.com/clorf6/Toy-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697368999
git clone --depth 1 --no-tags https://github.com/GangaKM/Charge-pump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698507973
git clone --depth 1 --no-tags https://github.com/Pritham13/Synthosphere_Pritham.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697872249
git clone --depth 1 --no-tags https://github.com/Likhitha811/SINGLE-CYCLE-RISC-V32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697838072
git clone --depth 1 --no-tags https://github.com/claven06/egd_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693973935
git clone --depth 1 --no-tags https://github.com/suraj4840/Decade_counter_008.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695788480
git clone --depth 1 --no-tags https://github.com/db2260/sdram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695842035
git clone --depth 1 --no-tags https://github.com/suraj4840/TFF_010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696282407
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Programmable_Interval_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699339771
git clone --depth 1 --no-tags https://github.com/Sometk233/somi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699716212
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699377959
git clone --depth 1 --no-tags https://github.com/kmarulab/RTL_100Days.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698849845
git clone --depth 1 --no-tags https://github.com/MichaelBell/tt05-spi-peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698677547
git clone --depth 1 --no-tags https://github.com/Jolllly-bot/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698064984
git clone --depth 1 --no-tags https://github.com/rolance110/SHA3_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698098412
git clone --depth 1 --no-tags https://github.com/alwinshaju08/IIITB_Waterlevel_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698508890
git clone --depth 1 --no-tags https://github.com/jross9/FPGAExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692601692
git clone --depth 1 --no-tags https://github.com/gkim567/hodumaru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698305212
git clone --depth 1 --no-tags https://github.com/yasharthparas/n-bit-Approx-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695609983
git clone --depth 1 --no-tags https://github.com/davidsiaw/fpga-dev-skel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694351486
git clone --depth 1 --no-tags https://github.com/OmarMongy/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698277072
git clone --depth 1 --no-tags https://github.com/Kip-H/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693622060
git clone --depth 1 --no-tags https://github.com/drago20013/Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695834545
git clone --depth 1 --no-tags https://github.com/ChloeeeYoo/Verilog_simplemodule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693585416
git clone --depth 1 --no-tags https://github.com/shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694631726
git clone --depth 1 --no-tags https://github.com/YihuiCalm/ECE6213_Design_of_VLSI_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698053929
git clone --depth 1 --no-tags https://github.com/pedrosantos1403/computer-architecture-and-organization-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696503413
git clone --depth 1 --no-tags https://github.com/lukaschen1010/Lukas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696564775
git clone --depth 1 --no-tags https://github.com/yudi7863/FPGA-Accelerated-SERDES-Simulation-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696055940
git clone --depth 1 --no-tags https://github.com/KerwinYang5453/Binary-to-BCD-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692697599
