\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt2\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a80c2ea2e6b519f46eb9f16aab0bffe28}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac5a0a8a06c27c2a9a8d6eec3e8bdef0c}{R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03a4f84d124df213c9aee2957192db60}{C\+L\+K\+O\+U\+T\+S\+EL}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a2ee5f2c67b755bf7d4a90e7d1ccc0b6a}{F\+B\+SL}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a70050ae1ebd5ba23dbb4bc76428cc170}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a17446a7d9de5fbf6db44c97a11247018}{P\+T\+D7\+P\+AD}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_afcebf172c8cd967b4d0d3f3e06ca1d93}{T\+R\+A\+C\+E\+C\+L\+K\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a0d19c0f2d673b9c2189c9c4890fad39a}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a401c03bae34adeb673a9b1015f2207e7}{P\+L\+L\+F\+L\+L\+S\+EL}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac70a3aa02a74b70417dcbd3eb04f002f}{U\+S\+B\+S\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ad94472685aea586f1e51bd2cb22e0be9}{R\+M\+I\+I\+S\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03f372a3a7728ec5f0764da4c4d54dfb}{T\+I\+M\+E\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_af7ce6a346d47da36cf9cb831a742f2c7}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac19c3d57f083a79a68b517ebfd433734}{S\+D\+H\+C\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ae182d1fa243addcb2c5f7a1fd9561cdb}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 2
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!C\+L\+K\+O\+U\+T\+S\+EL@{C\+L\+K\+O\+U\+T\+S\+EL}}
\index{C\+L\+K\+O\+U\+T\+S\+EL@{C\+L\+K\+O\+U\+T\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+L\+K\+O\+U\+T\+S\+EL}{CLKOUTSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+C\+L\+K\+O\+U\+T\+S\+EL}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03a4f84d124df213c9aee2957192db60}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03a4f84d124df213c9aee2957192db60}
\mbox{[}7\+:5\mbox{]} C\+L\+K\+O\+UT select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!F\+B\+SL@{F\+B\+SL}}
\index{F\+B\+SL@{F\+B\+SL}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+B\+SL}{FBSL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+F\+B\+SL}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a2ee5f2c67b755bf7d4a90e7d1ccc0b6a}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a2ee5f2c67b755bf7d4a90e7d1ccc0b6a}
\mbox{[}9\+:8\mbox{]} Flex\+Bus security level \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!P\+L\+L\+F\+L\+L\+S\+EL@{P\+L\+L\+F\+L\+L\+S\+EL}}
\index{P\+L\+L\+F\+L\+L\+S\+EL@{P\+L\+L\+F\+L\+L\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+L\+L\+F\+L\+L\+S\+EL}{PLLFLLSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+P\+L\+L\+F\+L\+L\+S\+EL}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a401c03bae34adeb673a9b1015f2207e7}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a401c03bae34adeb673a9b1015f2207e7}
\mbox{[}17\+:16\mbox{]} P\+L\+L/\+F\+LL clock select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!P\+T\+D7\+P\+AD@{P\+T\+D7\+P\+AD}}
\index{P\+T\+D7\+P\+AD@{P\+T\+D7\+P\+AD}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+T\+D7\+P\+AD}{PTD7PAD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+P\+T\+D7\+P\+AD}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a17446a7d9de5fbf6db44c97a11247018}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a17446a7d9de5fbf6db44c97a11247018}
\mbox{[}11\mbox{]} P\+T\+D7 pad drive strength \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a80c2ea2e6b519f46eb9f16aab0bffe28}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a80c2ea2e6b519f46eb9f16aab0bffe28}
\mbox{[}3\+:0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a70050ae1ebd5ba23dbb4bc76428cc170}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a70050ae1ebd5ba23dbb4bc76428cc170}
\mbox{[}10\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a0d19c0f2d673b9c2189c9c4890fad39a}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a0d19c0f2d673b9c2189c9c4890fad39a}
\mbox{[}15\+:13\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_af7ce6a346d47da36cf9cb831a742f2c7}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_af7ce6a346d47da36cf9cb831a742f2c7}
\mbox{[}27\+:22\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ae182d1fa243addcb2c5f7a1fd9561cdb}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ae182d1fa243addcb2c5f7a1fd9561cdb}
\mbox{[}31\+:30\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+M\+I\+I\+S\+RC@{R\+M\+I\+I\+S\+RC}}
\index{R\+M\+I\+I\+S\+RC@{R\+M\+I\+I\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+M\+I\+I\+S\+RC}{RMIISRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+M\+I\+I\+S\+RC}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ad94472685aea586f1e51bd2cb22e0be9}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ad94472685aea586f1e51bd2cb22e0be9}
\mbox{[}19\mbox{]} R\+M\+II clock source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL@{R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}}
\index{R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL@{R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}{RTCCLKOUTSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac5a0a8a06c27c2a9a8d6eec3e8bdef0c}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac5a0a8a06c27c2a9a8d6eec3e8bdef0c}
\mbox{[}4\mbox{]} R\+TC clock out select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!S\+D\+H\+C\+S\+RC@{S\+D\+H\+C\+S\+RC}}
\index{S\+D\+H\+C\+S\+RC@{S\+D\+H\+C\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+H\+C\+S\+RC}{SDHCSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+S\+D\+H\+C\+S\+RC}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac19c3d57f083a79a68b517ebfd433734}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac19c3d57f083a79a68b517ebfd433734}
\mbox{[}29\+:28\mbox{]} S\+D\+HC clock source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!T\+I\+M\+E\+S\+RC@{T\+I\+M\+E\+S\+RC}}
\index{T\+I\+M\+E\+S\+RC@{T\+I\+M\+E\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+S\+RC}{TIMESRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+T\+I\+M\+E\+S\+RC}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03f372a3a7728ec5f0764da4c4d54dfb}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_a03f372a3a7728ec5f0764da4c4d54dfb}
\mbox{[}21\+:20\mbox{]} I\+E\+EE 1588 timestamp clock source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!T\+R\+A\+C\+E\+C\+L\+K\+S\+EL@{T\+R\+A\+C\+E\+C\+L\+K\+S\+EL}}
\index{T\+R\+A\+C\+E\+C\+L\+K\+S\+EL@{T\+R\+A\+C\+E\+C\+L\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+R\+A\+C\+E\+C\+L\+K\+S\+EL}{TRACECLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+T\+R\+A\+C\+E\+C\+L\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_afcebf172c8cd967b4d0d3f3e06ca1d93}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_afcebf172c8cd967b4d0d3f3e06ca1d93}
\mbox{[}12\mbox{]} Debug trace clock select \index{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}!U\+S\+B\+S\+RC@{U\+S\+B\+S\+RC}}
\index{U\+S\+B\+S\+RC@{U\+S\+B\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+S\+RC}{USBSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt2\+::\+\_\+hw\+\_\+sim\+\_\+sopt2\+\_\+bitfields\+::\+U\+S\+B\+S\+RC}\hypertarget{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac70a3aa02a74b70417dcbd3eb04f002f}{}\label{struct__hw__sim__sopt2_1_1__hw__sim__sopt2__bitfields_ac70a3aa02a74b70417dcbd3eb04f002f}
\mbox{[}18\mbox{]} U\+SB clock source select 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
