git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_CBV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666141919
git clone --depth 1 --no-tags https://github.com/liangyiqiu/epga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666089980
git clone --depth 1 --no-tags https://github.com/DivyamTaneja/16-Bit-CPU-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666688663
git clone --depth 1 --no-tags https://github.com/ShwetaKiranTotla/xor_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666969513
git clone --depth 1 --no-tags https://github.com/Moksha2004/CSE_BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667110824
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669449598
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-004-8bit_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669481474
git clone --depth 1 --no-tags https://github.com/raziie/verilog-risc-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669593330
git clone --depth 1 --no-tags https://github.com/JasonA-dev/Next186_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668240568
git clone --depth 1 --no-tags https://github.com/crazyjack44/FPGA-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667650001
git clone --depth 1 --no-tags https://github.com/AliMaher15/Asynchronous-FIFO-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667359799
git clone --depth 1 --no-tags https://github.com/manishpundir2207/Dual-Clock-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670364418
git clone --depth 1 --no-tags https://github.com/chees-e/vDFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670492792
git clone --depth 1 --no-tags https://github.com/JetBlack03/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670778933
git clone --depth 1 --no-tags https://github.com/mohamedRaslan097/VeriRISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668656247
git clone --depth 1 --no-tags https://github.com/toolmancliosoft/usb_device_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670646905
git clone --depth 1 --no-tags https://github.com/ZPNMiaoHeng/opene902.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668704174
git clone --depth 1 --no-tags https://github.com/kdivya03/16-Bit-Microprocessor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669361190
git clone --depth 1 --no-tags https://github.com/Rick-Yin/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669663840
git clone --depth 1 --no-tags https://github.com/vidocq-eu/1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670101534
git clone --depth 1 --no-tags https://github.com/joshithamarripudi/Pipelined_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665012614
git clone --depth 1 --no-tags https://github.com/Avishkarp231/Control_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664825341
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/UART_TX_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664760781
git clone --depth 1 --no-tags https://github.com/salb97/efabless_subsystem_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665520782
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/Sequential-8x8-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665520916
git clone --depth 1 --no-tags https://github.com/rorollman/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665603552
git clone --depth 1 --no-tags https://github.com/aditya-142/intelunnati_teamspark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666465983
git clone --depth 1 --no-tags https://github.com/tgupta10/VSD_HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669654969
git clone --depth 1 --no-tags https://github.com/Arham-git/NNProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667512264
git clone --depth 1 --no-tags https://github.com/LucasLeipnitz/VVC_Intra_Prediction_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667722941
git clone --depth 1 --no-tags https://github.com/hdtr23/vlsi_20222_csv_g19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664333597
git clone --depth 1 --no-tags https://github.com/Tesla9000/Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665609898
git clone --depth 1 --no-tags https://github.com/yang151-bit/tang20k-usb-HS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665927744
git clone --depth 1 --no-tags https://github.com/gowdy88/Vehicle-TailLight-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664980796
git clone --depth 1 --no-tags https://github.com/SamuelCripps/alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665862104
git clone --depth 1 --no-tags https://github.com/Sujay001coder/Vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665874618
git clone --depth 1 --no-tags https://github.com/Deepanshu18099/CS220-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665975369
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/PWM-Day-092-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664774870
git clone --depth 1 --no-tags https://github.com/markthumes/lcd2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664312545
git clone --depth 1 --no-tags https://github.com/vendraDp/Dual-Clock-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666375079
git clone --depth 1 --no-tags https://github.com/Broccoli2098/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666097602
git clone --depth 1 --no-tags https://github.com/awasthi2003/ICHIP-23-PS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666727346
git clone --depth 1 --no-tags https://github.com/awasthi2003/ICHIP-23-PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666726077
git clone --depth 1 --no-tags https://github.com/abhi-ab19/Wallace_32-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664233948
git clone --depth 1 --no-tags https://github.com/MuhammedMado/SequenceDetectorMOORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666405170
git clone --depth 1 --no-tags https://github.com/udaychauhan293/Digital_Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667925886
git clone --depth 1 --no-tags https://github.com/JimCie/ASIC_Algebra_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667762217
git clone --depth 1 --no-tags https://github.com/AliMaher15/Single-Cycle-MIPS-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667361400
git clone --depth 1 --no-tags https://github.com/wanakiki/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667390494
git clone --depth 1 --no-tags https://github.com/Moaz-Helmy/SPI-Communication-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668058909
git clone --depth 1 --no-tags https://github.com/Yash0147/intelunnati_yash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665083235
git clone --depth 1 --no-tags https://github.com/feipenghhq/Verilog-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665385569
git clone --depth 1 --no-tags https://github.com/Vasu2706/Pulse-Width-Modulated-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667034625
git clone --depth 1 --no-tags https://github.com/shanyaobuhaochi/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670156529
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/Caravel-AI-RISCV-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669255805
git clone --depth 1 --no-tags https://github.com/NickolayTernovoy/green_v_fpu_posit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668901190
git clone --depth 1 --no-tags https://github.com/Manoz790/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669904700
git clone --depth 1 --no-tags https://github.com/gcoimbra/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668510088
git clone --depth 1 --no-tags https://github.com/TakiTanii/study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670034329
git clone --depth 1 --no-tags https://github.com/gsuni/-MUSICAL-NOTES-using-Verilog-on-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669479117
git clone --depth 1 --no-tags https://github.com/shreyanssoni/RISC-V-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670232174
git clone --depth 1 --no-tags https://github.com/shanyaobuhaochi/5stage-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670240397
git clone --depth 1 --no-tags https://github.com/KINGNANSON/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668018957
git clone --depth 1 --no-tags https://github.com/gunavant-s/8X3_ENCODER_Day-006.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670400669
git clone --depth 1 --no-tags https://github.com/Prathyushakorepu/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670484728
git clone --depth 1 --no-tags https://github.com/prajjwaljoshi/Washing_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665520636
git clone --depth 1 --no-tags https://github.com/C-YuLong/PAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666253942
git clone --depth 1 --no-tags https://github.com/mohum1/Harman_Kyunggi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666196476
git clone --depth 1 --no-tags https://github.com/daniel-karunya/intelunnati_TheDataGuy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666095686
git clone --depth 1 --no-tags https://github.com/Vishnusan58/TechTitans_Rajalakshmi_institute_of-_technology_Figo_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666271145
git clone --depth 1 --no-tags https://github.com/Swaran2003/Traffic-Light-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666473925
git clone --depth 1 --no-tags https://github.com/Simran16702/smart_car_parking_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665120200
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/Caravel_1st.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665030991
git clone --depth 1 --no-tags https://github.com/joshithamarripudi/Single_Cycle_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665007360
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Barrel-Shifter-Day-093-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665220434
git clone --depth 1 --no-tags https://github.com/MuhammedMado/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667095703
git clone --depth 1 --no-tags https://github.com/Deadlyflamemaster/CSE_BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667115797
git clone --depth 1 --no-tags https://github.com/angelocguerra/csarch1-hdl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667285282
git clone --depth 1 --no-tags https://github.com/yamichanCTL/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667272050
git clone --depth 1 --no-tags https://github.com/roshanrjohn369/intelunnati_ERROR404.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665825584
git clone --depth 1 --no-tags https://github.com/sjohnatas7/ProjetoSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665310345
git clone --depth 1 --no-tags https://github.com/haoranx98/ahb-to-apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669400505
git clone --depth 1 --no-tags https://github.com/Hanyoung-Park/BW_DigitalLogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669404262
git clone --depth 1 --no-tags https://github.com/KevinCodePlace/NYCU_Computer_Organization_2023Summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669395444
git clone --depth 1 --no-tags https://github.com/SindhujaMendu/intelunnati_innovotech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666718386
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Lander-Fischer-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666726189
git clone --depth 1 --no-tags https://github.com/devangita/MIPS-32-Processor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668818664
git clone --depth 1 --no-tags https://github.com/chai-kat/de10-lite-drivers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667157764
git clone --depth 1 --no-tags https://github.com/Mahima-150/i_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670053386
git clone --depth 1 --no-tags https://github.com/Moaz-Helmy/PWM-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670178754
git clone --depth 1 --no-tags https://github.com/rfreeze/https-github.com-Practical-UVM-Step-By-Step-Practical-UVM-IEEE-Edition-activity-ref-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670336209
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Carryselect-ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670195799
git clone --depth 1 --no-tags https://github.com/engrvip123/inverter_flow_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669107651
git clone --depth 1 --no-tags https://github.com/akshayrajMR95/Datapath_controller_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668147199
git clone --depth 1 --no-tags https://github.com/gunavant-s/Half_Adder_Day-001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668513063
git clone --depth 1 --no-tags https://github.com/Shinhyundo/Convergent_Capstone_Design1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668405228
git clone --depth 1 --no-tags https://github.com/rahulverma00/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668483406
