// Seed: 3569693492
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_7,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4
    , id_8,
    input logic id_5,
    output reg id_6
);
  assign id_6 = 1 * id_8;
  assign id_8 = 1;
  reg id_9;
  reg id_10 = id_9;
  reg id_11, id_12;
  logic id_13;
  always @(negedge 1'd0 or posedge id_8) begin
    id_11 <= id_10;
  end
  type_21(
      id_1, id_1, 1
  ); type_22(
      id_6, id_11
  );
  assign id_10 = 1;
endmodule
