Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_traffic_fsm_behav xil_defaultlib.tb_traffic_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/comen_lab/practice2/practice2.srcs/sim_1/new/tb_light_fsm.sv:21]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/comen_lab/practice2/practice2.srcs/sim_1/new/tb_light_fsm.sv:22]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/comen_lab/practice2/practice2.srcs/sim_1/new/tb_light_fsm.sv:23]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/comen_lab/practice2/practice2.srcs/sim_1/new/tb_light_fsm.sv:24]
WARNING: [VRFC 10-3823] variable 'tb_north' might have multiple concurrent drivers [C:/comen_lab/practice2/practice2.srcs/sim_1/new/tb_light_fsm.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_light_fsm_sv_2666240019
Compiling package xil_defaultlib.$unit_light_fsm_sv_3293415134
Compiling module xil_defaultlib.light_fsm
Compiling module xil_defaultlib.tb_traffic_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_fsm_behav
