<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="s5pdrc" fid="7112" alias="s5pdrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Error" text="ChipCheck: at bank $$d, port LVDS of comp $$s is tied to low; but the bank has an LVDS signal $$s."/>
	<msg uid="1002" type="Error" text="ChipCheck: at bank $$d, comp $$s has its own LVDS signal $$s that is different from the bank LVDS signal $$s."/>
	<msg uid="1003" type="Error" text="ChipCheck: at bank $$d, port LVDS of comp $$s has a signal $$s; but comp $$s at the same bank has LVDS tied to low."/>
	<msg uid="1004" type="Error" text="ChipCheck: LVDS comp $$s is place on site $$s. Only the A/B pad pair supports true differential output buffers."/>
	<msg uid="1005" type="Error" text="ChipCheck: at bank $$d, comp $$s DIFFDRIVE $$s was programmed differently from the bank value $$s."/>
	<msg uid="1006" type="Error" text="BlockCheck: port LVDS of comp $$s is tied to low internally but connects to signal $$s."/>
	<msg uid="1007" type="Error" text="There is no logic for $$s."/>
	<msg uid="1008" type="Error" text="BlockCheck: FACTORYONLY is not a valid user value for $$s of comp $$s."/>
	<msg uid="1009" type="Error" text="BlockCheck: $$s is set to $$d, which is out of range $$d - $$d of comp $$s when $$s is set to $$s."/>
	<msg uid="1010" type="Error" text="There is no logic for SLICE $$s."/>
	<msg uid="1011" type="Error" text="Bad mode handle returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1012" type="Error" text="Bad mode id returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1013" type="Error" text="There is no cell model pointer for SLICE $$s."/>
	<msg uid="1014" type="Error" text="There is no mode for SLICE $$s."/>
	<msg uid="1015" type="Error" text="There is no SLICE cache pointer for SLICE $$s context."/>
	<msg uid="1016" type="Error" text="On comp $$s, there is no port reference for pin number $$d."/>
	<msg uid="1017" type="Error" text="Primitive #$$d in SLICE $$s does not exist."/>
	<msg uid="1018" type="Error" text="F and OFX pin on slice $$s at the same time."/>
	<msg uid="1019" type="Warning" level="2" text="BlockCheck: SLICE $$s, CEMUX is tied to low."/>
	<msg uid="1020" type="Warning" level="2" text="BlockCheck: In SLICE $$s LSRMUX is tied to high."/>
	<msg uid="1021" type="Error" text="BlockCheck: signal $$s of MIDDRX_MODDRX comp $$s must come from DQSBUFM."/>
	<msg uid="1022" type="Error" text="BlockCheck: $$s comp $$s CLK signal $$s must be driven by CLKDIV comp, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1023" type="Error" text="BlockCheck: $$s comp $$s CLK signal $$s must be driven by CLKDIV $$s output CDIVX, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1024" type="Error" text="BlockCheck: $$s comp $$s must have a CLK signal. "/>
	<msg uid="1025" type="Warning" level="2" text="BlockCheck: DDR comp $$s ECLK port needs a signal. "/>
	<msg uid="1026" type="Error" text="BlockCheck: DDR comp $$s ECLK signal $$s needs a driver."/>
	<msg uid="1027" type="Error" text="BlockCheck: DDR comp $$s ECLK signal $$s must be driven by ECLKSYNC $$s output ECLKO, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1028" type="Error" text="BlockCheck: DDR comp $$s needs to be used together with CLKDIV. Signal $$s needs to drive both $$s ECLK and $$s CLKI for bus synchronization. Otherwise, the bus will not work."/>
	<msg uid="1029" type="Error" text="ChipCheck: comp $$s and $$s have incompatible VCC requirements."/>
	<msg uid="1030" type="Error" text="BlockCheck: I2C port $$s of comp $$s is tied to low but the I2C is enabled."/>
	<msg uid="1031" type="Warning" level="2" text="netcheck: Found more than 1 segment of general routing in clock path from &quot;$$s&quot; to pin &quot;$$s&quot; in comp &quot;$$s&quot;."/>
	<msg uid="1032" type="Error" text="READ[0:1] of DQSBUFM comp $$s must be tied to &quot;0&quot; because DQSI is tied to &quot;0&quot;."/>
	<msg uid="1033" type="Error" text="Site $$s has both SROA &amp; prod. routed. Right site must be vacant."/>
	<msg uid="1034" type="Error" text="Site $$s SROA routed. Right site must be vacant."/>
	<msg uid="1035" type="Error" text="Unable to place $$s on site $$s since both SRO and PROD share the same output ports."/>
	<msg uid="1036" type="Error" text="DSP comp. $$s has SROB connected to routing. SROB pins of DSP comp. do not connect to routing.\n"/>
	<msg uid="1037" type="Error" text="There are more than 4 CLK signals for DSP slice $$d in row $$d.\n"/>
	<msg uid="1038" type="Error" text="More than 4 CE signals found in DSP slice $$d in row $$d\n"/>
	<msg uid="1039" type="Error" text="More than 4 RST signals found in DSP BLOCK (SLICE $$d,$$d) in row $$d.\n"/>
	<msg uid="1040" type="Error" text="DSP comp '$$s' with SRI=GND cannot be placed at site '$$s'.\n"/>
	<msg uid="1041" type="Error" text="DSP comp '$$s' with CIN=GND cannot be placed at site '$$s'.\n"/>
	<msg uid="1042" type="Error" text="DSP comp '$$s' cannot be placed at incompatible site '$$s'.\n"/>
	<msg uid="1043" type="Error" text="All components in a DSP slice must have the same GSR setting.  Check the following components for slice $$d carefully.\n"/>
	<msg uid="1044" type="Status" text=" Comp. = $$s,  GSR = $$s\n"/>
	<msg uid="1045" type="Error" text="Unable to set CAS_MATCH_REG property of comp $$s to 'TRUE'."/>
	<msg uid="1046" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different RESETMODE property."/>
	<msg uid="1047" type="Error" text="Unable to place 2 ALU24s $$s and $$s in one slice with different OUTPUT_CLK control signals."/>
	<msg uid="1048" type="Error" text="Illegal placement of comps. $$s and $$s.  Cannot swap SIGNED/DATA when shift is active."/>
	<msg uid="1049" type="Error" text="Unable to place comp $$s on site $$s due to incompatible $$s with comp $$s."/>
	<msg uid="1050" type="Error" text="Unable to place two MULT comps '$$s' and '$$s' in same DSP slice due to CE conflict."/>
	<msg uid="1051" type="Error" text="Unable to place two MULT comps '$$s' and '$$s' in same DSP slice due to RST conflict."/>
	<msg uid="1052" type="Error" text="Unable to place two MULT comps '$$s' and '$$s' in same DSP slice due to REG_INPUTC_CLK conflict."/>
	<msg uid="1053" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to OPPRE conflict."/>
	<msg uid="1054" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to SOURCEA conflict."/>
	<msg uid="1055" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to CE conflict."/>
	<msg uid="1056" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to RST conflict."/>
	<msg uid="1057" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to REG_INPUTC_CLK conflict."/>
	<msg uid="1058" type="Error" text="Unable to place two PRADD comps '$$s' and '$$s' due to pin $$s conflict."/>
	<msg uid="1059" type="Error" text="PRADD '$$s' (attribute FB_MUX=DISABLED) can only be placed at left side of DSP slice."/>
	<msg uid="1060" type="Error" text="PRADD '$$s' (attribute FB_MUX=$$s) can only be placed at right half of DSP slice."/>
	<msg uid="1061" type="Error" text="Unable to place comp '$$s' due to conflict on attribute $$s."/>
	<msg uid="1062" type="Error" text="Unable to place two comps '$$s' and '$$s' in one DSP slice due to conflict on attribute HIGHSPEED_CLK."/>
	<msg uid="1063" type="Error" text="Multiplier '$$s' cannot be placed at the rightmost site."/>
	<msg uid="1064" type="Error" text="Unable to place MULT '$$s' at the rightmost DSP slice due to conflict with ALU54's OVERUNDER pin."/>
	<msg uid="1065" type="Error" text="Unable to place MULT '$$s' due to blocked route-through in next slice."/>
	<msg uid="1066" type="Warning" level="2" text="BlockCheck: in SLICE $$s, REG$$d is used but clock enable is not asserted to it."/>
	<msg uid="1067" type="Error" text="Invalid register number in SLICE $$s."/>
	<msg uid="1068" type="Warning" level="2" text="BlockCheck: in SLICE $$s, $$s is used, but SD pin on REG$$d is not programmed in the SLICE."/>
	<msg uid="1069" type="Error" text="$$s"/>
	<msg uid="1070" type="Error" text="Unable to place comp MULT18x18 with Prod. Connecting to ALU MA port and SROA connecting to FPGA fabric."/>
	<msg uid="1071" type="Error" text="Unable to place comp MULT9x9 with Prod. Connecting to ALU MA port and SROA connecting to FPGA fabric."/>
	<msg uid="1072" type="Error" text="BlockCheck: in SLICE $$s, the CLKMUX selects CLK or inverted but there is no CE to any register in the SLICE."/>
	<msg uid="1073" type="Warning" level="2" text="$$s"/>
	<msg uid="1074" type="Error" text="$$s"/>
	<msg uid="1075" type="Warning" text="BlockCheck: The clock nets to the ODDRX module are not coming in from a PLL module. For GDDR TX centered interfaces it is recommend that the clocks to the interface are generated from a PLL. See sysIO Logic Technote for details."/>
	<msg uid="1076" type="Error" text="Signal '$$s' for RST[$$d] from DSP comp '$$s' does not match RST[$$d] signal '$$s' from another DSP comp within the same DSP block."/>
	<msg uid="1077" type="Error" text="Attribute settings for RST[$$d] from DSP comp '$$s' does not match the settings for RST[$$d] from another DSP comp within the same DSP block. '$$s' does not match '$$s'."/>
	<msg uid="1078" type="Error" text="Signal '$$s' for CE[$$d] from DSP comp '$$s' does not match CE[$$d] signal '$$s' from another DSP comp within the same DSP slice."/>
	<msg uid="1079" type="Error" text="Attribute settings for CE[$$d] from DSP comp '$$s' does not match the settings of CE[$$d] from another DSP comp within the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1080" type="Error" text="Signal '$$s' for CLK[$$d] from DSP comp '$$s' does not match CLK[$$d] signal '$$s' from another DSP comp within the same DSP slice."/>
	<msg uid="1081" type="Error" text="Attribute settings for CLK[$$d] from DSP comp '$$s' does not match the settings of CLK[$$d] from another DSP comp within the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1082" type="Error" text="Attribute settings '$$s' for CLK_DIV[$$d] from DSP comp '$$s' does not match the settings of CLK_DIV[$$d] '$$s' from another DSP comp within the same DSP slice."/>
	<msg uid="1083" type="Error" text="Attribute settings of SOURCEA of comp '$$s' does not match PREADD or MULT comps from the left side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1084" type="Error" text="Attribute settings of SOURCEB of comp '$$s' does not match other MULT comp from the left side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1085" type="Error" text="Attribute settings of SIGNEDA of comp '$$s' does not match the other MULT comp from the left side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1086" type="Error" text="Attribute settings of SIGNEDB of comp '$$s' does not match the other MULT comp from the left side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1087" type="Error" text="Attribute settings of OPPRE of comp '$$s' does not match the other PRADD comp from the left side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1088" type="Error" text="Attribute settings of SOURCEA of comp '$$s' does not match PREADD or MULT comps from the right side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1089" type="Error" text="Attribute settings of SOURCEB of comp '$$s' does not match other MULT comp from the right side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1090" type="Error" text="Attribute settings of SIGNEDA of comp '$$s' does not match the other MULT comp from the right side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1091" type="Error" text="Attribute settings of SIGNEDB of comp '$$s' does not match the other MULT comp from the right side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1092" type="Error" text="Attribute settings of OPPRE of comp '$$s' does not match the other PRADD comp from the right side of the same DSP slice. '$$s' does not match '$$s'."/>
	<msg uid="1093" type="Error" text="OPCINSEL from comp '$$s' does not match OP5 from comp '$$s' from same DSP slice."/>
	<msg uid="1094" type="Error" text="OPADDNSUB from comp '$$s' does not match OP7 from comp '$$s' from same DSP slice."/>
	<msg uid="1095" type="Error" text="netcheck: Found more than 1 segment of general routing in clock path from &quot;$$s&quot; to pin &quot;$$s&quot; in comp &quot;$$s&quot;."/>
	<msg uid="1096" type="Error" text="Unable to place DSP comp '$$s' at site '$$s' due to incompatible Multipliers in same DSP slice."/>
	<msg uid="1097" type="Error" text="Unable to place the following DSP comps in same half-slice due to SOURCEA conflict."/>
	<msg uid="1098" type="Error" text="Unable to place '$$s' and '$$s' in same half-slice due to SOURCEB conflict."/>
	<msg uid="1099" type="Error" text="Unable to place two mult9x9s $$s and $$s in same half-slice with different $$s property."/>
	<msg uid="1100" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_INPUTA_CE property."/>
	<msg uid="1101" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_INPUTA_RST property."/>
	<msg uid="1102" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_INPUTB_CLK property."/>
	<msg uid="1103" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_INPUTB_CE property."/>
	<msg uid="1104" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_INPUTB_RST property."/>
	<msg uid="1105" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_PIPELINE_CLK property."/>
	<msg uid="1106" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_PIPELINE_CE property."/>
	<msg uid="1107" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different REG_PIPELINE_RST property."/>
	<msg uid="1108" type="Error" text="Unable to place 2 ALU24s $$s and $$s in one slice with different OPCODE_0 control signals."/>
	<msg uid="1109" type="Error" text="Unable to place 2 ALU24s $$s and $$s in one slice with different OPCODE_1 control signals."/>
	<msg uid="1110" type="Error" text="Unable to place 2 ALU24s $$s and $$s in one slice with different REG_OPCODE_$$d_CLK property."/>
	<msg uid="1111" type="Error" text="Unable to place 2 mult9x9s $$s and $$s in same half-slice with different SOURCEB_MODE property."/>
	<msg uid="1112" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different SOURCEA_MODE property."/>
	<msg uid="1113" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different SOURCEB_MODE property."/>
	<msg uid="1114" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different SYMMETRY_MODE property."/>
	<msg uid="1115" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different REG_OPPRE_CLK property."/>
	<msg uid="1116" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different REG_OPPRE_CE property."/>
	<msg uid="1117" type="Error" text="Unable to place 2 PRADDs $$s and $$s in same half-slice with different REG_OPPRE_RST property."/>
	<msg uid="1118" type="Error" text="Unable to place two mult9x9s $$s and $$s in same half-slice with different CLK signals."/>
	<msg uid="1119" type="Error" text="Unable to place two mult9x9s $$s and $$s in same half-slice with different CE signals."/>
	<msg uid="1120" type="Error" text="Unable to place two mult9x9s $$s and $$s in same half-slice with different RST signals."/>
	</messages>
</messageFile>
