("RAM_CELN:/\tRAM_CELN 65_DRD schematic" (("open" (nil hierarchy "/{65_DRD RAM_CELN schematic }:a"))) (((-3.4625 -3.86875) (6.4625 1.3375)) "a" "Schematics" 75))("PDB2AC:/\tPDB2AC tpa18nv layout" (("open" (nil hierarchy "/{tpa18nv PDB2AC layout }:a"))) (((-62.165 -6.147) (112.166 121.389)) "a" "Layout" 72))("PFILLER0005A:/\tPFILLER0005A tpa18nv layout" (("open" (nil hierarchy "/{tpa18nv PFILLER0005A layout }:a"))) (((-35.121 33.522) (8.473 65.414)) "a" "Layout" 69))("PDDW0812SCDG:/\tPDDW0812SCDG tph018nv3_sl layout" (("open" (nil hierarchy "/{tph018nv3_sl PDDW0812SCDG layout }:a"))) (((-34.426 -4.543) (94.426 89.722)) "a" "Layout" 66))("mul_float32:/\tmul_float32 CMOS_mul_float32_V2 schematic" (("open" (nil hierarchy "/{CMOS_mul_float32_V2 mul_float32 schematic }:a"))) (((-5.50625 -6.0375) (13.55 3.95625)) "a" "Schematics" 62))("mac_float32:/\tmac_float32 DIFF_mac_float32_V2 schematic" (("open" (nil hierarchy "/{DIFF_mac_float32_V2 mac_float32 schematic }:a"))) (((-5.05 -3.46875) (2.15625 0.30625)) "a" "Schematics" 59))("mul_float32:/\tmul_float32 DIFF_mul_float32_V2 schematic" (("open" (nil hierarchy "/{DIFF_mul_float32_V2 mul_float32 schematic }:a"))) (((-4.625 -3.35) (14.14375 6.4875)) "a" "Schematics" 56))("mul_float32:/\tmul_float32 DIFF_mul_float32_V2 symbol" (("open" (nil hierarchy "/{DIFF_mul_float32_V2 mul_float32 symbol }:a"))) (((-1.4875 -1.25) (1.4875 1.06875)) "a" "Symbol" 53))("add_float32:/\tadd_float32 CMOS_add_float32_V2 schematic" (("open" (nil hierarchy "/{CMOS_add_float32_V2 add_float32 schematic }:a"))) (((61.75 11.46875) (94.525 28.65)) "a" "Schematics" 51))("mac_float32:/\tmac_float32 CMOS_mac_float32_V2 schematic" (("open" (nil hierarchy "/{CMOS_mac_float32_V2 mac_float32 schematic }:a"))) (((-25.225 -18.6875) (162.9625 134.625)) "a" "Schematics" 48))