<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv50_gpio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv50_gpio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_hw.h&quot;</span>
<span class="cp">#include &quot;nouveau_gpio.h&quot;</span>

<span class="cp">#include &quot;nv50_display.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_gpio_location</span><span class="p">(</span><span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">shift</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">uint32_t</span> <span class="n">nv50_gpio_reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0xe104</span><span class="p">,</span> <span class="mh">0xe108</span><span class="p">,</span> <span class="mh">0xe280</span><span class="p">,</span> <span class="mh">0xe284</span> <span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">line</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">nv50_gpio_reg</span><span class="p">[</span><span class="n">line</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">];</span>
	<span class="o">*</span><span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">line</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_gpio_drive</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">shift</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv50_gpio_location</span><span class="p">(</span><span class="n">line</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">shift</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="p">(((</span><span class="n">dir</span> <span class="o">^</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">out</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_gpio_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">shift</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv50_gpio_location</span><span class="p">(</span><span class="n">line</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">shift</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_gpio_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span>  <span class="o">=</span> <span class="n">line</span> <span class="o">&lt;</span> <span class="mi">16</span> <span class="o">?</span> <span class="mh">0xe050</span> <span class="o">:</span> <span class="mh">0xe070</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00010001</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">line</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">on</span> <span class="o">?</span> <span class="n">mask</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nvd0_gpio_drive</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="n">dir</span> <span class="o">^</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">out</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00d610</span> <span class="o">+</span> <span class="p">(</span><span class="n">line</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x00003000</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00d604</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span> <span class="cm">/* update? */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nvd0_gpio_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00d610</span> <span class="o">+</span> <span class="p">(</span><span class="n">line</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x00004000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv50_gpio_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intr0</span><span class="p">,</span> <span class="n">intr1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

	<span class="n">intr0</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe054</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe050</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x90</span><span class="p">)</span>
		<span class="n">intr1</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe074</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe070</span><span class="p">);</span>

	<span class="n">hi</span> <span class="o">=</span> <span class="p">(</span><span class="n">intr0</span> <span class="o">&amp;</span> <span class="mh">0x0000ffff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">intr1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">lo</span> <span class="o">=</span> <span class="p">(</span><span class="n">intr0</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">intr1</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">);</span>
	<span class="n">nouveau_gpio_isr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hi</span> <span class="o">|</span> <span class="n">lo</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe054</span><span class="p">,</span> <span class="n">intr0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x90</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe074</span><span class="p">,</span> <span class="n">intr1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_gpio_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/* disable, and ack any pending gpio interrupts */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe050</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe054</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x90</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe070</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe074</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="n">nv50_gpio_isr</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_gpio_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe050</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;=</span> <span class="mh">0x90</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xe070</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">21</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
