// Copyright (c) 2025 0x676e616c63
// SPDX-License-Identifier: MIT

#include "mir/passes/transforms/peephole.hpp"
#include "mir/MIR.hpp"
#include "mir/armv8/base.hpp"
#include "mir/info.hpp"
#include "mir/tools.hpp"
#include <cstdint>
#include <iterator>
#include <optional>

using namespace MIR;

PM::PreservedAnalyses GenericPeephole::run(MIRFunction &mfunc, FAM &fam) {

    class GenericPeepholeImpl peephole{};

    peephole.impl(mfunc, fam, stage);

    return PM::PreservedAnalyses::all();
}

void GenericPeepholeImpl::impl(MIRFunction &_mfunc, FAM &_fam, Stage _stage) {
    mfunc = &_mfunc;
    fam = &_fam;
    stage = _stage;
    arch = _mfunc.Context().infos.arch;

    bool modified = true;

    ///@brief run this until no blk is modified
    while (modified) {
        modified = false;
        for (auto &mblk : mfunc->blks()) {
            modified |= runOnBlk(mblk);
        }
    }
}

bool GenericPeepholeImpl::runOnBlk(MIRBlk_p &mblk) {

    bool atLeastOneModfied = false;
    bool modified = true;

    ///@brief run this until no inst is modified in a blk
    while (modified) {
        modified = false;

        // MATCHES BEGIN
        auto &minsts = mblk->Insts();
        for (auto iter = minsts.begin(); iter != minsts.end(); /* forword iter in matches */) {

            auto recovery = iter;
            MatchInfo info(*iter, minsts, iter); // reference

            if (rmByRC(info)) {
                goto __mark_modified;
            }
            if (Nop(info)) {
                goto __mark_modified;
            }
            if (Arithmetic(info)) {
                goto __mark_modified;
            }
            if (MA(info)) {
                goto __mark_modified;
            }
            if (Select(info)) {
                goto __mark_modified;
            }
            if (RTZ(info)) {
                goto __mark_modified;
            }
            if (ScratchRegSimp(info)) {
                goto __mark_modified;
            }
            if (FusedAdr(info)) {
                goto __mark_modified;
            }
            goto __nxt_round;

        __mark_modified:
            modified |= true;
        __nxt_round:
            recovery == iter ? (void)++iter : nop;
        }
        // MATCHES END

        atLeastOneModfied |= modified;
    }

    return atLeastOneModfied;
}

// matches impl

bool GenericPeepholeImpl::Nop(MatchInfo &info) {

    if (stage != Stage::AfterRa) {
        return false;
    }

    ///@note delete nop inst such as : mov w0, w0

    // LAMBDA BEGIN
    auto isCpy = [](const MIRInst_p &inst) -> bool {
        if (inst->isGeneric()) {
            if (inRange(inst->opcode<OpC>(), OpC::InstCopy, OpC::InstCopyToReg)) {
                return true;
            }
        } else if (inst->isARM()) {
            if (inst->opcode<ARMOpC>() == ARMOpC::MOV) {
                return true;
            }
        } else if (inst->isRV()) {
            if (inst->opcode<RVOpC>() == RVOpC::MV || inst->opcode<RVOpC>() == RVOpC::FMV_S)
                return true;
        }

        return false;
    };

    auto sameReg = [](const MIROperand_p &def, const MIROperand_p &use) -> bool {
        if (def->isISA() && use->isISA()) {
            if (def->isa() == use->isa()) {
                return true;
            }
        }
        return false;
    };

    // LAMBDA END

    auto &[minst, minsts, iter] = info;

    if (isCpy(minst) && sameReg(minst->ensureDef(), minst->getOp(1))) {
        auto diter = iter;
        ++iter;

        (*diter)->putAllOp(mfunc->Context());
        minsts.erase(diter);

        // reference cnt not available after this
        mfunc->Context().abundantReferCntAvailable();
        return true;
    } else {
        ++iter;
        return false;
    }
}

bool GenericPeepholeImpl::Arithmetic(MatchInfo &info) {
    if (stage != Stage::AfterIsel) {
        return false;
    }

    auto &minst = info.minst;
    auto &minsts = info.minsts;
    auto &iter = info.iter;

    // LAMBDA BEGIN
    auto isDIV = [&minst]() {
        if (minst->isGeneric() && minst->opcode<OpC>() == OpC::InstSDiv) {
            return true;
        }
        return false;
    };

    auto isMUL = [&minst]() {
        if (minst->isGeneric() && minst->opcode<OpC>() == OpC::InstMul) {
            return true;
        }
        return false;
    };

    auto findLoadImmtoOp2 = [&minst, &minsts, &iter]() {
        auto mop2 = minst->getOp(2);

        if (!mop2->isVReg()) {
            return minsts.end();
        }

        auto backiter = iter;
        do {
            --backiter;

            if (backiter == minsts.end()) { // iter = .begin()
                break;
            }

            auto minst_back = *backiter;
            if (minst_back->isGeneric() && minst_back->opcode<OpC>() == OpC::InstLoadImm &&
                mop2 == minst_back->ensureDef()) {
                return backiter;
            }

        } while (backiter != minsts.begin());

        return minsts.end();
    };
    // LAMBDA END
    auto &ctx = mfunc->Context();

    if (isMUL()) {
        auto loadIter = findLoadImmtoOp2();

        if (loadIter == minsts.end()) {
            return false;
        }

        auto multipiler = static_cast<int>((*loadIter)->getOp(1)->imme());

        splited twin = SplitTo2PowX(multipiler);

        auto mdef = minst->ensureDef();
        auto mop1 = minst->getOp(1);

        using oper = splited::oper;
        if (twin.cul == oper::none) {
            // give up opt
            return false;
        } else if (twin.cul == oper::singlePos) {
            auto shiftimme = MIROperand::asImme(twin.exp1, OpT::Int32);

            auto lsl = MIRInst::make<OpC>(OpC::InstShl)
                           ->setOperand<0>(mdef, ctx)
                           ->setOperand<1>(mop1, ctx)
                           ->setOperand<2>(shiftimme, ctx);

            (*iter)->putAllOp(ctx);
            *iter = lsl;

            (*loadIter)->putAllOp(ctx);
            minsts.erase(loadIter);

            return true;
        } else if (twin.cul == oper::singleNeg) {
            auto shiftimme = MIROperand::asImme(twin.exp1, OpT::Int32);

            auto mop1_neg = MIROperand::asVReg(ctx.nextId(), OpT::Int32);

            auto neg = MIRInst::make<OpC>(OpC::InstNeg)->setOperand<0>(mop1_neg, ctx)->setOperand<1>(mop1, ctx);
            auto lsl = MIRInst::make<OpC>(OpC::InstShl)
                           ->setOperand<0>(mdef, ctx)
                           ->setOperand<1>(mop1_neg, ctx)
                           ->setOperand<2>(shiftimme, ctx);

            minsts.insert(iter, neg);

            (*iter)->putAllOp(ctx);
            *iter = lsl;

            (*loadIter)->putAllOp(ctx);
            minsts.erase(loadIter);

            return true;
        } else if (twin.cul == oper::addPos) {
            auto middle_result = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
            auto shiftimme1 = MIROperand::asImme(twin.exp1, OpT::Int32);

            auto lsl = MIRInst::make<OpC>(OpC::InstShl)
                           ->setOperand<0>(middle_result, ctx)
                           ->setOperand<1>(mop1, ctx)
                           ->setOperand<2>(shiftimme1, ctx);

            if (arch == Arch::ARMv8) {
                auto add = MIRInst::make<OpC>(OpC::InstAdd)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(mop1, ctx)
                               ->setOperand<3>(MIROperand::asImme(twin.exp2 | 0x00000000, OpT::special), ctx); // lsl

                minsts.insert(iter, lsl);

                (*iter)->putAllOp(ctx);
                *iter = add;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            } else {
                auto shiftimme2 = MIROperand::asImme(twin.exp2, OpT::Int32);
                auto middle_result2 = MIROperand::asVReg(ctx.nextId(), OpT::Int32);

                auto lsl2 = MIRInst::make<OpC>(OpC::InstShl)
                                ->setOperand<0>(middle_result2, ctx)
                                ->setOperand<1>(mop1, ctx)
                                ->setOperand<2>(shiftimme2, ctx);
                auto add = MIRInst::make<OpC>(OpC::InstAdd)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(middle_result2, ctx);

                minsts.insert(iter, lsl);
                minsts.insert(iter, lsl2);

                (*iter)->putAllOp(ctx);
                *iter = add;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            }
            return true;
        } else if (twin.cul == oper::addNeg) {
            auto middle_result = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
            auto mop1_neg = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
            auto shiftimme1 = MIROperand::asImme(twin.exp1, OpT::Int32);

            auto neg = MIRInst::make<OpC>(OpC::InstNeg)->setOperand<0>(mop1_neg, ctx)->setOperand<1>(mop1, ctx);
            auto lsl = MIRInst::make<OpC>(OpC::InstShl)
                           ->setOperand<0>(middle_result, ctx)
                           ->setOperand<1>(mop1_neg, ctx)
                           ->setOperand<2>(shiftimme1, ctx);

            if (arch == Arch::ARMv8) {
                auto add = MIRInst::make<OpC>(OpC::InstAdd)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(mop1_neg, ctx)
                               ->setOperand<3>(MIROperand::asImme(twin.exp2 | 0x00000000, OpT::special), ctx); // lsl

                minsts.insert(iter, neg);
                minsts.insert(iter, lsl);

                (*iter)->putAllOp(ctx);
                *iter = add;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            } else {
                auto shiftimme2 = MIROperand::asImme(twin.exp2, OpT::Int32);
                auto middle_result2 = MIROperand::asVReg(ctx.nextId(), OpT::Int32);

                auto lsl2 = MIRInst::make<OpC>(OpC::InstShl)
                                ->setOperand<0>(middle_result2, ctx)
                                ->setOperand<1>(mop1_neg, ctx)
                                ->setOperand<2>(shiftimme2, ctx);

                auto add = MIRInst::make<OpC>(OpC::InstAdd)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(middle_result2, ctx);

                minsts.insert(iter, neg);
                minsts.insert(iter, lsl);
                minsts.insert(iter, lsl2);

                (*iter)->putAllOp(ctx);
                *iter = add;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            }
            return true;
        } else if (twin.cul == oper::sub) {

            auto middle_result = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
            auto shiftimme1 = MIROperand::asImme(twin.exp1, OpT::Int32);
            auto shiftimme2 = MIROperand::asImme(twin.exp2, OpT::Int32);

            if (twin.exp2 > twin.exp1) {
                auto mop1_neg = MIROperand::asVReg(ctx.nextId(), OpT::Int32);

                auto neg = MIRInst::make<OpC>(OpC::InstNeg)->setOperand<0>(mop1_neg, ctx)->setOperand<1>(mop1, ctx);

                minsts.insert(iter, neg);
                std::swap(shiftimme1, shiftimme2);
                std::swap(mop1, mop1_neg);
            }

            auto lsl = MIRInst::make<OpC>(OpC::InstShl)
                           ->setOperand<0>(middle_result, ctx)
                           ->setOperand<1>(mop1, ctx) // maybe negative
                           ->setOperand<2>(shiftimme1, ctx);

            if (arch == Arch::ARMv8) {
                auto sub = MIRInst::make<OpC>(OpC::InstSub)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(mop1, ctx) // maybe negative
                               ->setOperand<3>(
                                   MIROperand::asImme(std::min(twin.exp1, twin.exp2) | 0x00000000, OpT::special), ctx);

                minsts.insert(iter, lsl);

                (*iter)->putAllOp(ctx);
                *iter = sub;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            } else {
                auto middle_result2 = MIROperand::asVReg(ctx.nextId(), OpT::Int32);

                auto lsl2 = MIRInst::make<OpC>(OpC::InstShl)
                                ->setOperand<0>(middle_result2, ctx)
                                ->setOperand<1>(mop1, ctx)
                                ->setOperand<2>(MIROperand::asImme(std::min(twin.exp1, twin.exp2), OpT::Int32), ctx);

                auto sub = MIRInst::make<OpC>(OpC::InstSub)
                               ->setOperand<0>(mdef, ctx)
                               ->setOperand<1>(middle_result, ctx)
                               ->setOperand<2>(middle_result2, ctx);

                minsts.insert(iter, lsl);
                minsts.insert(iter, lsl2);

                (*iter)->putAllOp(ctx);
                *iter = sub;

                (*loadIter)->putAllOp(ctx);
                minsts.erase(loadIter);
            }
            return true;
        }
    }

    // if (isDIV() && arch == Arch::ARMv8) {
    //
    //     auto loadIter = findLoadImmtoOp2();
    //
    //     if (loadIter == minsts.end()) {
    //         return false;
    //     }
    //
    //     auto divisor_const = static_cast<int>((*loadIter)->getOp(1)->imme());
    //     auto mdef = minst->ensureDef();
    //     auto dividend = minst->getOp(1);
    //
    //     ///@brief 简单位移
    //     if (popcounter_wrapper(divisor_const) == 1) {
    //         ///@note 如果能预测到被除数范围, 对于正数则不必修正结果
    //         // asr1 获取补码符号
    //         // lsr 生成修正量
    //         // add 修正计算结果
    //         // asr2 除法计算
    //
    //         if (divisor_const < 0) {
    //             auto middle_result = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
    //
    //             auto neg =
    //                 MIRInst::make<OpC>(OpC::InstNeg)->setOperand<0>(middle_result, ctx)->setOperand<1>(dividend, ctx);
    //
    //             minsts.insert(iter, neg);
    //         }
    //
    //         auto exp = ctz_wrapper(divisor_const);
    //
    //         auto mask = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
    //         auto middle_result_1 = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
    //         auto middle_result_2 = MIROperand::asVReg(ctx.nextId(), OpT::Int32);
    //
    //         auto const_31 = MIROperand::asImme(31, OpT::Int32);
    //         auto const_lsr_shift = MIROperand::asImme(32 - exp, OpT::Int32);
    //         auto const_asr_shift = MIROperand::asImme(exp, OpT::Int32);
    //
    //         auto asr1 = MIRInst::make(OpC::InstAShr)
    //                         ->setOperand<0>(mask, ctx)
    //                         ->setOperand<1>(dividend, ctx)
    //                         ->setOperand<2>(const_31, ctx);
    //
    //         auto lsr = MIRInst::make(OpC::InstLShr)
    //                        ->setOperand<0>(middle_result_1, ctx)
    //                        ->setOperand<1>(mask, ctx)
    //                        ->setOperand<2>(const_lsr_shift, ctx);
    //
    //         auto add = MIRInst::make(OpC::InstAdd)
    //                        ->setOperand<0>(middle_result_2, ctx)
    //                        ->setOperand<1>(dividend, ctx)
    //                        ->setOperand<2>(middle_result_1, ctx);
    //
    //         auto asr2 = MIRInst::make(OpC::InstAShr)
    //                         ->setOperand<0>(mdef, ctx)
    //                         ->setOperand<1>(middle_result_2, ctx)
    //                         ->setOperand<2>(const_asr_shift, ctx);
    //
    //         minsts.insert(iter, asr1);
    //         minsts.insert(iter, lsr);
    //         minsts.insert(iter, add);
    //
    //         (*iter)->putAllOp(ctx);
    //         *iter = asr2;
    //
    //     }
    //     // div -> smull
    //     else {
    //         ///@note 情况有些复杂, 因为没了smmla和smmul, 优化为乘法 + 位移会导致语句极大的膨胀
    //         ///@note 如果能预测被除数一定是正数, 那么这个地方可以考虑优化
    //
    //         return false;
    //     }
    //
    //     (*loadIter)->putAllOp(ctx);
    //     minsts.erase(loadIter);
    //
    //     return true;
    // }

    return false;
}

bool GenericPeepholeImpl::MA(MatchInfo &info) {
    // if (stage != Stage::AfterIsel || arch != Arch::ARMv8) {
    //     return false;
    // }
    //
    // auto &ctx = mfunc->Context();
    // auto &minst = info.minst;
    // auto &minsts = info.minsts;
    // auto &iter = info.iter;
    // ARMOpC newOpC;
    //
    // // LAMBDA BEGIN
    //
    // auto isAccumulator = [&minst, &newOpC]() -> bool {
    //     if (!minst->isGeneric()) {
    //         return false;
    //     }
    //
    //     ///@warning https://ilinuxkernel.com/?p=1546
    //     ///@warning fmadd and fmsub will lose accurency
    //     if (!inSet(minst->opcode<OpC>(), OpC::InstAdd, OpC::InstSub, OpC::InstVAdd,
    //                OpC::InstVSub /* OpC::InstFAdd, OpC::InstFSub */)) {
    //         return false;
    //     }
    //
    //     newOpC = inSetAndMap<OpC, ARMOpC>(minst->opcode<OpC>(), OpC::InstAdd, ARMOpC::MADD, OpC::InstSub, ARMOpC::MSUB,
    //                                       OpC::InstVAdd, ARMOpC::MLA_V, OpC::InstVSub, ARMOpC::MLS_V
    //                                       /* OpC::InstFAdd, ARMOpC::FMADD, OpC::InstFSub, ARMOpC::FMSUB */);
    //
    //     if (minst->getOp(2)->isImme()) {
    //         return false;
    //     }
    //
    //     return true;
    // };
    //
    // auto isMultipled = [&iter, &minst, &minsts](unsigned idx) -> MIRInst_p_l::iterator {
    //     auto &multiplication = minst->getOp(idx);
    //
    //     auto mul_iter = std::prev(iter);
    //
    //     while (mul_iter != minsts.end()) {
    //
    //         if ((*mul_iter)->getDef() == multiplication &&                                       // NOLINT
    //             (*mul_iter)->isGeneric() &&                                                      // NOLINT
    //             inSet((*mul_iter)->opcode<OpC>(), OpC::InstMul, OpC::InstFMul, OpC::InstVMul)) { // NOLINT
    //             break;
    //         }
    //
    //         --mul_iter;
    //     }
    //
    //     return mul_iter;
    // };
    //
    // // LAMBDA END
    //
    // if (!isAccumulator()) {
    //     return false;
    // }
    //
    // MIRInst_p_l::iterator mul_iter;
    // MIROperand_p reserved = nullptr;
    //
    // if (inSet(newOpC, ARMOpC::MADD, ARMOpC::MLA_V /*, ARMOpC::FMADD) */)) {
    //     mul_iter = isMultipled(1);
    //     reserved = minst->getOp(2);
    //
    //     if (mul_iter == minsts.end()) {
    //         mul_iter = isMultipled(2);
    //         reserved = minst->getOp(1);
    //     }
    //
    // } else {
    //     mul_iter = isMultipled(2); // subtracts the product from a third register value
    //     reserved = minst->getOp(1);
    // }
    //
    // if (mul_iter == minsts.end()) {
    //     return false;
    // }
    //
    // auto multiple_1 = (*mul_iter)->getOp(1);
    // auto multiple_2 = (*mul_iter)->getOp(2);
    // multiple_1->resetType((*mul_iter)->ensureDef()->type());
    // multiple_2->resetType((*mul_iter)->ensureDef()->type());
    //
    // auto def = minst->ensureDef();
    //
    // minst->resetOpcode(newOpC);
    //
    // // if (inSet(newOpC, ARMOpC::MADD, ARMOpC::MSUB)) {
    //
    // minst->setOperand<3>(reserved, ctx);
    // minst->setOperand<2>(multiple_2, ctx);
    // minst->setOperand<1>(multiple_1, ctx);
    // // }
    //
    // if (inSet(newOpC, ARMOpC::MLA_V, ARMOpC::MLS_V)) {
    //     // reserved def while in use
    //     minst->setOperand<0>(reserved, ctx);
    //     auto copy = MIRInst::make(OpC::InstVCopy)->setOperand<0>(def, ctx)->setOperand<1>(reserved, ctx);
    //     minsts.insert(std::next(iter), copy);
    // }

    return false;
}

bool GenericPeepholeImpl::Select(MatchInfo &info) {
    if (stage != Stage::AfterIsel || arch != Arch::ARMv8) {
        return false;
    }

    auto &ctx = mfunc->Context();
    auto &minst = info.minst;
    auto &minsts = info.minsts;
    auto &iter = info.iter;

    if (minst->isGeneric()) {
        return false;
    }

    if (minst->opcode<ARMOpC>() != ARMOpC::CSEL && minst->opcode<ARMOpC>() != ARMOpC::FCSEL &&
        minst->opcode<ARMOpC>() != ARMOpC::CSET_SELECT) {
        return false;
    }

    auto &cond = minst->getOp(3);

    auto cset_iter = std::prev(iter);
    while (cset_iter != minsts.end()) { // std::list only

        auto &cset = *cset_iter;

        if (cset->getDef() == cond) {
            break;
        }

        cset_iter = std::prev(cset_iter);
    }

    if (cset_iter != minsts.end()) {
        minst->setOperand<3>((*cset_iter)->getOp(1), ctx);

        // cset will be delete by refercnt
        return true;
    }

    return false;
}

bool GenericPeepholeImpl::FusedAdr(MatchInfo &info) {
    if (stage != Stage::AfterPostLegalize) {
        return false;
    }
    ///@todo
    return false;
}

bool GenericPeepholeImpl::RTZ(MatchInfo &info) {
    if (stage != Stage::AfterIsel || arch != Arch::ARMv8) {
        return false;
    }

    auto &[minst, minsts, iter] = info; // s2f
    auto &ctx = mfunc->Context();

    if (!minst->isGeneric() || !inSet(minst->opcode<OpC>(), OpC::InstS2F)) {
        return false;
    }

    auto diter = std::prev(iter);
    while (diter != minsts.end()) {

        auto &inst = *diter;

        if (inst->isGeneric() && inSet(inst->opcode<OpC>(), OpC::InstF2S)) {
            break;
        }

        ++diter;
    }

    if (diter == minsts.end()) {
        return false;
    }

    auto &f2s = *diter;

    auto ori = f2s->getOp(1);

    if (f2s->ensureDef() != minst->getOp(1)) {
        return false;
    }

    f2s->putAllOp(ctx);

    minst->resetOpcode(OpC::InstFRINTZ);
    minst->setOperand<1>(ori, ctx);

    return true;
}

bool GenericPeepholeImpl::ScratchRegSimp(MatchInfo &info) {
    if (stage != Stage::AfterPostLegalize) {
        return false;
    }

    auto &[_0, minsts, _1] = info;

    // LAMBDA BEGIN

    auto scratch_movz = [](const MIRInst_p &minst) -> std::optional<uint32_t> {
        if (minst->isGeneric()) {
            return std::nullopt;
        }

        if (minst->opcode<ARMOpC>() != ARMOpC::MOVZ) {
            return std::nullopt;
        }

        if (!minst->ensureDef()->isISA()) {
            return std::nullopt;
        }

        if (minst->ensureDef()->isa() != ARMReg::FP) {
            return std::nullopt;
        }

        return {minst->getOp(1)->imme()};
    };

    auto scratch_movk = [](const MIRInst_p &minst) -> std::optional<uint32_t> {
        if (minst->isGeneric()) {
            return std::nullopt;
        }

        if (minst->opcode<ARMOpC>() != ARMOpC::MOVK) {
            return std::nullopt;
        }

        if (!minst->ensureDef()->isISA()) {
            return std::nullopt;
        }

        if (minst->ensureDef()->isa() != ARMReg::FP) {
            return std::nullopt;
        }

        return {minst->getOp(1)->imme() << minst->getOp(2)->imme()};
    };

    // LAMBDA END

    std::optional<uint32_t> last_deviation = std::nullopt;
    bool isModified = false;

    for (auto iter = minsts.begin(); iter != minsts.end();) {
        uint32_t deviation = 0;
        auto recovery = iter;
        if (auto low16 = scratch_movk(*iter)) {
            deviation += *low16;
        } else {
            ++iter;
            continue;
        }

        while (auto high = scratch_movz(*(++iter))) {
            deviation += *high;
        }

        if (!last_deviation || *last_deviation != deviation) {
            last_deviation = {deviation};
        } else if (*last_deviation == deviation) {
            minsts.erase(recovery, iter);
        }
    }

    return isModified;
}

bool GenericPeepholeImpl::rmByRC(MatchInfo &info) {

    auto &[minst, minsts, iter] = info;
    auto &ctx = mfunc->Context();

    if (!ctx.isReferCntAvailable()) {
        return false;
    }

    auto def = minst->getDef();

    if (!def || !def->isVReg()) { // isa reg inst have sideEffect
        return false;
    }

    if (ctx.queryOp(def) == 1) {
        auto diter = iter;
        ++iter;

        (*diter)->putAllOp(ctx);
        minsts.erase(diter);
        return true;
    }

    return false;
}
