
synpwrap -prj "Ext10GenDvi_A_synplify.tcl" -log "Ext10GenDvi_A.srf"
 
*****************************************************************
 
Warning: You are running on an unsupported platform 
  'synplify_pro' only supports Red Hat Enterprise Linux 4.0 and above
 
  current platform: Ubuntu 11.04 
 \l 
 
*****************************************************************
 
Running in Lattice mode


Starting:    /usr/local/diamond/1.4/synpbase/linux/mbin/synbatch
Install:     /usr/local/diamond/1.4/synpbase
Date:        Tue Jul 31 09:06:48 2012
Version:     F-2011.09L

Arguments:   -product synplify_pro  -batch Ext10GenDvi_A_synplify.tcl
ProductType: synplify_pro






log file: "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srf"


Generating HDL info...

hdl_info_gen Completed
Return Code: 0

Run Time:00h:00m:00s

Job flow proj_1|A completed on proj_1|A


log file: "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srf"


Running proj_1|A

Running Compile on proj_1|A

Running Compile Process on proj_1|A

Running Compile Input on proj_1|A

compiler Completed
Return Code: 0

Run Time:00h:00m:04s

Copied /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_compiler.srs to /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srl

Copied /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_compiler.srs to /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srs

Job flow Compile Process completed on proj_1|A


Running Premap on proj_1|A

premap Completed with warnings
Return Code: 1

Run Time:00h:00m:01s

Job flow Compile completed on proj_1|A


Running Map on proj_1|A

Running Map & Optimize on proj_1|A

fpga_mapper Completed with warnings
Return Code: 1

Run Time:00h:00m:32s

Job flow Map completed on proj_1|A


Job flow Logic Synthesis completed on proj_1|A


Job flow proj_1|rev_1 completed on proj_1|rev_1


TCL script complete: "Ext10GenDvi_A_synplify.tcl"

exit status=0


Copyright (C) 1992-2011 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 1.4.87
Child process exit with 0.

==contents of Ext10GenDvi_A.srf
#Build: Synplify Pro F-2011.09L, Build 022R, Oct 19 2011
#install: /usr/local/diamond/1.4/synpbase
#OS: Linux 
#Hostname: nicolas-laptop

$ Start of Compile
#Tue Jul 31 09:06:49 2012

Synopsys VHDL Compiler, version comp560rcp1, Build 045R, built Oct 18 2011
@N|Running in 32-bit mode
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"/usr/local/diamond/1.4/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ns
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":13:7:13:18|Top entity is set to TestVideoTop.
@W: CD643 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":6:27:6:27|Ignoring use clause - pmi_components not found ...
@W: CD645 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":7:8:7:15|Ignoring undefined library pmi_work
VHDL syntax check successful!
File /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd changed - recompiling
File /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd changed - recompiling
File /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd changed - recompiling
File /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd changed - recompiling
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":13:7:13:18|Synthesizing work.testvideotop.rtl 
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port startupddr3 of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port startupddr2 of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port startupsdr of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port startuppcs of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port ce1us of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port ce1ms of entity work.seqblk is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":148:0:148:3|Port ce7 of entity work.seqblk is unconnected
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":69:10:69:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":226:0:226:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":226:0:226:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":226:0:226:9|Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":226:0:226:9|Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":69:10:69:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box 
Post processing for work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":6:7:6:12|Synthesizing work.dvi410.rtl 
@W: CD638 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":103:7:103:13|Signal sync_vp is undriven 
@W: CD638 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":103:16:103:22|Signal sync_hp is undriven 
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":1835:10:1835:15|Synthesizing work.oddrxc.syn_black_box 
Post processing for work.oddrxc.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dv i410Request.vhd":6:7:6:19|Synthesizing work.dvi410request.rtl 
Post processing for work.dvi410request.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd":6:7:6:18|Synthesizing work.dvi410timing.rtl 
Post processing for work.dvi410timing.rtl
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd":25:2:25:3|Pruning bits 15 to 6 of bound_sr(15 downto 0) -- not in use ... 
@N: CL177 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd":25:2:25:3|Sharing sequential element fifo_rd.
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd":6:7:6:16|Synthesizing work.dvi410sync.rtl 
Post processing for work.dvi410sync.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd":6:7:6:15|Synthesizing work.dvi410cnt.rtl 
Post processing for work.dvi410cnt.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":6:7:6:16|Synthesizing work.dvi410conf.rtl 
Post processing for work.dvi410conf.rtl
Post processing for work.dvi410.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":9:7:9:23|Synthesizing work.i2cmastercommands.rtl 
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":51:10:51:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":194:0:194:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected
@W: CD326 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":194:0:194:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":51:10:51:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box 
Post processing for work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd":6:7:6:21|Synthesizing work.i2cmasterdevice.rtl 
Post processing for work.i2cmasterdevice.rtl
Post processing for work.i2cmastercommands.rtl
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdR(0) is always 1, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdW(0) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(2) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(3) is always 0, optimizing ...
@W: CL279 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0)  
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdR(7 downto 0)  
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdW(7 downto 0)  
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":33:7:33:11|Synthesizing work.forth.rtl 
@W: CD280 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":85:10:85:19|Unbound component pmi_ram_dq mapped to black box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":85:10:85:19|Synthesizing work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box 
Post processing for work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd":6:7:6:10|Synthesizing work.uart.rtl 
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd":59:7:59:8|Synthesizing work.tx.behavioral 
Post processing for work.tx.behavioral
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd":64:7:64:8|Synthesizing work.rx.behavioral 
Post processing for work.rx.behavioral
Post processing for work.uart.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":29:7:29:10|Synthesizing work.ep32.behavioral 
Post processing for work.ep32.behavioral
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 31 to 30 of i(31 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of rp(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of rp1(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of sp(7 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pruning bits 7 to 5 of sp1(7 downto 0) -- not in use ... 
Post processing for work.forth.rtl
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":60:7:60:12|Synthesizing work.seqblk.behavioral 
Post processing for work.seqblk.behavioral
@N: CL177 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":236:2:236:3|Sharing sequential element StartupDDR3.
@N: CD630 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/IpxLpc/Pll125to100x50.vhd":14:7:14:20|Synthesizing work.pll125to100x50.structure 
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":765:10:765:15|Synthesizing work.eplld1.syn_black_box 
Post processing for work.eplld1.syn_black_box
@N: CD630 :"/usr/local/diamond/1.4/cae_library/synthesis/vhdl/xp2.vhd":1535:10:1535:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
Post processing for work.pll125to100x50.structure
Post processing for work.testvideotop.rtl
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Pruning bits 11 to 9 of FCnt(11 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Pruning bits 11 to 8 of HCnt(11 downto 0) -- not in use ... 
@W: CL271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Pruning bits 11 to 10 of VCnt(11 downto 0) -- not in use ... 
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(6) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(7) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(8) is always 0, optimizing ...
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(9) is always 0, optimizing ...
@W: CL279 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0)  
@N: CL134 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM s_stack, depth=32, width=33
@N: CL134 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM r_stack, depth=32, width=33
@W: CL246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd":13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused 
@W: CL159 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd":10:4:10:9|Input read_i is unused
@N: CL201 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd":47:0:47:1|Trying to extract state machine for register State
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0)  
@W: CL189 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Register bit CmdStateD(2) is always 0, optimizing ...
@W: CL260 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0)  
@N: CL201 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":152:0:152:1|Trying to extract state machine for register State
Extracted state machine for register State
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused 
@W: CL246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":11:1:11:3|Input port bits 15 to 12 of dat(15 downto 0) are unused 
@N: CL135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd":24:2:24:3|Found seqShift srst2, depth=3, width=1
@END
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Jul 31 09:06:53 2012

###########################################################]
Premap Report (contents appended below)
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/synlog/Ext10GenDvi_A_premap.srr"
Synopsys Lattice Technology Pre-mapping, Version maplat, Build 239R, Built Oct 19 2011 10:39:13
Copyright (C) 1994-2011, Synopsys Inc.  All Rights Reserved
Product Version F-2011.09L

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 51MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 51MB)

@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing sequential instance DeviceIdW[7:1],  because it is equivalent to instance DeviceIdR[7:1]
syn_allowed_resources : blockrams=15  set on top level netlist TestVideoTop

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Pre Mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 31 09:06:55 2012

###########################################################]
Map & Optimize Report (contents appended below)
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/synlog/Ext10GenDvi_A_fpga_mapper.srr"
Synopsys Lattice Technology Mapper, Version maplat, Build 239R, Built Oct 19 2011 10:39:13
Copyright (C) 1994-2011, Synopsys Inc.  All Rights Reserved
Product Version F-2011.09L

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 49MB)

@N: MF203 |Set autoconstraint_io 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

@W: MO171 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Sequential instance uForth.TrgIntReD reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.tload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spush_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spopp_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.rload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.reset_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.aload_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.addr_sel_1 mapped in logic.
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.tload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.tload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spush_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.spush_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.spopp_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.spopp_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.rload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.rload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.reset_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.reset_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.aload_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.aload_1', 29 words by 1 bits 
@N: FA239 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Rom decode\.addr_sel_1 mapped in logic.
@N: MO106 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM, 'decode\.addr_sel_1', 29 words by 1 bits 

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Found counter in view:work.TestVideoTop(rtl) inst Timer[31:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Found counter in view:work.TestVideoTop(rtl) inst VCnt[9:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Found counter in view:work.TestVideoTop(rtl) inst FCnt[8:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":257:2:257:3|Found counter in view:work.TestVideoTop(rtl) inst HCnt[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":167:0:167:1|Found counter in view:work.SeqBlk(behavioral) inst CntMs[9:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":133:2:133:3|Found counter in view:work.SeqBlk(behavioral) inst Cnt7[11:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":117:2:117:3|Found counter in view:work.SeqBlk(behavioral) inst Cnt16[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":97:2:97:3|Found counter in view:work.SeqBlk(behavioral) inst lCnt32[31:0]
@N: MF135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM 'r_stack[32:0]', 32 words by 33 bits 
@N: MF135 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found RAM 's_stack[32:0]', 32 words by 33 bits 
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) inst p[31:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) inst r[32:0]
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst rp_4[4:0] from un1_rp[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst rp1_4[4:0] from un1_rp1[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst sp_5[4:0] from un1_sp[4:0] 
@N: FX404 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Found addmux in view:work.ep32(behavioral) inst sp1_5[4:0] from un1_sp1[4:0] 
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd":88:2:88:3|Found counter in view:work.Rx(behavioral) inst Cnt[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd":76:2:76:3|Found counter in view:work.Tx(behavioral) inst Cnt[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd":24:2:24:3|Found counter in view:work.Dvi410Cnt(rtl) inst cntv[11:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd":24:2:24:3|Found counter in view:work.Dvi410Cnt(rtl) inst cnth[11:0]
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd":37:10:37:21|Found 12 bit by 12 bit '==' comparator, 'gen_cnt_vh\.un12_cnth'
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dv i410Request.vhd":40:7:40:19|Found 12 bit by 12 bit '==' comparator, 'gen_dvi_domain\.cnt_v'
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dv i410Request.vhd":55:7:55:18|Found 12 bit by 12 bit '==' comparator, 'gen_dvi_domain\.un2_cnt_v'
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dv i410Request.vhd":60:7:60:18|Found 12 bit by 12 bit '==' comparator, 'gen_dvi_domain\.un3_cnt_v'
Encoding state machine work.I2cMasterCommands(rtl)-State[0:9]
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":208:0:208:1|Found counter in view:work.I2cMasterCommands(rtl) inst NumXfr[7:0]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[6],  because it is equivalent to instance uMaster.DeviceIdR[5]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[5],  because it is equivalent to instance uMaster.DeviceIdR[4]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[7],  because it is equivalent to instance uMaster.DeviceIdR[3]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[3],  because it is equivalent to instance uMaster.DeviceIdR[2]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[2],  because it is equivalent to instance uMaster.DeviceIdR[1]
@N: MF179 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":183:58:183:72|Found 8 bit by 8 bit '==' comparator, 'pLowLevelFSM\.un73_state'
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing sequential instance DeviceIdR[1] of view:UNILIB.FDRE(PRIM) in hierarchy view:work.I2cMasterCommands(rtl) because there are no references to its outputs 
Encoding state machine work.I2cMasterDevice(rtl)-State[0:10]
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd":119:0:119:1|Found counter in view:work.I2cMasterDevice(rtl) inst CntDly[7:0]
@N:"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2CMasterDevice.vhd":135:0:135:1|Found counter in view:work.I2cMasterDevice(rtl) inst NumClk[3:0]
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":132:0:132:1|Removing sequential instance uMaster.Done of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":133:2:133:3|Removing sequential instance uSeq.Ce7 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":225:2:225:3|Removing sequential instance uSeq.StartupDDR2_1 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":214:2:214:3|Removing sequential instance uSeq.StartupSDR of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":167:0:167:1|Removing sequential instance uSeq.Ce1ms of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.Ce of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":198:2:198:3|Removing sequential instance uSeq.StartupPCS[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":198:2:198:3|Removing sequential instance uSeq.StartupPCS[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":149:0:149:1|Removing sequential instance uSeq.CntUs[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":133:2:133:3|Removing sequential instance uSeq.Cnt7[11:0] of view:PrimLib.counter(prim) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":167:0:167:1|Removing sequential instance uSeq.CntMs[9:0] of view:PrimLib.counter(prim) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:02s; Memory used current: 89MB peak: 92MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                                 DatR[2]:C              Not Done
                             Timer[31:0]:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:02s; Memory used current: 86MB peak: 92MB)



Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 92MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:03s; Memory used current: 85MB peak: 92MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:15s; Memory used current: 93MB peak: 94MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:15s; Memory used current: 92MB peak: 94MB)

@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec of view:UNILIB.FDRE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset of view:UNILIB.FDRE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 
@N: BN362 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten of view:UNILIB.FDRE(PRIM) in hierarchy view:work.TestVideoTop(rtl) because there are no references to its outputs 

Finished preparing to map (Time elapsed 0h:00m:16s; Memory used current: 93MB peak: 94MB)


Finished technology mapping (Time elapsed 0h:00m:19s; Memory used current: 109MB peak: 120MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		   -10.52ns		1989 /       917
   2		0h:00m:20s		    -9.94ns		1989 /       917
   3		0h:00m:20s		    -9.83ns		1990 /       917
   4		0h:00m:20s		    -9.83ns		1989 /       917
   5		0h:00m:20s		    -9.83ns		1989 /       917
------------------------------------------------------------

@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":187:2:187:3|Instance "uSeq.lSRst" with 418 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.slot[1]" with 15 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.slot[2]" with 17 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/SeqBlk1204.vhd":187:2:187:3|Instance "uSeq.lSRst" with 176 loads has been replicated 3 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":153:2:153:3|Instance "uDvi.U_conf.wed" with 76 loads has been replicated 3 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1159_i" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1256_i" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1093_i" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1208_i" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1077_i" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1029_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Instance "uDvi.U_conf.N_1045_i" with 2 loads has been replicated 1 time(s) to improve timing 
Timing driven replication report
Added 11 Registers via timing driven replication
Added 19 LUTs via timing driven replication


@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[4]" with 11 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[2]" with 11 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[1]" with 19 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[0]" with 18 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.sp[3]" with 16 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":201:4:201:5|Instance "uDvi.U_conf.gen_conf\.form_vln_15[10]" with 3 loads has been replicated 2 time(s) to improve timing 
Added 7 Registers via timing driven replication
Added 3 LUTs via timing driven replication


@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Instance "uForth.cpu1.slot[0]" with 31 loads has been replicated 2 time(s) to improve timing 
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		    -7.93ns		2112 /       937
   2		0h:00m:25s		    -7.93ns		2112 /       937

   3		0h:00m:25s		    -7.93ns		2112 /       937
   4		0h:00m:25s		    -7.81ns		2113 /       937
   5		0h:00m:25s		    -7.81ns		2113 /       937
   6		0h:00m:25s		    -7.81ns		2113 /       937
------------------------------------------------------------

@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":201:4:201:5|Instance "uDvi.U_conf.gen_conf\.form_vln_15[9]" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":201:4:201:5|Instance "uDvi.U_conf.gen_conf\.form_vln_15[8]" with 3 loads has been replicated 2 time(s) to improve timing 
Added 0 Registers via timing driven replication
Added 4 LUTs via timing driven replication


Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:25s		    -7.63ns		2129 /       937
   2		0h:00m:26s		    -7.59ns		2133 /       937
   3		0h:00m:26s		    -7.59ns		2134 /       937

   4		0h:00m:26s		    -7.59ns		2134 /       937
   5		0h:00m:26s		    -7.74ns		2137 /       937
   6		0h:00m:26s		    -7.47ns		2137 /       937
   7		0h:00m:26s		    -7.41ns		2138 /       937
   8		0h:00m:26s		    -7.41ns		2138 /       937
   9		0h:00m:27s		    -7.41ns		2138 /       937
------------------------------------------------------------

@N: FX103 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":190:2:190:4|Instance "uForth.cpu1.code_5[0]" with "121" loads has been replicated "1" time(s) due to a soft fanout limit of "100" 
Net buffering Report for view:work.TestVideoTop(rtl):
Added 0 Buffers
Added 0 Registers via replication
Added 1 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:27s; Memory used current: 95MB peak: 120MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: FO126 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.r_stack[32:0]
@N: FO126 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.s_stack[32:0]
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register RdLen_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_31_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_30_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_29_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_28_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_27_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_26_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_25_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_24_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_23_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_22_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_21_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_20_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_19_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_18_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_17_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_16_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_15_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_14_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_13_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_12_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_11_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_10_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_9_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_8_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg1_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_31_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_30_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_29_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_28_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_27_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_26_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_25_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_24_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_23_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_22_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_21_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_20_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_19_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_18_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_17_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_16_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_15_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_14_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_13_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_12_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_11_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_10_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_9_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_8_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":167:2:167:3|Boundary register MiscReg2_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_29_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_28_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_27_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_26_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_25_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_24_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_23_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_22_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_21_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_20_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_19_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_18_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_17_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_16_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_15_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_14_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_13_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_12_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_11_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_10_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_9_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_8_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_32_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_31_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_30_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_29_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_28_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_27_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_26_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_25_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_24_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_23_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_22_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_21_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_20_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_19_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_18_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_17_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_16_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_15_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_14_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_13_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_12_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_11_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_10_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_9_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_8_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Boundary register uForth.cpu1.t_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished restoring hierarchy (Time elapsed 0h:00m:28s; Memory used current: 96MB peak: 120MB)

Writing Analyst data base /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:28s; Memory used current: 96MB peak: 120MB)

Writing EDIF Netlist and constraint files
F-2011.09L

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:29s; Memory used current: 101MB peak: 120MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:29s; Memory used current: 97MB peak: 120MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 

Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:29s; Memory used current: 97MB peak: 120MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:29s; Memory used current: 97MB peak: 120MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:29s; Memory used current: 97MB peak: 120MB)

@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/TestVideoTop.vhd":226:0:226:9|Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/I2cMasterCommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":155:0:155:6|Blackbox ODDRXC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/IpxLpc/Pll125to100x50.vhd":87:4:87:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on object "n:uPll.CLKOK"

@W: MT420 |Found inferred clock Pll125to100x50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on object "n:uPll.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 31 09:07:27 2012
#


Top view:               TestVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: -8.621

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     73.4 MHz      5.000         13.621        -8.621     inferred     Inferred_clkgroup_1
Pll125to100x50|CLKOP_inferred_clock     200.0 MHz     147.2 MHz     5.000         6.793         -1.793     inferred     Inferred_clkgroup_0
System                                  200.0 MHz     331.0 MHz     5.000         3.021         1.979      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  5.000       1.979   |  No paths    -      |  No paths    -      |  No paths    -    
System                               Pll125to100x50|CLKOK_inferred_clock  |  5.000       -1.365  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  System                               |  5.000       0.973   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  5.000       -1.793  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  System                               |  5.000       -5.465  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  5.000       -8.621  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
PinClk125     System (rising)     NA             0.000       3.264             
PinPortRx     System (rising)     NA             0.000       3.153             
PinSda        System (rising)     NA             0.000       3.820             
===============================================================================


Output Ports: 

Port           Starting                                         User           Arrival     Required          
Name           Reference                                        Constraint     Time        Time         Slack
               Clock                                                                                         
-------------------------------------------------------------------------------------------------------------
PinClk         System (rising)                                  NA             3.021       5.000             
PinDat[0]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[1]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[2]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[3]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[4]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[5]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[6]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[7]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[8]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[9]      Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[10]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[11]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[12]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[13]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[14]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[15]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[16]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[17]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[18]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[19]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[20]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[21]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[22]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDat[23]     Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinDe          Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinHSync       Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
PinLedXv       Pll125to100x50|CLKOK_inferred_clock (rising)     NA             4.187       5.000             
PinPortTx      Pll125to100x50|CLKOK_inferred_clock (rising)     NA             4.027       5.000             
PinScl         Pll125to100x50|CLKOK_inferred_clock (rising)     NA             4.027       5.000             
PinSda         Pll125to100x50|CLKOK_inferred_clock (rising)     NA             4.779       5.000             
PinVSync       Pll125to100x50|CLKOP_inferred_clock (rising)     NA             4.027       5.000             
=============================================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfxp2_17e-5

Register bits: 940 of 16560 (6%)
PIC Latch:       0
I/O cells:       34


Details:
BB:             1
CCU2B:          326
DPR16X4B:       36
FD1P3AX:        343
FD1P3IX:        160
FD1P3JX:        5
FD1S3AX:        255
FD1S3AY:        1
FD1S3DX:        33
FD1S3IX:        111
FD1S3JX:        1
GSR:            1
IB:             2
IFS1P3DX:       2
INV:            10
L6MUX21:        4
OB:             31
OFS1P3DX:       27
OFS1P3JX:       2
ORCALUT4:       2246
PFUMX:          142
PUR:            1
VHI:            1
VLO:            1
false:          16
true:           16
Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:29s; Memory used current: 34MB peak: 120MB)

Process took 0h:00m:31s realtime, 0h:00m:29s cputime
# Tue Jul 31 09:07:27 2012

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeXP2" -d LFXP2-17E -path "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A" -path "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4"  "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/Ext10GenDvi_A.edi" "Ext10GenDvi_A.ngo"   
edif2ngd:  version Diamond_1.4_Production (87)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Ext10GenDvi_A.ngo...
Generating edif netlist for IP cell pmi_fifo8161602524nXL.edn
SCUBA, Version Diamond_1.4_Production (87)
Tue Jul 31 09:07:31 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.4/ispfpga/bin/lin/scuba -w -bus_exp 7 -bb -arch mg5a00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nXL -pmi 
    Circuit name     : pmi_fifo8161602524nXL
    Module type      : fifoblk
    Module Version   : 4.8
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nXL.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nXL.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nXL.ngo...
Generating edif netlist for IP cell pmi_ram_dq40961232ndssep32qhnE.edn
SCUBA, Version Diamond_1.4_Production (87)
Tue Jul 31 09:07:31 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.4/ispfpga/bin/lin/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 1000 -data_width 32 -num_rows 4096 -gsr DISABLED -write_mode_0 0 -sync_reset -memfile /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/ep32q.hex -memformat hex -cascade -1 -n pmi_ram_dq40961232ndssep32qhnE -pmi 
    Circuit name     : pmi_ram_dq40961232ndssep32qhnE
    Module type      : RAM_DQ
    Module Version   : 7.1
    Ports            : 
	Inputs       : Clock, ClockEn, Reset, WE, Address[11:0], Data[31:0]
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : /media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/ep32q.hex
    EDIF output      : pmi_ram_dq40961232ndssep32qhnE.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dq40961232ndssep32qhnE.srp
    Estimated Resource Usage:
            EBR : 8

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dq40961232ndssep32qhnE.ngo...
Generating edif netlist for IP cell pmi_fifo8161602524nXL_0.edn
SCUBA, Version Diamond_1.4_Production (87)
Tue Jul 31 09:07:31 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/1.4/ispfpga/bin/lin/scuba -w -bus_exp 7 -bb -arch mg5a00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nXL_0 -pmi 
    Circuit name     : pmi_fifo8161602524nXL_0
    Module type      : fifoblk
    Module Version   : 4.8
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nXL_0.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nXL_0.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nXL_0.ngo...

ngdbuild  -a "LatticeXP2" -d LFXP2-17E  -p "/usr/local/diamond/1.4/ispfpga/mg5a00/data"  -p "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A" -p "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4"  "Ext10GenDvi_A.ngo" "Ext10GenDvi_A.ngd"  	
ngdbuild:  version Diamond_1.4_Production (87)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Ext10GenDvi_A.ngo' ...
Loading NGL library '/usr/local/diamond/1.4/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library '/usr/local/diamond/1.4/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/1.4/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/1.4/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design '/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/pmi_fifo8161602524nXL.ngo'...
Loading NGO design '/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/pmi_ram_dq40961232ndssep32qhnE.ngo'...
Loading NGO design '/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/A/pmi_fifo8161602524nXL_0.ngo'...

Running DRC...
WARNING - ngdbuild: logical net 'uForth/uart1/uTx/Cnt_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'uForth/uart1/uTx/Cnt_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'uForth/uart1/uTx/Cnt_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uForth/uart1/uRx/Cnt_s_0_COUT_0_7' has no load
WARNING - ngdbuild: logical net 'uForth/uart1/uRx/Cnt_s_0_S1_0_7' has no load
WARNING - ngdbuild: logical net 'uForth/uart1/uRx/Cnt_cry_0_S0_0_0' has no load
WARNING - ngdbuild: logical net 'uMaster/uDevice/CntDly_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'uMaster/uDevice/CntDly_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'uMaster/uDevice/CntDly_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_21_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_21_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_v_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_21_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_21_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un2_cnt_v_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_21_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_21_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un3_cnt_v_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/cnt_h_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/un1_cnt_v_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd1_1_cry_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd1_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd1_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd2_1_cry_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd2_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd2_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd3_1_s_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd3_1_s_11_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd3_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_req/bnd3_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_v_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_tim/cnt_h_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_v_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_v_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/un1_cnt_h_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_sync/cnt_h_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_9_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_21_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_21_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un12_cnth_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un1_cnth_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_11_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_7_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/un16_cnth_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_h_1_s_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_h_1_s_11_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_h_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_h_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_v_1_s_11_0_COUT' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_v_1_s_11_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_v_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnt_v_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cntv_s_0_COUT_11' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cntv_s_0_S1_11' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cntv_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnth_s_0_COUT_11' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnth_s_0_S1_11' has no load
WARNING - ngdbuild: logical net 'uDvi/U_gen_cnt/cnth_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_16_DO1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_16_DO2' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_16_DO3' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_7_DO1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_7_DO2' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/s_stack_ram_7_DO3' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_16_DO1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_16_DO2' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_16_DO3' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_7_DO1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_7_DO2' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_stack_ram_7_DO3' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_7_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_5_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_5_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_3_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_3_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un75_z_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un1_t_2_cry_31_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un1_t_2_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un1_t_2_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un4_sum_cry_31_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un4_sum_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/un4_sum_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/p_s_0_COUT_31' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/p_s_0_S1_31' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/p_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_cry_0_COUT_31' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/r_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp_4_cry_3_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp_4_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp_4_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp1_4_cry_3_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp1_4_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/rp1_4_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp_5_cry_3_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp_5_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp_5_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp1_5_cry_3_0_COUT' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp1_5_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'uForth/cpu1/sp1_5_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_21_0_COUT' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_21_0_S0' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_9_0_S0' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_9_0_S1' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_1_0_S0' has no load
WARNING - ngdbuild: logical net 'uMaster/un73_state_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'uMaster/NumXfr_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'uMaster/NumXfr_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'uMaster/NumXfr_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uMaster/AlmostEmpty' has no load
WARNING - ngdbuild: logical net 'uMaster/AlmostFull' has no load
WARNING - ngdbuild: logical net 'uSeq/Cnt16_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'uSeq/Cnt16_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'uSeq/Cnt16_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uSeq/lCnt32_s_0_COUT_31' has no load
WARNING - ngdbuild: logical net 'uSeq/lCnt32_s_0_S1_31' has no load
WARNING - ngdbuild: logical net 'uSeq/lCnt32_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'uPll/CLKOS' has no load
WARNING - ngdbuild: logical net 'uPll/CLKINTFB' has no load
WARNING - ngdbuild: logical net 'AlmostEmpty_0' has no load
WARNING - ngdbuild: logical net 'AlmostFull_0' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_4_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_4_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_FCnt_2_0_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'HCnt_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'HCnt_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'HCnt_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'FCnt_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'FCnt_cry_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'VCnt_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'VCnt_s_0_S1_9' has no load
WARNING - ngdbuild: logical net 'VCnt_s_0_COUT_9' has no load
WARNING - ngdbuild: logical net 'Timer_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'Timer_s_0_S1_31' has no load
WARNING - ngdbuild: logical net 'Timer_s_0_COUT_31' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_4_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_4_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_4_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_4_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_4_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_4_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'un1_FCnt_2_0_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_FCnt_2_0_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_FCnt_2_0_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d0_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_DatB_1_d2_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'un1_datr_2_0_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'un1_datr_2_0_s_7_0_S1' has no load
WARNING - ngdbuild: logical net 'un1_datr_2_0_s_7_0_COUT' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/r_nw_inv' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/co2' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/co2_1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/co2_2' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/r_ctr_2/NC1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/bdcnt_bctr_2/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a3/C1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a3/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/bdcnt_bctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/bdcnt_bctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/e_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/e_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a0/C1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a0/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/g_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/g_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a1/C1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a1/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/w_ctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/w_ctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/w_ctr_2/NC1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/r_ctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/r_ctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/ae_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/ae_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a2/C1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/a2/S1' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/af_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uMaster/uFifoRxRaw/af_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_7_0/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_0_7/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_1_6/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_2_5/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_3_4/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_4_3/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_5_2/DOB17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOA17' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB0' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB1' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB2' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB3' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB4' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB5' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB6' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB7' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB8' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB9' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB10' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB11' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB12' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB13' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB14' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB15' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB16' has no load
WARNING - ngdbuild: logical net 'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnE_0_6_1/DOB17' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/r_nw_inv' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/co2' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/co2_1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/co2_2' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/r_ctr_2/NC1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/bdcnt_bctr_2/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a3/C1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a3/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/bdcnt_bctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/bdcnt_bctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/e_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/e_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a0/C1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a0/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/g_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/g_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a1/C1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a1/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/w_ctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/w_ctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/w_ctr_2/NC1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/r_ctr_cia/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/r_ctr_cia/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/ae_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/ae_cmp_ci_a/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a2/C1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/a2/S1' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/af_cmp_ci_a/S0' has no load
WARNING - ngdbuild: logical net 'uFifoRxRaw/af_cmp_ci_a/S1' has no load
WARNING - ngdbuild: DRC complete with 619 warnings

Design Results:
   3916 blocks expanded
complete the first expansion
Writing 'Ext10GenDvi_A.ngd' ...

map -a "LatticeXP2" -p LFXP2-17E -t PQFP208 -s 5 -oc Commercial  "Ext10GenDvi_A.ngd" -o "Ext10GenDvi_A_map.ncd" -pr "Ext10GenDvi_A.prf" -mp "Ext10GenDvi_A.mrp" "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/Ext10GenDvi.lpf"             
map:  version Diamond_1.4_Production (87)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Ext10GenDvi_A.ngd
   Picdevice="LFXP2-17E"
   Pictype="PQFP208"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFXP2-17EPQFP208, Performance used: 5.
Loading device for application map from file 'mg5a50x47.nph' in environment: /usr/local/diamond/1.4/ispfpga.
Package Status:                     Final          Version 1.63

Running general design DRC...
Removing unused logic...
Optimizing...
1072 CCU2 constant inputs absorbed.
WARNING - map: Using local reset signal 'SRst' to infer global GSR net.



Design Summary:
   Number of registers:    986
      PFU registers:    955
      PIO registers:    31
   Number of SLICEs:          1885 out of  8280 (23%)
      SLICEs(logic/ROM):      1765 out of  6795 (26%)
      SLICEs(logic/ROM/RAM):   120 out of  1485 (8%)
          As RAM:          120 out of  1485 (8%)
          As Logic/ROM:      0 out of  1485 (0%)
   Number of logic LUT4s:     2264
   Number of distributed RAM: 120 (240 LUT4s)
   Number of ripple logic:    366 (732 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     3236
   Number of PIO sites used: 34 out of 146 (23%)
   Number of IDDR/ODDR/TDDR cells used: 1
      Number of IDDR cells:   0
      Number of ODDR cells:   1
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 1 (0 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        1 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of block RAMs:  8 out of 15 (53%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 40 (0 %)
   Number of clocks:  2
     Net Clk100_c: 147 loads, 147 rising, 0 falling (Driver: uPll/PLLInst_0 )
     Net Clk50_c: 487 loads, 479 rising, 8 falling (Driver: uPll/PLLInst_0 )
   Number of Clock Enables:  51
     Net pSetReg_un23_ppwe: 4 loads, 4 LSLICEs
     Net N_23_i: 18 loads, 18 LSLICEs
     Net FCnte_0_i: 5 loads, 5 LSLICEs
     Net uMaster/uDevice/N_230_0_i: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/un1_state_12_i_s: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/Dly: 3 loads, 3 LSLICEs
     Net uMaster/uDevice/NumClke_0_i: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/un17_stated_0_i: 4 loads, 4 LSLICEs
     Net uMaster_uDevice_N_224_0: 5 loads, 4 LSLICEs
     Net uMaster/uDevice/un178_state: 4 loads, 4 LSLICEs
     Net uMaster/uDevice/CntDlye_0_i: 4 loads, 4 LSLICEs
     Net uMaster_uDevice_pGenScl_un1_state_2_0_i: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net uMaster/lTrg: 5 loads, 5 LSLICEs
     Net uMaster/N_198_i: 1 loads, 1 LSLICEs
     Net uMaster/un2_stated_2_i_s: 5 loads, 5 LSLICEs
     Net uMaster/NumXfre_0_i: 5 loads, 5 LSLICEs
     Net NewDviFrame: 6 loads, 6 LSLICEs
     Net uDvi/U_gen_cnt/cntve_0_i: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_31_0: 7 loads, 7 LSLICEs
     Net uDvi/U_conf/un1_wed_28_0: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_34_0: 7 loads, 7 LSLICEs
     Net uDvi/U_conf/un1_wed_33_0: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_32: 7 loads, 7 LSLICEs
     Net uDvi/U_conf/un184_wed_i: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_27_0: 1 loads, 1 LSLICEs
     Net uDvi/U_conf/un1_wed_30_0: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_29_0: 6 loads, 6 LSLICEs
     Net uForth/uart1/TrgTx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uTx/Cnt_RNI5D544_3: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/Rx1_RNI7OA51: 5 loads, 5 LSLICEs
     Net uForth/uart1/uRx/XDat_RNO_7: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un1_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgRx: 5 loads, 5 LSLICEs
     Net uForth/uart1/uRx/RcvState_en_i: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un58_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/TxEn: 4 loads, 4 LSLICEs
     Net uForth/uart1/N_8: 1 loads, 1 LSLICEs
     Net uForth/cpu1/tload_1: 31 loads, 31 LSLICEs
     Net uForth/cpu1/re_0_i: 17 loads, 17 LSLICEs
     Net uForth/cpu1/pe_0_i: 16 loads, 16 LSLICEs
     Net uForth/cpu1/iload_1: 15 loads, 15 LSLICEs
     Net uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net VCnte_0_i: 6 loads, 6 LSLICEs
     Net Timere_0_i: 16 loads, 16 LSLICEs
     Net pSetReg_un9_ppwe: 16 loads, 16 LSLICEs
     Net HCnte_0_i: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net SRst merged into GSR:  46
   Number of LSRs:  17
     Net uSeq_lSRst_iso: 153 loads, 152 LSLICEs
     Net N_11: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/lTrg_0_a3_RNI4IUV2: 4 loads, 4 LSLICEs
     Net uMaster/N_18: 1 loads, 1 LSLICEs
     Net uDvi/U_gen_req/vs0: 1 loads, 1 LSLICEs
     Net uDvi/U_gen_req/hs0: 1 loads, 1 LSLICEs
     Net uForth/uart1/TrgTx: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/Trgc_i: 1 loads, 1 LSLICEs
     Net uForth/cpu1/r_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_2: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/r_stack_and_2: 9 loads, 9 LSLICEs
     Net uPll/PllLock: 18 loads, 18 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net VCnt_8: 5 loads, 5 LSLICEs
     Net N_117_i: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 452 loads
     Net uSeq_lSRst_iso: 153 loads
     Net uForth/cpu1/rp_0: 86 loads
     Net uForth/cpu1/rp_1: 85 loads
     Net SRst: 82 loads
     Net uForth/cpu1/sp_0: 79 loads
     Net uForth/cpu1/sp_1: 79 loads
     Net uForth/cpu1/sp_3: 77 loads
     Net uDvi/U_conf/un170_wed: 76 loads
     Net uForth/cpu1/rp_2: 76 loads
 
   Number of warnings:  1
   Number of errors:    0



INFO: Design contains pre-loadable EBR during configuration that has a requirement:
Since the GSR is disabled for the EBR, make sure write enable and chip
enable are inactive during wake-up, so that the pre-loaded initialization
values will not be corrupted during wake-up state.

Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 97 MB

Dumping design to file Ext10GenDvi_A_map.ncd.

mpartrce -p "Ext10GenDvi_A.p2t" -f "Ext10GenDvi_A.p3t" -tf "Ext10GenDvi_A.pt" "Ext10GenDvi_A_map.ncd" "Ext10GenDvi_A.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Ext10GenDvi_A_map.ncd"
Tue Jul 31 09:07:36 2012

PAR: Place And Route Diamond_1.4_Production (87).
Command Line: /usr/local/diamond/1.4/ispfpga/bin/lin/par -f Ext10GenDvi_A.p2t
Ext10GenDvi_A_map.ncd Ext10GenDvi_A.dir Ext10GenDvi_A.prf
Preference file: Ext10GenDvi_A.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Ext10GenDvi_A_map.ncd.
Design name: TestVideoTop
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-17E
Package:     PQFP208
Performance: 5
Loading device for application par from file 'mg5a50x47.nph' in environment: /usr/local/diamond/1.4/ispfpga.
Package Status:                     Final          Version 1.63
Performance Hardware Data Status:   Final          Version 10.6
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   IOLOGIC           32/364           8% used
   PIO (prelim)      34/358           9% used
                     34/146          23% bonded
   EBR                8/15           53% used
   SLICE           1885/8280         22% used



Number of Signals: 4439
Number of Connections: 13731

Pin Constraint Summary:
   34 out of 34 pins locked (100% locked).

WARNING - par: The input signal "PinClk125_c" of PLL instance "uPll/PLLInst_0" may not be able to use the dedicated CLKI input pin, therefore general routing may have to be used for this signal.
The following 2 signals are selected to use the primary clock routing resources:
    Clk100_c (driver: uPll/PLLInst_0, clk load #: 147)
    Clk50_c (driver: uPll/PLLInst_0, clk load #: 495)

No signal is selected as DCS clock.

The following 2 signals are selected to use the secondary clock routing resources:
    uSeq_lSRst_iso (driver: uSeq/SLICE_918, clk load #: 0, sr load #: 153, ce load #: 0)
    uForth/cpu1/tload_1 (driver: uForth/cpu1/SLICE_1074, clk load #: 0, sr load #: 0, ce load #: 31)

Signal SRst is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 14 secs 

Starting Placer Phase 1.
........................
Placer score = 989239.
Finished Placer Phase 1.  REAL time: 41 secs 

Starting Placer Phase 2.
.
Placer score =  966988
Finished Placer Phase 2.  REAL time: 46 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "Clk100_c" from CLKOP on comp "uPll/PLLInst_0" on PLL site "LRPLL", clk load = 147
  PRIMARY "Clk50_c" from CLKOK on comp "uPll/PLLInst_0" on PLL site "LRPLL", clk load = 495
  SECONDARY "uSeq_lSRst_iso" from Q0 on comp "uSeq/SLICE_918" on site "R49C30B", clk load = 0, ce load = 0, sr load = 153
  SECONDARY "uForth/cpu1/tload_1" from F1 on comp "uForth/cpu1/SLICE_1074" on site "R2C27B", clk load = 0, ce load = 31, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 2 out of 4 (50%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   34 out of 358 (9.5%) PIO sites used.
   34 out of 146 (23.3%) bonded PIO sites used.
   Number of PIO comps: 34; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 16 / 20 ( 80%) | 3.3V       | -          | -          |
| 1        | 14 / 18 ( 77%) | 3.3V       | -          | -          |
| 2        | 0 / 18 (  0%)  | -          | -          | -          |
| 3        | 2 / 16 ( 12%)  | 3.3V       | -          | -          |
| 4        | 1 / 18 (  5%)  | 3.3V       | -          | -          |
| 5        | 1 / 20 (  5%)  | -          | -          | -          |
| 6        | 0 / 18 (  0%)  | -          | -          | -          |
| 7        | 0 / 18 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3 4 5
# of MULT36X36B                    
# of MULT18X18B                    
# of MULT18X18MACB                 
# of MULT18X18ADDSUBB              
# of MULT18X18ADDSUBSUMB           
# of MULT9X9B                      
# of MULT9X9ADDSUBB                
# of MULT9X9ADDSUBSUMB             

Total placer CPU time: 45 secs 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.

0 connections routed; 13731 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 51 secs 

Congestion Driven Router (CDR) is turned on.
CDR effort level is set at 2.
To turn CDR off, please set "-exp parCDR=0" on command line.

Starting iterative routing.

For each routing iteration the number inside the parenthesis is the
total time (in picoseconds) the design is failing the timing constraints.
For each routing iteration the router will attempt to reduce this number
until the number of routing iterations is completed or the value is 0
meaning the design setup analysis has met timing constraints.

End of iteration 1
13731 successful; 0 unrouted; (42574) real time: 1 mins 26 secs 
Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.
End of iteration 2
13731 successful; 0 unrouted; (42502) real time: 1 mins 33 secs 
Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.
End of iteration 3
13731 successful; 0 unrouted; (12394) real time: 1 mins 39 secs 
Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.
End of iteration 4
13731 successful; 0 unrouted; (12394) real time: 1 mins 43 secs 
End of iteration 5
13731 successful; 0 unrouted; (12376) real time: 1 mins 48 secs 
Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.
End of iteration 6
13731 successful; 0 unrouted; (11772) real time: 1 mins 59 secs 
Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.
Total CPU time 1 mins 57 secs 
Total REAL time: 2 mins 
Completely routed.
End of route.  13731 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 11772 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Ext10GenDvi_A.t2b" -w "Ext10GenDvi_A.ncd" -jedec -e -s "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/Ext10GenDvi.sec" -k "/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext09_Ext10/FW/Ext10/GenVideo/Diamond1.4/Ext10GenDvi.bek" "Ext10GenDvi_A.prf"


BITGEN: Bitstream Generator Diamond_1.4_Production (87)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.2
Vendor:      LATTICE
Device:      LFXP2-17E
Package:     PQFP208
Performance: 5
Loading device for application Bitgen from file 'mg5a50x47.nph' in environment: /usr/local/diamond/1.4/ispfpga.
Package Status:                     Final          Version 1.63
Performance Hardware Data Status:   Final          Version 10.6

Running DRC.
chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Ext10GenDvi_A.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Ext10GenDvi_A.jed".
