# virtual-header
#	/NOBACKUP/atcsqa02/greentime/bs3-dev/build-system-3/source-packages/vep2conf/src/vep2conf version 20150226
#	vepfile=nds32le-elf-newlib-v3.vep
#	target=sid
#	database /NOBACKUP/atcsqa02/greentime/bs3-dev/build-system-3/source-packages/vep2conf/src/vep2conf/vep2conf.db
#	mode=alone
#	syscall=elf
#	endian=little
#	run=hello.adx
#	debug_mode=run
#	engine-type=scache
#	format=1

# virtual-load
load libcgencpu.la cgen_component_library
load libconsoles.la console_component_library
load libgloss.la gloss_component_library
load libglue.la glue_component_library
load libinterrupt.la interrupt_component_library
load libloader.la loader_component_library
load libmapper.la mapper_component_library
load libmemory.la mem_component_library
load libsched.la sched_component_library
load libtimers.la timer_component_library
load libuart.la uart_component_library

# virtual-new
new hw-ahbc-atc020 AHB
new hw-cpu-riscvhf cpu
new hw-glue-sequence net-init
new hw-glue-sequence net-fini
new hw-glue-sequence net-reset
new hw-glue-sequence net-yield
new hw-glue-sequence net-flush
#new hw-interrupt-nds INTC
#new hw-interrupt-nds-plic PLIC
new hw-memory-ram/rom-basic Memory
new hw-timer-atc010 Timer
new hw-uart-atc010 Uart
new sid-io-stdio stdio
new sid-sched-host-accurate host-sched
new sid-sched-sim target-sched
#new sw-gloss-nds32/libgloss gloss
#new sw-gloss-generic/libgloss gloss
new sw-gloss-riscv/libgloss gloss
#new sw-load-elf-nds32 cpu-loader
new sw-load-elf-riscv cpu-loader

# net-reset
set net-reset version-check "1.0.0.0"
set net-reset num-outputs "5"

connect-pin net-reset output-0 -> Timer PRESETn
connect-pin net-reset output-1 -> Uart Reset
connect-pin net-reset output-2 -> cpu reset!
connect-pin net-reset output-3 -> cpu-loader load!
connect-pin net-reset output-4 -> AHB reset

# net-init
set net-init version-check "1.0.0.0"
set net-init num-outputs "2"
connect-pin main starting -> net-init input

connect-pin net-init output-0 -> net-reset input
connect-pin net-init output-1 -> gloss reset

# net-fini
set net-fini version-check "1.0.0.0"
set net-fini num-outputs "0"
connect-pin main stopping -> net-fini input


# net-yield
set net-yield version-check "1.0.0.0"
set net-yield num-outputs "2"

connect-pin net-yield output-0 -> cpu yield
connect-pin net-yield output-1 -> host-sched yield

# net-flush
set net-flush version-check "1.0.0.0"
set net-flush num-outputs "1"

connect-pin net-flush output-0 -> cpu flush-icache

# target-sched
set target-sched version-check "1.0.0.0"
set target-sched num-clients "4"
connect-pin main perform-activity -> target-sched advance

set target-sched 0-scale 2
connect-pin target-sched 0-event   -> Timer PCLK-clock-event
connect-pin target-sched 0-control <- Timer PCLK-clock-control

set target-sched 1-scale 2
connect-pin target-sched 1-event   -> Uart rx-timeout-event
connect-pin target-sched 1-control <- Uart rx-timeout-control

set target-sched 2-scale 2
connect-pin target-sched 2-event   -> Uart tx-timeout-event
connect-pin target-sched 2-control <- Uart tx-timeout-control

set target-sched 3-scale 1
connect-pin target-sched 3-event   -> cpu step!
connect-pin target-sched 3-control <- cpu step-cycles

# host-sched
set host-sched version-check "1.0.0.0"
set host-sched num-clients "1"
connect-pin main perform-activity -> host-sched advance

set host-sched 0-scale 500
set host-sched 0-regular? 1
set host-sched 0-time 1
connect-pin host-sched 0-event   -> stdio poll

# main
set main persistent? "0"

# gloss
set gloss version-check "1.0.0.0"
set gloss verbose? "0"

#set gloss command-line "executable arg1 arg2 ..."
relate gloss cpu cpu
connect-pin gloss trap <-> cpu trap
connect-pin gloss trap-code <- cpu trap-code
connect-pin gloss process-signal -> main stop!
connect-pin gloss process-signal -> net-yield input

connect-pin gloss debug-tx -> stdio stdout
connect-pin gloss debug-rx <- stdio stdin

connect-bus gloss target-memory AHB access-port

# stdio
set stdio version-check "1.0.0.0"

connect-pin Uart Sout -> stdio stdout
connect-pin Uart Sin <- stdio stdin

# cpu-loader
set cpu-loader version-check "1.0.0.0"

set cpu-loader file "test-strlen"
set cpu-loader elf-core-checking 0
relate cpu-loader cpu cpu
relate cpu-loader gloss gloss
connect-bus cpu-loader load-accessor-data AHB access-port
connect-bus cpu-loader load-accessor-insn AHB access-port
connect-pin cpu-loader start-pc-set -> cpu start-pc-set!
connect-pin cpu-loader endian-set -> cpu endian-set!
connect-pin cpu-loader error -> main stop!

# AHB
connect-bus AHB region=0[0x00000000-0x0fffffff] Memory read-write-port

# APB
connect-bus AHB region=1[0x98300000-0x983fffff] Uart Bus
#connect-bus AHB region=2[0x98800000-0x988fffff] INTC registers
#connect-bus AHB region=2[0x98800000-0x988fffff] PLIC registers
connect-bus AHB region=3[0x98400000-0x984fffff] Timer registers

# cpu
set cpu version-check "1.0.0.1"
set cpu step-insn-count "10000"
set cpu engine-type "scache"
#set cpu trace-semantics? 1
set cpu cpu-option "--conf-cpu-model n25"
set cpu cpu-option "--conf-pipeline off"
#set cpu cpu-option "--debug on --debug-basic on --debug-pipeline off"
#set cpu cpu-option "--debug-mode pc --debug-start 0x0001384a --debug-end 0x00013976"

#set cpu cpu-option "--dump-ipc on"
#set cpu cpu-option "--dump-adx-in main.adx"
#set cpu cpu-option "--dump-pipe on"
#set cpu cpu-option "--dump-sample-duration-cycle 1000"
#set cpu cpu-option "--dump-sample-duration-inst 1000"
#set cpu cpu-option "--dump-pipeline-file pipe_sid.db"
#set cpu cpu-option "--dump-trigger-inst-id on"
#set cpu cpu-option "--dump-trigger-inst-id-value 3000"
#set cpu cpu-option "--dump-trigger-inst-pc on"
#set cpu cpu-option "--dump-trigger-inst-pc-value 0x10948"
#set cpu cpu-option "--dump-trigger-inst-pc-value 0x10a24"   #TH
#set cpu cpu-option "--dump-trigger-inst-pc-value 0x10944"   #Our algo. (without stride seg.)



#set cpu cpu-option "--dump-trigger-inst-pc-num-of-match 1"
#set cpu cpu-option "--dump-stop-offset-cycle 500"
#set cpu cpu-option "--dump-stop-cond inst"
#set cpu cpu-option "--dump-stop-offset-inst 10000"

set cpu cpu-option "--conf-isa-32 off"
set cpu cpu-option "--conf-isa-a on --conf-isa-c on --conf-isa-f on --conf-isa-d on --conf-isa-v5m on --conf-isa-codense on"
set cpu cpu-option "--conf-isa-v on"
set cpu cpu-option "--conf-isa-zfh on --conf-isa-vdot on"
set cpu cpu-option "--conf-veccfg on"

#VLEN=128
#set cpu cpu-option "--conf-VLEN 128 --conf-ELEN 32 --conf-SLEN 128 --conf-simd 128"
#VLEN=256
#set cpu cpu-option "--conf-VLEN 256 --conf-ELEN 64 --conf-SLEN 256 --conf-simd 256"
#VLEN=512
set cpu cpu-option "--conf-VLEN 512 --conf-ELEN 64 --conf-SLEN 512 --conf-simd 512"

set cpu cpu-option "--conf-outstanding-load 0"
set cpu cpu-option "--conf-bus-width 512"

#set cpu cpu-option "--conf-vec-ls-limitation off"

# enable ILM/DLM
#set cpu cpu-option "--conf-ilm on --conf-ilm-size 512KB --init-ilm-base 0x00000000 --conf-dlm on --conf-dlm-size 512KB --init-dlm-base 0x00200000"

set cpu endian "little"
#relate cpu cfgroot main
#connect-pin INTC irq-valid! -> cpu hwireqval
#connect-pin INTC irq-number! -> cpu hwireqnum
#connect-pin INTC fast-interrupt -> cpu hw0
#connect-pin PLIC interrupt-target-0 -> cpu msip
connect-pin cpu time-query -> target-sched time-query
connect-pin cpu time-high  <- target-sched time-high
connect-pin cpu time-low   <- target-sched time-low
connect-bus cpu data-memory AHB access-port
connect-bus cpu insn-memory AHB access-port

# INTC
#set PLIC version-check "1.0.0.0"
#set PLIC reversion "0x00010000"
#connect-pin cpu evic_mode -> INTC evic-mode!
#connect-pin Timer tm1_intr -> PLIC interrupt-source-19
#connect-pin Timer tm2_intr -> PLIC interrupt-source-14
#connect-pin Timer tm3_intr -> PLIC interrupt-source-15
#connect-pin Uart INTR -> INTC interrupt-source-10
#connect-pin cpu ireqack -> INTC evic-ack!

# Memory
set Memory version-check "1.0.0.0"
set Memory size "0x10000000"

# Timer
set Timer version-check "1.0.0.0"
set Timer ext2clk-div "1"
set Timer level-trigger? "0"

# Uart
set Uart version-check "1.0.0.0"

set cpu cpu-option "--conf-pfm on"

set cpu cpu-option "--conf-btb on"
#set cpu cpu-option "--conf-btb-way 2 --conf-btb-set 64"


#set cpu cpu-option "--ideal-zero-memory-latency on"

#number of read/write ports
set cpu cpu-option "--conf-vrf-wport 4 --conf-vrf-rport 4"
#set cpu cpu-option "--debug on --debug-basic on --debug-pipeline on"

#cache (FPGA configuration)
set cpu cpu-option "--conf-icache on --conf-icache-line-size 64B --conf-icache-set 128 --conf-icache-way 4 --init-icache-en on"
set cpu cpu-option "--conf-dcache on --conf-dcache-line-size 64B --conf-dcache-set 2048 --conf-dcache-way 4 --init-dcache-en on"
set cpu cpu-option "--conf-memory-delay 29"

#enable load 2 use on "instrunction" instead of "micro-op"
set cpu cpu-option "--conf-vpu-load2used instruction-free"
