$date
	Sat Mar 16 12:44:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module proTestBench $end
$scope module dut $end
$var wire 1 ! busIdle $end
$var wire 8 " ciN [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ direction $end
$var wire 1 % enable_0 $end
$var wire 1 & enable_1 $end
$var wire 1 ' enable_2 $end
$var wire 1 ( enable_3 $end
$var wire 1 ) reset $end
$var wire 1 * reset_0 $end
$var wire 1 + reset_1 $end
$var wire 1 , reset_2 $end
$var wire 1 - reset_3 $end
$var wire 1 . stall $end
$var wire 1 / start $end
$var wire 32 0 valueA [31:0] $end
$var wire 32 1 valueB [31:0] $end
$var wire 32 2 result [31:0] $end
$var wire 1 3 done $end
$var wire 32 4 counterValue_3 [31:0] $end
$var wire 32 5 counterValue_2 [31:0] $end
$var wire 32 6 counterValue_1 [31:0] $end
$var wire 32 7 counterValue_0 [31:0] $end
$var reg 1 8 pot_0 $end
$var reg 1 9 pot_1 $end
$var reg 1 : pot_2 $end
$var reg 1 ; pot_3 $end
$var reg 1 < started $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<
x;
x:
x9
x8
bx 7
bx 6
bx 5
bx 4
03
b0 2
b0 1
b0 0
0/
0.
0-
0,
0+
0*
0)
x(
0'
0&
x%
1$
0#
b10 "
0!
$end
#5
1*
1+
1,
1-
b0 7
b0 6
b0 5
b0 4
0(
0;
0:
09
0%
08
0<
1)
1#
#10
0#
#15
0*
0+
0,
0-
1#
0)
#20
0#
#25
b1 7
b1 4
1(
1;
1:
19
1%
18
1<
1#
b1111 1
1/
#30
0#
#35
b10 4
b10 7
1#
0/
#40
0#
#45
b11 7
b11 4
1#
#50
0#
#55
b100 4
b100 7
1#
#60
0#
#65
b101 7
b1 6
b1 5
b101 4
1'
1&
1#
1!
1.
b0 1
#70
0#
#75
b110 4
b10 5
b10 6
b110 7
1#
#80
0#
#85
b111 7
b11 6
b11 5
b111 4
1#
#90
0#
#95
b1000 4
b100 5
b100 6
b1000 7
1#
#100
0#
#105
b1001 7
b101 6
b101 5
b1001 4
1#
b1 0
#110
0#
#115
b1010 4
b110 5
b110 6
b1010 7
1#
b10 0
#120
0#
#125
b1011 7
b111 6
b111 5
b1011 4
1#
b11 0
#130
0#
#135
b1100 4
b1000 5
b1000 6
b1100 7
1#
b0 0
#140
0#
#145
b1101 2
13
b1101 7
b1001 6
b1001 5
b1101 4
1#
b0 "
#150
0#
#155
b0 2
03
b1110 4
b1010 5
b1010 6
b1110 7
1#
b1 "
