[submodule "verific_rs"]
	path = verific_rs
	url = git@github.com:RapidSilicon/verific_rs.git
[submodule "OpenFPGA_RS"]
	path = OpenFPGA_RS
	url = git@github.com:RapidSilicon/OpenFPGA_RS.git
[submodule "tcl"]
	path = tcl
	url = git@github.com:RapidSilicon/tcl.git
[submodule "yosys_verific_rs"]
	path = yosys_verific_rs
	url = git@github.com:RapidSilicon/yosys_verific_rs.git

[submodule "FOEDAG_rs"]
	path = FOEDAG_rs
	url = git@github.com:RapidSilicon/FOEDAG_rs.git

