
---------- Begin Simulation Statistics ----------
final_tick                               5421823404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55866                       # Simulator instruction rate (inst/s)
host_mem_usage                                4544104                       # Number of bytes of host memory used
host_op_rate                                   100256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36695.01                       # Real time elapsed on the host
host_tick_rate                              105535964                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3678885978                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.872643                       # Number of seconds simulated
sim_ticks                                3872643025250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61514296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     123009200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           57                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     84155450                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1042670197                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    280292334                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    569562992                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    289270658                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1123864930                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      47488557                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     39382658                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2114602431                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1359193129                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     84155455                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668229                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79139775                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3622606024                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224788                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   7152642348                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.244556                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.091481                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   6620367647     92.56%     92.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    191088775      2.67%     95.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52794817      0.74%     95.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    112095788      1.57%     97.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32335742      0.45%     97.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     39278862      0.55%     98.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21383057      0.30%     98.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4157885      0.06%     98.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79139775      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   7152642348                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517458                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711717                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401100                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172259      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730794     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401100     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867755      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224788                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268855                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.745286                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.745286                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   6394904777                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6514990696                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      369439656                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       710315066                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     84480607                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    186145943                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         788170233                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92169551                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         162008276                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1307023                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1123864930                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       475697815                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          7129977874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     14060531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4551547760                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          129                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     168961214                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.145103                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    530827435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    327780891                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.587654                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7745286050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.036268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.524066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     6485481175     83.73%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       52939408      0.68%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84037977      1.09%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       64894774      0.84%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       87061045      1.12%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      111117537      1.43%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       32063046      0.41%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      107250203      1.38%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      720440885      9.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7745286050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts    116033199                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      492607048                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.565588                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1218359941                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        162008276                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3659203083                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1026047240                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      7554971                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    280805551                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5365773757                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1056351665                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    173181692                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4380644312                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     32393491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    516948034                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     84480607                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    571519936                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     41051727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17857600                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       212397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       389901                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    657646113                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    209937796                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       389901                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    103843430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12189769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4275545634                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3943369960                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.670045                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2864806749                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.509132                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3981579805                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5591770122                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3264353515                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.129111                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.129111                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     36810710      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3250832923     71.39%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        91524      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1089465743     23.92%     96.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    176625104      3.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4553826004                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         110032438                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024163                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      49920880     45.37%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     45.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     56914499     51.73%     97.09% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3197059      2.91%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4627047732                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  17036832863                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3943369960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8982662002                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5365773757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4553826004                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3616548832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     73862367                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4956418501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7745286050                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.587948                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.510708                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   6320476039     81.60%     81.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    401830591      5.19%     86.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    247858723      3.20%     89.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    207881011      2.68%     92.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    185189067      2.39%     95.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    146617749      1.89%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    131864607      1.70%     98.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     60943825      0.79%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42624438      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7745286050                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.587948                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         475697866                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads    101758836                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores    101666356                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1026047240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    280805551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2441074656                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7745286050                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5437419151                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994450                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    407668090                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      461230099                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    631689123                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     57549591                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15589690789                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6052791091                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7102287824                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       766145866                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47681048                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     84480607                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    996010326                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4979293206                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8453394212                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       971694993                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        12445333385                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11341848662                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124841835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2894211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    228998184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2894211                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests    104836826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      5287839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    194880816                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        5287839                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           60363355                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15666996                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45827033                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            20079                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1131737                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1131737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      60363355                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    184504292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    184504292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              184504292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4938373632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4938373632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4938373632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61515171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61515171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61515171                       # Request fanout histogram
system.membus.reqLayer2.occupancy        201751462000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       336334001500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5421823404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99872871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41276356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        84473453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        20685488                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       20685488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4283476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4283476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      99872873                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    353840007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             353840019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8264003200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8264003712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21593466                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043689536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        146435303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143540904     98.02%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2894399      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          146435303                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139467803000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      166577258500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     14112170                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14112171                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     14112170                       # number of overall hits
system.l2.overall_hits::total                14112171                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     90044175                       # number of demand (read+write) misses
system.l2.demand_misses::total               90044178                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     90044175                       # number of overall misses
system.l2.overall_misses::total              90044178                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7849058645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7849058930500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       285500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7849058645000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7849058930500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104156345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104156349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104156345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104156349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.864510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864510                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.864510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864510                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87168.977283                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87168.977549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87168.977283                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87168.977549                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16306605                       # number of writebacks
system.l2.writebacks::total                  16306605                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     90044175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          90044178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     90044175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90044178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6948616915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6948617170500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6948616915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6948617170500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.864510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.864510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77168.977505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77168.977771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77168.977505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77168.977771                       # average overall mshr miss latency
system.l2.replacements                       16306609                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24968707                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24968707                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24968707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24968707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     73739442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      73739442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5894901                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5894901                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data     14790587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           14790587                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data     20685488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         20685488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.715022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.715022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data     14790587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      14790587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data 244510922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 244510922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.715022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.715022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16531.522515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16531.522515                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2767182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2767182                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1516294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1516294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 122296796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  122296796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4283476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4283476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.353987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.353987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80655.068212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80655.068212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1516294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1516294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 107133856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107133856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.353987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70655.068212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70655.068212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data     11344988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11344989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     88527881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         88527884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       285500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 7726761849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 7726762134500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     99872869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       99872873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.886406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.886406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87280.546668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87280.546935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     88527881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     88527884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 6841483059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 6841483314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.886406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77280.546893                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77280.547161                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.566305                       # Cycle average of tags in use
system.l2.tags.total_refs                    50429299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24972725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.566305                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990128                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984619                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1856952679                       # Number of tag accesses
system.l2.tags.data_accesses               1856952679                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     28549086                       # number of demand (read+write) hits
system.l3.demand_hits::total                 28549086                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     28549086                       # number of overall hits
system.l3.overall_hits::total                28549086                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     61495089                       # number of demand (read+write) misses
system.l3.demand_misses::total               61495092                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     61495089                       # number of overall misses
system.l3.overall_misses::total              61495092                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       237500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6048834312500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6048834550000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       237500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6048834312500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6048834550000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     90044175                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             90044178                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     90044175                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            90044178                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.682944                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.682944                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.682944                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.682944                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 98362.884108                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98362.883171                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 98362.884108                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98362.883171                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15666996                       # number of writebacks
system.l3.writebacks::total                  15666996                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     61495089                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          61495092                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     61495089                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         61495092                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5433883410025                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5433883617525                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5433883410025                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5433883617525                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.682944                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.682944                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.682944                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.682944                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88362.883905                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 88362.882968                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88362.883905                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 88362.882968                       # average overall mshr miss latency
system.l3.replacements                       64036585                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     16306605                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         16306605                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     16306605                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     16306605                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      2744241                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       2744241                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data     14770508                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14770508                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data        20079                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              20079                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data     14790587                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         14790587                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001358                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001358                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data        20079                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         20079                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    378012000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    378012000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001358                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001358                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18826.236366                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18826.236366                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       384557                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                384557                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1131737                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1131737                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  93219092000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   93219092000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1516294                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1516294                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.746384                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.746384                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82368.157973                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82368.157973                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1131737                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1131737                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  81901722000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  81901722000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.746384                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.746384                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72368.157973                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72368.157973                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data     28164529                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total           28164529                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     60363352                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         60363355                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       237500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 5955615220500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 5955615458000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     88527881                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       88527884                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.681857                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.681857                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98662.765124                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98662.764156                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     60363352                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     60363355                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 5351981688025                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 5351981895525                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.681857                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.681857                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88662.764918                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88662.763949                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   192463600                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  64069353                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.003989                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     478.848184                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.777424                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    18.007504                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000448                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32270.366440                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.014613                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000550                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.984813                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1228                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14666                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        16704                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                3182129641                       # Number of tag accesses
system.l3.tags.data_accesses               3182129641                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          88527882                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     31973601                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       122109035                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        14790587                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       14790587                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1516294                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1516294                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      88527884                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    299715579                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6806449984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        64036585                       # Total snoops (count)
system.tol3bus.snoopTraffic                1002687744                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        168871350                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.031313                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.174162                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              163583511     96.87%     96.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                5287839      3.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          168871350                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       113747013000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      142461557500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3935685696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3935685888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1002687744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1002687744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     61495089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61495092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15666996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15666996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1016278978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1016279028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           50                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               50                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      258915613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            258915613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      258915613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1016278978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1275194641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15666996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  61483555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372042250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       970822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       970822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           128154530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14726543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61495092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15666996                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61495092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15666996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3830468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3813191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3860384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3895679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3893681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3846504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3849317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3841421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3837318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3871544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3881906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3844727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3804714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3804397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3818308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3789999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            992766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            977036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            991848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1009486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            969653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            965985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            970758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            966586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            969272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            980328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           979569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           976462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           988488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           971367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           989323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           968047                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1731048964250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               307417790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2883865676750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28154.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46904.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19848225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  936972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 5.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61495092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15666996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                28029370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22085206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9708228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1660754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  48180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 720488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 933181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 972381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 982917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 989980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 989259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 987984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 990007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 992297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 992320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 995004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1004036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1029929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1010990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 993238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 972598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     56365319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.600548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.371418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.862957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     45545650     80.80%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9530387     16.91%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       644230      1.14%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131397      0.23%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89492      0.16%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72538      0.13%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62847      0.11%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52264      0.09%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       236514      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     56365319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       970822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.331410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.886402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          87172      8.98%      8.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        640361     65.96%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        116123     11.96%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        44518      4.59%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        27669      2.85%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        19311      1.99%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        13305      1.37%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         8767      0.90%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5608      0.58%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3200      0.33%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1881      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1120      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          618      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          382      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          259      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          176      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          125      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           68      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           51      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           26      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           26      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        970822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       970822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.137844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.546754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           905947     93.32%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11562      1.19%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            40146      4.14%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11020      1.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1870      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              241      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        970822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3934947712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  738176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1002686336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3935685888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1002687744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1016.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       258.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1016.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    258.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3872661853000                       # Total gap between requests
system.mem_ctrls.avgGap                      50188.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3934947520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1002686336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 49.578543322517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1016088365.063283324242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 258915249.730581909418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     61495089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15666996                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2883865593000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 95401478360250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46895.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6089328.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         201051875640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         106861575810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        218861798820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        40835308320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     305702882160.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1654881820230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      93510231360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2621705492340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.980934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 227882267250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 129315940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3515444818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         201396616260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         107044809795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        220130805300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40946295960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     305702882160.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1658151254160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      90757023840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2624129687475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.606914                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 220596228750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 129315940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3522730856500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    475697810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1836358021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625105                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    475697810                       # number of overall hits
system.cpu.icache.overall_hits::total      1836358021                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1090                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1095                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1090                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1095                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       342000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       342000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       342000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       342000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    475697815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1836359116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    475697815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1836359116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        68400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   312.328767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        68400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   312.328767                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          585                       # number of writebacks
system.cpu.icache.writebacks::total               585                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       302000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       302000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        75500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        75500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75500                       # average overall mshr miss latency
system.cpu.icache.replacements                    585                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    475697810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1836358021                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1095                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    475697815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1836359116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        68400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   312.328767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        75500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.801656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1836359115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1678573.231261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.921395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.880260                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7345437558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7345437558                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317878053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    501578883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        835051296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317878053                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594360                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    501578883                       # number of overall hits
system.cpu.dcache.overall_hits::total       835051296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65291041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6137860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    294980056                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      366408957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65291041                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6137860                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    294980056                       # number of overall misses
system.cpu.dcache.overall_misses::total     366408957                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 401290921500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 20658037347276                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 21059328268776                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 401290921500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 20658037347276                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 21059328268776                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    796558939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1201460253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    796558939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1201460253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.370318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.304970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.370318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.304970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65379.614638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70031.979882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57474.927581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65379.614638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70031.979882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57474.927581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1671781179                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8114572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          44372063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           70860                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.676436                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.515552                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38655902                       # number of writebacks
system.cpu.dcache.writebacks::total          38655902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    170146952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    170146952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    170146952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    170146952                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6137860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    124833104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    130970964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6137860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    124833104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    130970964                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 395153061500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 8619730628777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9014883690277                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 395153061500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 8619730628777                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9014883690277                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.156715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.156715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64379.614638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69050.038432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68831.162381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64379.614638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69050.038432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68831.162381                       # average overall mshr miss latency
system.cpu.dcache.replacements              164097494                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    455680092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       701063713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4898120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    270011092                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     327752714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 370387336500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 20017991030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 20388378366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823043                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    725691184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1028816427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.372074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.318573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75618.265069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74137.661834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62206.588979                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    170127619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    170127619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4898120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99883473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    104781593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 365489216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 8004789917500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8370279134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.137639                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74618.265069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80141.285411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79883.106320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85898512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2190280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     45898791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      133987583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12447539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1239740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     24968964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38656243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30903585000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 640046317276                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 670949902276                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.352332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24927.472696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25633.675361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17356.831658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        19333                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19333                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1239740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     24949631                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     26189371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29663845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 614940711277                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 644604556277                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.352059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.151696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23927.472696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24647.286819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24613.212600                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1041363526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         164098006                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.345985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   101.069222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.224428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   365.705000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.197401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.714268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4969939018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4969939018                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5421823404000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247867500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4351575536500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
