{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612735202623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612735202623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 19:00:02 2021 " "Processing started: Sun Feb 07 19:00:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612735202623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612735202623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica1_parte3 -c pratica1_parte3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica1_parte3 -c pratica1_parte3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612735202623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612735203210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica1_parte3.v(7) " "Verilog HDL information at pratica1_parte3.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1612735203269 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break pratica1_parte3.v(42) " "Verilog HDL Declaration warning at pratica1_parte3.v(42): \"break\" is SystemVerilog-2005 keyword" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 42 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1612735203270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica1_parte3.v 2 2 " "Found 2 design units, including 2 entities, in source file pratica1_parte3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612735203271 ""} { "Info" "ISGN_ENTITY_NAME" "2 pratica1_parte3 " "Found entity 2: pratica1_parte3" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612735203271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612735203271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica1_parte3 " "Elaborating entity \"pratica1_parte3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612735203310 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vias " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vias\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1612735203363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex multiplex:mult " "Elaborating entity \"multiplex\" for hierarchy \"multiplex:mult\"" {  } { { "pratica1_parte3.v" "mult" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612735203384 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pratica1_parte3.v(16) " "Verilog HDL Case Statement warning at pratica1_parte3.v(16): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 16 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1612735203385 "|pratica1_parte3|multiplex:mult"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica1_parte3.v(16) " "Verilog HDL Case Statement warning at pratica1_parte3.v(16): incomplete case statement has no default case item" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1612735203385 "|pratica1_parte3|multiplex:mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out pratica1_parte3.v(7) " "Verilog HDL Always Construct warning at pratica1_parte3.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612735203385 "|pratica1_parte3|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] pratica1_parte3.v(7) " "Inferred latch for \"out\[0\]\" at pratica1_parte3.v(7)" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612735203386 "|pratica1_parte3|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] pratica1_parte3.v(7) " "Inferred latch for \"out\[1\]\" at pratica1_parte3.v(7)" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612735203386 "|pratica1_parte3|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] pratica1_parte3.v(7) " "Inferred latch for \"out\[2\]\" at pratica1_parte3.v(7)" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612735203386 "|pratica1_parte3|multiplex:mult"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplex:mult\|out\[0\] " "Latch multiplex:mult\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hits\[0\] " "Ports D and ENA on the latch are fed by the same signal hits\[0\]" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1612735204002 ""}  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1612735204002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplex:mult\|out\[1\] " "Latch multiplex:mult\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hits\[0\] " "Ports D and ENA on the latch are fed by the same signal hits\[0\]" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1612735204002 ""}  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1612735204002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplex:mult\|out\[2\] " "Latch multiplex:mult\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hits\[0\] " "Ports D and ENA on the latch are fed by the same signal hits\[0\]" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1612735204003 ""}  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1612735204003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multiplex:mult\|out\[0\] " "LATCH primitive \"multiplex:mult\|out\[0\]\" is permanently enabled" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1612735204008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multiplex:mult\|out\[1\] " "LATCH primitive \"multiplex:mult\|out\[1\]\" is permanently enabled" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1612735204008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multiplex:mult\|out\[2\] " "LATCH primitive \"multiplex:mult\|out\[2\]\" is permanently enabled" {  } { { "pratica1_parte3.v" "" { Text "C:/Users/julio/Music/pratica1_parte3/pratica1_parte3.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1612735204008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/julio/Music/pratica1_parte3/output_files/pratica1_parte3.map.smsg " "Generated suppressed messages file C:/Users/julio/Music/pratica1_parte3/output_files/pratica1_parte3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612735205060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612735205162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612735205162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612735205534 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612735205534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612735205534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612735205534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612735205604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 19:00:05 2021 " "Processing ended: Sun Feb 07 19:00:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612735205604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612735205604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612735205604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612735205604 ""}
