// Seed: 1019595235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  supply0 id_10 = 1;
  wire id_11;
  assign id_7 = id_1;
  if (id_3#(.id_2(1 % 1'b0))) wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16, id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  for (id_5 = id_4; id_5; id_5 = id_4) begin
    uwire id_6 = ({1});
  end
  assign id_3 = 1;
  module_0(
      id_5, id_5, id_5, id_3, id_5, id_5, id_5, id_2, id_3
  );
  assign id_4 = 1'b0;
  id_7(
      1
  );
endmodule
