`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Polytech
// Engineer: Artem
// 
// Create Date: 20.06.2025 18:52:05
// Design Name: 
// Module Name: DL_ComandDecoder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module DL_ComandDecoder(
  input [7:0] cmd,
  input clk,
  input reset,
  output [7:0] reg_data,
    );
    
    // UPDI comands set
    typedef enum logic [2:0] 
    {
     LDS = 3'b000,  STS = 3'b010, 
     LD = 3'b001,   ST = 3'b011, 
     LDCS = 3'b100, STCS = 3'b110, 
     REP = 3'b101,  KEY = 3'b111
    } comands;
    
    
    comands state, next_state;
    
    always_ff @(posedge clk)
    
    
endmodule
