;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Sonic
Sonic__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sonic__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sonic__INTC_MASK EQU 0x01
Sonic__INTC_NUMBER EQU 0
Sonic__INTC_PRIOR_NUM EQU 7
Sonic__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sonic__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sonic__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Start
Start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Start__INTC_MASK EQU 0x02
Start__INTC_NUMBER EQU 1
Start__INTC_PRIOR_NUM EQU 7
Start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TIA_1
TIA_1_SC__BST EQU CYREG_SC2_BST
TIA_1_SC__CLK EQU CYREG_SC2_CLK
TIA_1_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_1_SC__CMPINV_MASK EQU 0x04
TIA_1_SC__CPTR EQU CYREG_SC_CPTR
TIA_1_SC__CPTR_MASK EQU 0x04
TIA_1_SC__CR0 EQU CYREG_SC2_CR0
TIA_1_SC__CR1 EQU CYREG_SC2_CR1
TIA_1_SC__CR2 EQU CYREG_SC2_CR2
TIA_1_SC__MSK EQU CYREG_SC_MSK
TIA_1_SC__MSK_MASK EQU 0x04
TIA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_1_SC__PM_ACT_MSK EQU 0x04
TIA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_1_SC__PM_STBY_MSK EQU 0x04
TIA_1_SC__SR EQU CYREG_SC_SR
TIA_1_SC__SR_MASK EQU 0x04
TIA_1_SC__SW0 EQU CYREG_SC2_SW0
TIA_1_SC__SW10 EQU CYREG_SC2_SW10
TIA_1_SC__SW2 EQU CYREG_SC2_SW2
TIA_1_SC__SW3 EQU CYREG_SC2_SW3
TIA_1_SC__SW4 EQU CYREG_SC2_SW4
TIA_1_SC__SW6 EQU CYREG_SC2_SW6
TIA_1_SC__SW7 EQU CYREG_SC2_SW7
TIA_1_SC__SW8 EQU CYREG_SC2_SW8
TIA_1_SC__WRK1 EQU CYREG_SC_WRK1
TIA_1_SC__WRK1_MASK EQU 0x04

; Echo_1
Echo_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Echo_1__0__MASK EQU 0x01
Echo_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Echo_1__0__PORT EQU 15
Echo_1__0__SHIFT EQU 0
Echo_1__AG EQU CYREG_PRT15_AG
Echo_1__AMUX EQU CYREG_PRT15_AMUX
Echo_1__BIE EQU CYREG_PRT15_BIE
Echo_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Echo_1__BYP EQU CYREG_PRT15_BYP
Echo_1__CTL EQU CYREG_PRT15_CTL
Echo_1__DM0 EQU CYREG_PRT15_DM0
Echo_1__DM1 EQU CYREG_PRT15_DM1
Echo_1__DM2 EQU CYREG_PRT15_DM2
Echo_1__DR EQU CYREG_PRT15_DR
Echo_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Echo_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Echo_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Echo_1__MASK EQU 0x01
Echo_1__PORT EQU 15
Echo_1__PRT EQU CYREG_PRT15_PRT
Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Echo_1__PS EQU CYREG_PRT15_PS
Echo_1__SHIFT EQU 0
Echo_1__SLW EQU CYREG_PRT15_SLW

; Echo_2
Echo_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Echo_2__0__MASK EQU 0x10
Echo_2__0__PC EQU CYREG_PRT1_PC4
Echo_2__0__PORT EQU 1
Echo_2__0__SHIFT EQU 4
Echo_2__AG EQU CYREG_PRT1_AG
Echo_2__AMUX EQU CYREG_PRT1_AMUX
Echo_2__BIE EQU CYREG_PRT1_BIE
Echo_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Echo_2__BYP EQU CYREG_PRT1_BYP
Echo_2__CTL EQU CYREG_PRT1_CTL
Echo_2__DM0 EQU CYREG_PRT1_DM0
Echo_2__DM1 EQU CYREG_PRT1_DM1
Echo_2__DM2 EQU CYREG_PRT1_DM2
Echo_2__DR EQU CYREG_PRT1_DR
Echo_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Echo_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Echo_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Echo_2__MASK EQU 0x10
Echo_2__PORT EQU 1
Echo_2__PRT EQU CYREG_PRT1_PRT
Echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Echo_2__PS EQU CYREG_PRT1_PS
Echo_2__SHIFT EQU 4
Echo_2__SLW EQU CYREG_PRT1_SLW

; Echo_3
Echo_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Echo_3__0__MASK EQU 0x01
Echo_3__0__PC EQU CYREG_PRT0_PC0
Echo_3__0__PORT EQU 0
Echo_3__0__SHIFT EQU 0
Echo_3__AG EQU CYREG_PRT0_AG
Echo_3__AMUX EQU CYREG_PRT0_AMUX
Echo_3__BIE EQU CYREG_PRT0_BIE
Echo_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_3__BYP EQU CYREG_PRT0_BYP
Echo_3__CTL EQU CYREG_PRT0_CTL
Echo_3__DM0 EQU CYREG_PRT0_DM0
Echo_3__DM1 EQU CYREG_PRT0_DM1
Echo_3__DM2 EQU CYREG_PRT0_DM2
Echo_3__DR EQU CYREG_PRT0_DR
Echo_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_3__MASK EQU 0x01
Echo_3__PORT EQU 0
Echo_3__PRT EQU CYREG_PRT0_PRT
Echo_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_3__PS EQU CYREG_PRT0_PS
Echo_3__SHIFT EQU 0
Echo_3__SLW EQU CYREG_PRT0_SLW

; Echo_4
Echo_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Echo_4__0__MASK EQU 0x40
Echo_4__0__PC EQU CYREG_PRT3_PC6
Echo_4__0__PORT EQU 3
Echo_4__0__SHIFT EQU 6
Echo_4__AG EQU CYREG_PRT3_AG
Echo_4__AMUX EQU CYREG_PRT3_AMUX
Echo_4__BIE EQU CYREG_PRT3_BIE
Echo_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Echo_4__BYP EQU CYREG_PRT3_BYP
Echo_4__CTL EQU CYREG_PRT3_CTL
Echo_4__DM0 EQU CYREG_PRT3_DM0
Echo_4__DM1 EQU CYREG_PRT3_DM1
Echo_4__DM2 EQU CYREG_PRT3_DM2
Echo_4__DR EQU CYREG_PRT3_DR
Echo_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Echo_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Echo_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Echo_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Echo_4__MASK EQU 0x40
Echo_4__PORT EQU 3
Echo_4__PRT EQU CYREG_PRT3_PRT
Echo_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Echo_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Echo_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Echo_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Echo_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Echo_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Echo_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Echo_4__PS EQU CYREG_PRT3_PS
Echo_4__SHIFT EQU 6
Echo_4__SLW EQU CYREG_PRT3_SLW

; Echo_5
Echo_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Echo_5__0__MASK EQU 0x40
Echo_5__0__PC EQU CYREG_PRT2_PC6
Echo_5__0__PORT EQU 2
Echo_5__0__SHIFT EQU 6
Echo_5__AG EQU CYREG_PRT2_AG
Echo_5__AMUX EQU CYREG_PRT2_AMUX
Echo_5__BIE EQU CYREG_PRT2_BIE
Echo_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo_5__BYP EQU CYREG_PRT2_BYP
Echo_5__CTL EQU CYREG_PRT2_CTL
Echo_5__DM0 EQU CYREG_PRT2_DM0
Echo_5__DM1 EQU CYREG_PRT2_DM1
Echo_5__DM2 EQU CYREG_PRT2_DM2
Echo_5__DR EQU CYREG_PRT2_DR
Echo_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo_5__MASK EQU 0x40
Echo_5__PORT EQU 2
Echo_5__PRT EQU CYREG_PRT2_PRT
Echo_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo_5__PS EQU CYREG_PRT2_PS
Echo_5__SHIFT EQU 6
Echo_5__SLW EQU CYREG_PRT2_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x05
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x20
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x20

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

; IDAC8_1
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC2_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; LED_Red
LED_Red__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LED_Red__0__MASK EQU 0x08
LED_Red__0__PC EQU CYREG_PRT2_PC3
LED_Red__0__PORT EQU 2
LED_Red__0__SHIFT EQU 3
LED_Red__AG EQU CYREG_PRT2_AG
LED_Red__AMUX EQU CYREG_PRT2_AMUX
LED_Red__BIE EQU CYREG_PRT2_BIE
LED_Red__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Red__BYP EQU CYREG_PRT2_BYP
LED_Red__CTL EQU CYREG_PRT2_CTL
LED_Red__DM0 EQU CYREG_PRT2_DM0
LED_Red__DM1 EQU CYREG_PRT2_DM1
LED_Red__DM2 EQU CYREG_PRT2_DM2
LED_Red__DR EQU CYREG_PRT2_DR
LED_Red__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Red__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Red__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Red__MASK EQU 0x08
LED_Red__PORT EQU 2
LED_Red__PRT EQU CYREG_PRT2_PRT
LED_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Red__PS EQU CYREG_PRT2_PS
LED_Red__SHIFT EQU 3
LED_Red__SLW EQU CYREG_PRT2_SLW

; RGB_Red
RGB_Red__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
RGB_Red__0__MASK EQU 0x02
RGB_Red__0__PC EQU CYREG_PRT3_PC1
RGB_Red__0__PORT EQU 3
RGB_Red__0__SHIFT EQU 1
RGB_Red__AG EQU CYREG_PRT3_AG
RGB_Red__AMUX EQU CYREG_PRT3_AMUX
RGB_Red__BIE EQU CYREG_PRT3_BIE
RGB_Red__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RGB_Red__BYP EQU CYREG_PRT3_BYP
RGB_Red__CTL EQU CYREG_PRT3_CTL
RGB_Red__DM0 EQU CYREG_PRT3_DM0
RGB_Red__DM1 EQU CYREG_PRT3_DM1
RGB_Red__DM2 EQU CYREG_PRT3_DM2
RGB_Red__DR EQU CYREG_PRT3_DR
RGB_Red__INP_DIS EQU CYREG_PRT3_INP_DIS
RGB_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RGB_Red__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RGB_Red__LCD_EN EQU CYREG_PRT3_LCD_EN
RGB_Red__MASK EQU 0x02
RGB_Red__PORT EQU 3
RGB_Red__PRT EQU CYREG_PRT3_PRT
RGB_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RGB_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RGB_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RGB_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RGB_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RGB_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RGB_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RGB_Red__PS EQU CYREG_PRT3_PS
RGB_Red__SHIFT EQU 1
RGB_Red__SLW EQU CYREG_PRT3_SLW

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB12_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB12_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB12_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB12_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB12_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB12_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; LED_Blue
LED_Blue__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_Blue__0__MASK EQU 0x01
LED_Blue__0__PC EQU CYREG_PRT2_PC0
LED_Blue__0__PORT EQU 2
LED_Blue__0__SHIFT EQU 0
LED_Blue__AG EQU CYREG_PRT2_AG
LED_Blue__AMUX EQU CYREG_PRT2_AMUX
LED_Blue__BIE EQU CYREG_PRT2_BIE
LED_Blue__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Blue__BYP EQU CYREG_PRT2_BYP
LED_Blue__CTL EQU CYREG_PRT2_CTL
LED_Blue__DM0 EQU CYREG_PRT2_DM0
LED_Blue__DM1 EQU CYREG_PRT2_DM1
LED_Blue__DM2 EQU CYREG_PRT2_DM2
LED_Blue__DR EQU CYREG_PRT2_DR
LED_Blue__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Blue__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Blue__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Blue__MASK EQU 0x01
LED_Blue__PORT EQU 2
LED_Blue__PRT EQU CYREG_PRT2_PRT
LED_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Blue__PS EQU CYREG_PRT2_PS
LED_Blue__SHIFT EQU 0
LED_Blue__SLW EQU CYREG_PRT2_SLW

; RGB_Blue
RGB_Blue__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
RGB_Blue__0__MASK EQU 0x10
RGB_Blue__0__PC EQU CYREG_PRT3_PC4
RGB_Blue__0__PORT EQU 3
RGB_Blue__0__SHIFT EQU 4
RGB_Blue__AG EQU CYREG_PRT3_AG
RGB_Blue__AMUX EQU CYREG_PRT3_AMUX
RGB_Blue__BIE EQU CYREG_PRT3_BIE
RGB_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RGB_Blue__BYP EQU CYREG_PRT3_BYP
RGB_Blue__CTL EQU CYREG_PRT3_CTL
RGB_Blue__DM0 EQU CYREG_PRT3_DM0
RGB_Blue__DM1 EQU CYREG_PRT3_DM1
RGB_Blue__DM2 EQU CYREG_PRT3_DM2
RGB_Blue__DR EQU CYREG_PRT3_DR
RGB_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
RGB_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RGB_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RGB_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
RGB_Blue__MASK EQU 0x10
RGB_Blue__PORT EQU 3
RGB_Blue__PRT EQU CYREG_PRT3_PRT
RGB_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RGB_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RGB_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RGB_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RGB_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RGB_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RGB_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RGB_Blue__PS EQU CYREG_PRT3_PS
RGB_Blue__SHIFT EQU 4
RGB_Blue__SLW EQU CYREG_PRT3_SLW

; LED_Green
LED_Green__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_Green__0__MASK EQU 0x10
LED_Green__0__PC EQU CYREG_PRT2_PC4
LED_Green__0__PORT EQU 2
LED_Green__0__SHIFT EQU 4
LED_Green__AG EQU CYREG_PRT2_AG
LED_Green__AMUX EQU CYREG_PRT2_AMUX
LED_Green__BIE EQU CYREG_PRT2_BIE
LED_Green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Green__BYP EQU CYREG_PRT2_BYP
LED_Green__CTL EQU CYREG_PRT2_CTL
LED_Green__DM0 EQU CYREG_PRT2_DM0
LED_Green__DM1 EQU CYREG_PRT2_DM1
LED_Green__DM2 EQU CYREG_PRT2_DM2
LED_Green__DR EQU CYREG_PRT2_DR
LED_Green__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Green__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Green__MASK EQU 0x10
LED_Green__PORT EQU 2
LED_Green__PRT EQU CYREG_PRT2_PRT
LED_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Green__PS EQU CYREG_PRT2_PS
LED_Green__SHIFT EQU 4
LED_Green__SLW EQU CYREG_PRT2_SLW

; Pin_Start
Pin_Start__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_Start__0__MASK EQU 0x04
Pin_Start__0__PC EQU CYREG_PRT2_PC2
Pin_Start__0__PORT EQU 2
Pin_Start__0__SHIFT EQU 2
Pin_Start__AG EQU CYREG_PRT2_AG
Pin_Start__AMUX EQU CYREG_PRT2_AMUX
Pin_Start__BIE EQU CYREG_PRT2_BIE
Pin_Start__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Start__BYP EQU CYREG_PRT2_BYP
Pin_Start__CTL EQU CYREG_PRT2_CTL
Pin_Start__DM0 EQU CYREG_PRT2_DM0
Pin_Start__DM1 EQU CYREG_PRT2_DM1
Pin_Start__DM2 EQU CYREG_PRT2_DM2
Pin_Start__DR EQU CYREG_PRT2_DR
Pin_Start__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Start__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Start__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Start__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Start__MASK EQU 0x04
Pin_Start__PORT EQU 2
Pin_Start__PRT EQU CYREG_PRT2_PRT
Pin_Start__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Start__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Start__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Start__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Start__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Start__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Start__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Start__PS EQU CYREG_PRT2_PS
Pin_Start__SHIFT EQU 2
Pin_Start__SLW EQU CYREG_PRT2_SLW

; RGB_Green
RGB_Green__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
RGB_Green__0__MASK EQU 0x08
RGB_Green__0__PC EQU CYREG_PRT3_PC3
RGB_Green__0__PORT EQU 3
RGB_Green__0__SHIFT EQU 3
RGB_Green__AG EQU CYREG_PRT3_AG
RGB_Green__AMUX EQU CYREG_PRT3_AMUX
RGB_Green__BIE EQU CYREG_PRT3_BIE
RGB_Green__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RGB_Green__BYP EQU CYREG_PRT3_BYP
RGB_Green__CTL EQU CYREG_PRT3_CTL
RGB_Green__DM0 EQU CYREG_PRT3_DM0
RGB_Green__DM1 EQU CYREG_PRT3_DM1
RGB_Green__DM2 EQU CYREG_PRT3_DM2
RGB_Green__DR EQU CYREG_PRT3_DR
RGB_Green__INP_DIS EQU CYREG_PRT3_INP_DIS
RGB_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RGB_Green__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RGB_Green__LCD_EN EQU CYREG_PRT3_LCD_EN
RGB_Green__MASK EQU 0x08
RGB_Green__PORT EQU 3
RGB_Green__PRT EQU CYREG_PRT3_PRT
RGB_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RGB_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RGB_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RGB_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RGB_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RGB_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RGB_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RGB_Green__PS EQU CYREG_PRT3_PS
RGB_Green__SHIFT EQU 3
RGB_Green__SLW EQU CYREG_PRT3_SLW

; Trigger_1
Trigger_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Trigger_1__0__MASK EQU 0x02
Trigger_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
Trigger_1__0__PORT EQU 15
Trigger_1__0__SHIFT EQU 1
Trigger_1__AG EQU CYREG_PRT15_AG
Trigger_1__AMUX EQU CYREG_PRT15_AMUX
Trigger_1__BIE EQU CYREG_PRT15_BIE
Trigger_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Trigger_1__BYP EQU CYREG_PRT15_BYP
Trigger_1__CTL EQU CYREG_PRT15_CTL
Trigger_1__DM0 EQU CYREG_PRT15_DM0
Trigger_1__DM1 EQU CYREG_PRT15_DM1
Trigger_1__DM2 EQU CYREG_PRT15_DM2
Trigger_1__DR EQU CYREG_PRT15_DR
Trigger_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Trigger_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Trigger_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Trigger_1__MASK EQU 0x02
Trigger_1__PORT EQU 15
Trigger_1__PRT EQU CYREG_PRT15_PRT
Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Trigger_1__PS EQU CYREG_PRT15_PS
Trigger_1__SHIFT EQU 1
Trigger_1__SLW EQU CYREG_PRT15_SLW

; Trigger_2
Trigger_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Trigger_2__0__MASK EQU 0x20
Trigger_2__0__PC EQU CYREG_PRT1_PC5
Trigger_2__0__PORT EQU 1
Trigger_2__0__SHIFT EQU 5
Trigger_2__AG EQU CYREG_PRT1_AG
Trigger_2__AMUX EQU CYREG_PRT1_AMUX
Trigger_2__BIE EQU CYREG_PRT1_BIE
Trigger_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Trigger_2__BYP EQU CYREG_PRT1_BYP
Trigger_2__CTL EQU CYREG_PRT1_CTL
Trigger_2__DM0 EQU CYREG_PRT1_DM0
Trigger_2__DM1 EQU CYREG_PRT1_DM1
Trigger_2__DM2 EQU CYREG_PRT1_DM2
Trigger_2__DR EQU CYREG_PRT1_DR
Trigger_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Trigger_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Trigger_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Trigger_2__MASK EQU 0x20
Trigger_2__PORT EQU 1
Trigger_2__PRT EQU CYREG_PRT1_PRT
Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Trigger_2__PS EQU CYREG_PRT1_PS
Trigger_2__SHIFT EQU 5
Trigger_2__SLW EQU CYREG_PRT1_SLW

; Trigger_3
Trigger_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Trigger_3__0__MASK EQU 0x02
Trigger_3__0__PC EQU CYREG_PRT0_PC1
Trigger_3__0__PORT EQU 0
Trigger_3__0__SHIFT EQU 1
Trigger_3__AG EQU CYREG_PRT0_AG
Trigger_3__AMUX EQU CYREG_PRT0_AMUX
Trigger_3__BIE EQU CYREG_PRT0_BIE
Trigger_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trigger_3__BYP EQU CYREG_PRT0_BYP
Trigger_3__CTL EQU CYREG_PRT0_CTL
Trigger_3__DM0 EQU CYREG_PRT0_DM0
Trigger_3__DM1 EQU CYREG_PRT0_DM1
Trigger_3__DM2 EQU CYREG_PRT0_DM2
Trigger_3__DR EQU CYREG_PRT0_DR
Trigger_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Trigger_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trigger_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trigger_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Trigger_3__MASK EQU 0x02
Trigger_3__PORT EQU 0
Trigger_3__PRT EQU CYREG_PRT0_PRT
Trigger_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trigger_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trigger_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trigger_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trigger_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trigger_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trigger_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trigger_3__PS EQU CYREG_PRT0_PS
Trigger_3__SHIFT EQU 1
Trigger_3__SLW EQU CYREG_PRT0_SLW

; Trigger_4
Trigger_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Trigger_4__0__MASK EQU 0x80
Trigger_4__0__PC EQU CYREG_PRT3_PC7
Trigger_4__0__PORT EQU 3
Trigger_4__0__SHIFT EQU 7
Trigger_4__AG EQU CYREG_PRT3_AG
Trigger_4__AMUX EQU CYREG_PRT3_AMUX
Trigger_4__BIE EQU CYREG_PRT3_BIE
Trigger_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Trigger_4__BYP EQU CYREG_PRT3_BYP
Trigger_4__CTL EQU CYREG_PRT3_CTL
Trigger_4__DM0 EQU CYREG_PRT3_DM0
Trigger_4__DM1 EQU CYREG_PRT3_DM1
Trigger_4__DM2 EQU CYREG_PRT3_DM2
Trigger_4__DR EQU CYREG_PRT3_DR
Trigger_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Trigger_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Trigger_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Trigger_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Trigger_4__MASK EQU 0x80
Trigger_4__PORT EQU 3
Trigger_4__PRT EQU CYREG_PRT3_PRT
Trigger_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Trigger_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Trigger_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Trigger_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Trigger_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Trigger_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Trigger_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Trigger_4__PS EQU CYREG_PRT3_PS
Trigger_4__SHIFT EQU 7
Trigger_4__SLW EQU CYREG_PRT3_SLW

; Trigger_5
Trigger_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Trigger_5__0__MASK EQU 0x80
Trigger_5__0__PC EQU CYREG_PRT2_PC7
Trigger_5__0__PORT EQU 2
Trigger_5__0__SHIFT EQU 7
Trigger_5__AG EQU CYREG_PRT2_AG
Trigger_5__AMUX EQU CYREG_PRT2_AMUX
Trigger_5__BIE EQU CYREG_PRT2_BIE
Trigger_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_5__BYP EQU CYREG_PRT2_BYP
Trigger_5__CTL EQU CYREG_PRT2_CTL
Trigger_5__DM0 EQU CYREG_PRT2_DM0
Trigger_5__DM1 EQU CYREG_PRT2_DM1
Trigger_5__DM2 EQU CYREG_PRT2_DM2
Trigger_5__DR EQU CYREG_PRT2_DR
Trigger_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_5__MASK EQU 0x80
Trigger_5__PORT EQU 2
Trigger_5__PRT EQU CYREG_PRT2_PRT
Trigger_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_5__PS EQU CYREG_PRT2_PS
Trigger_5__SHIFT EQU 7
Trigger_5__SLW EQU CYREG_PRT2_SLW

; PWM_colour
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_colour_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_colour_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_colour_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_colour_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_colour_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_colour_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_colour_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_colour_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_colour_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_colour_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_colour_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_colour_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_colour_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_colour_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_colour_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_colour_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_colour_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_colour_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_colour_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_colour_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_colour_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_colour_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_colour_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_colour_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_colour_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_colour_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_colour_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_colour_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_colour_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_colour_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_colour_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_colour_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_colour_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_colour_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_colour_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_colour_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_colour_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_colour_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Rack_Servo
Rack_Servo__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Rack_Servo__0__MASK EQU 0x40
Rack_Servo__0__PC EQU CYREG_PRT0_PC6
Rack_Servo__0__PORT EQU 0
Rack_Servo__0__SHIFT EQU 6
Rack_Servo__AG EQU CYREG_PRT0_AG
Rack_Servo__AMUX EQU CYREG_PRT0_AMUX
Rack_Servo__BIE EQU CYREG_PRT0_BIE
Rack_Servo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rack_Servo__BYP EQU CYREG_PRT0_BYP
Rack_Servo__CTL EQU CYREG_PRT0_CTL
Rack_Servo__DM0 EQU CYREG_PRT0_DM0
Rack_Servo__DM1 EQU CYREG_PRT0_DM1
Rack_Servo__DM2 EQU CYREG_PRT0_DM2
Rack_Servo__DR EQU CYREG_PRT0_DR
Rack_Servo__INP_DIS EQU CYREG_PRT0_INP_DIS
Rack_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rack_Servo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rack_Servo__LCD_EN EQU CYREG_PRT0_LCD_EN
Rack_Servo__MASK EQU 0x40
Rack_Servo__PORT EQU 0
Rack_Servo__PRT EQU CYREG_PRT0_PRT
Rack_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rack_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rack_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rack_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rack_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rack_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rack_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rack_Servo__PS EQU CYREG_PRT0_PS
Rack_Servo__SHIFT EQU 6
Rack_Servo__SLW EQU CYREG_PRT0_SLW
Rack_Servo_Disable__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rack_Servo_Disable__0__MASK EQU 0x04
Rack_Servo_Disable__0__PC EQU CYREG_PRT0_PC2
Rack_Servo_Disable__0__PORT EQU 0
Rack_Servo_Disable__0__SHIFT EQU 2
Rack_Servo_Disable__AG EQU CYREG_PRT0_AG
Rack_Servo_Disable__AMUX EQU CYREG_PRT0_AMUX
Rack_Servo_Disable__BIE EQU CYREG_PRT0_BIE
Rack_Servo_Disable__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rack_Servo_Disable__BYP EQU CYREG_PRT0_BYP
Rack_Servo_Disable__CTL EQU CYREG_PRT0_CTL
Rack_Servo_Disable__DM0 EQU CYREG_PRT0_DM0
Rack_Servo_Disable__DM1 EQU CYREG_PRT0_DM1
Rack_Servo_Disable__DM2 EQU CYREG_PRT0_DM2
Rack_Servo_Disable__DR EQU CYREG_PRT0_DR
Rack_Servo_Disable__INP_DIS EQU CYREG_PRT0_INP_DIS
Rack_Servo_Disable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rack_Servo_Disable__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rack_Servo_Disable__LCD_EN EQU CYREG_PRT0_LCD_EN
Rack_Servo_Disable__MASK EQU 0x04
Rack_Servo_Disable__PORT EQU 0
Rack_Servo_Disable__PRT EQU CYREG_PRT0_PRT
Rack_Servo_Disable__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rack_Servo_Disable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rack_Servo_Disable__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rack_Servo_Disable__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rack_Servo_Disable__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rack_Servo_Disable__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rack_Servo_Disable__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rack_Servo_Disable__PS EQU CYREG_PRT0_PS
Rack_Servo_Disable__SHIFT EQU 2
Rack_Servo_Disable__SLW EQU CYREG_PRT0_SLW
Rack_Servo_PWM_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
Rack_Servo_PWM_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
Rack_Servo_PWM_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
Rack_Servo_PWM_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
Rack_Servo_PWM_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
Rack_Servo_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Rack_Servo_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Rack_Servo_PWM_PWMHW__PER0 EQU CYREG_TMR1_PER0
Rack_Servo_PWM_PWMHW__PER1 EQU CYREG_TMR1_PER1
Rack_Servo_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Rack_Servo_PWM_PWMHW__PM_ACT_MSK EQU 0x02
Rack_Servo_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Rack_Servo_PWM_PWMHW__PM_STBY_MSK EQU 0x02
Rack_Servo_PWM_PWMHW__RT0 EQU CYREG_TMR1_RT0
Rack_Servo_PWM_PWMHW__RT1 EQU CYREG_TMR1_RT1
Rack_Servo_PWM_PWMHW__SR0 EQU CYREG_TMR1_SR0

; Servo_Clock
Servo_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Servo_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Servo_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Servo_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Servo_Clock__INDEX EQU 0x04
Servo_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Servo_Clock__PM_ACT_MSK EQU 0x10
Servo_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Servo_Clock__PM_STBY_MSK EQU 0x10

; control_led
control_led_Sync_ctrl_reg__0__MASK EQU 0x01
control_led_Sync_ctrl_reg__0__POS EQU 0
control_led_Sync_ctrl_reg__1__MASK EQU 0x02
control_led_Sync_ctrl_reg__1__POS EQU 1
control_led_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
control_led_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
control_led_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
control_led_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
control_led_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
control_led_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
control_led_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
control_led_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
control_led_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
control_led_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
control_led_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
control_led_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
control_led_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
control_led_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
control_led_Sync_ctrl_reg__MASK EQU 0x03
control_led_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
control_led_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
control_led_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

; Gripper_Servo
Gripper_Servo__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Gripper_Servo__0__MASK EQU 0x20
Gripper_Servo__0__PC EQU CYREG_PRT0_PC5
Gripper_Servo__0__PORT EQU 0
Gripper_Servo__0__SHIFT EQU 5
Gripper_Servo__AG EQU CYREG_PRT0_AG
Gripper_Servo__AMUX EQU CYREG_PRT0_AMUX
Gripper_Servo__BIE EQU CYREG_PRT0_BIE
Gripper_Servo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Gripper_Servo__BYP EQU CYREG_PRT0_BYP
Gripper_Servo__CTL EQU CYREG_PRT0_CTL
Gripper_Servo__DM0 EQU CYREG_PRT0_DM0
Gripper_Servo__DM1 EQU CYREG_PRT0_DM1
Gripper_Servo__DM2 EQU CYREG_PRT0_DM2
Gripper_Servo__DR EQU CYREG_PRT0_DR
Gripper_Servo__INP_DIS EQU CYREG_PRT0_INP_DIS
Gripper_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Gripper_Servo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Gripper_Servo__LCD_EN EQU CYREG_PRT0_LCD_EN
Gripper_Servo__MASK EQU 0x20
Gripper_Servo__PORT EQU 0
Gripper_Servo__PRT EQU CYREG_PRT0_PRT
Gripper_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Gripper_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Gripper_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Gripper_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Gripper_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Gripper_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Gripper_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Gripper_Servo__PS EQU CYREG_PRT0_PS
Gripper_Servo__SHIFT EQU 5
Gripper_Servo__SLW EQU CYREG_PRT0_SLW
Gripper_Servo_Disable__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Gripper_Servo_Disable__0__MASK EQU 0x08
Gripper_Servo_Disable__0__PC EQU CYREG_PRT0_PC3
Gripper_Servo_Disable__0__PORT EQU 0
Gripper_Servo_Disable__0__SHIFT EQU 3
Gripper_Servo_Disable__AG EQU CYREG_PRT0_AG
Gripper_Servo_Disable__AMUX EQU CYREG_PRT0_AMUX
Gripper_Servo_Disable__BIE EQU CYREG_PRT0_BIE
Gripper_Servo_Disable__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Gripper_Servo_Disable__BYP EQU CYREG_PRT0_BYP
Gripper_Servo_Disable__CTL EQU CYREG_PRT0_CTL
Gripper_Servo_Disable__DM0 EQU CYREG_PRT0_DM0
Gripper_Servo_Disable__DM1 EQU CYREG_PRT0_DM1
Gripper_Servo_Disable__DM2 EQU CYREG_PRT0_DM2
Gripper_Servo_Disable__DR EQU CYREG_PRT0_DR
Gripper_Servo_Disable__INP_DIS EQU CYREG_PRT0_INP_DIS
Gripper_Servo_Disable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Gripper_Servo_Disable__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Gripper_Servo_Disable__LCD_EN EQU CYREG_PRT0_LCD_EN
Gripper_Servo_Disable__MASK EQU 0x08
Gripper_Servo_Disable__PORT EQU 0
Gripper_Servo_Disable__PRT EQU CYREG_PRT0_PRT
Gripper_Servo_Disable__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Gripper_Servo_Disable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Gripper_Servo_Disable__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Gripper_Servo_Disable__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Gripper_Servo_Disable__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Gripper_Servo_Disable__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Gripper_Servo_Disable__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Gripper_Servo_Disable__PS EQU CYREG_PRT0_PS
Gripper_Servo_Disable__SHIFT EQU 3
Gripper_Servo_Disable__SLW EQU CYREG_PRT0_SLW
Gripper_Servo_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Gripper_Servo_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Gripper_Servo_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Gripper_Servo_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Gripper_Servo_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Gripper_Servo_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Gripper_Servo_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Gripper_Servo_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
Gripper_Servo_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
Gripper_Servo_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Gripper_Servo_PWM_PWMHW__PM_ACT_MSK EQU 0x01
Gripper_Servo_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Gripper_Servo_PWM_PWMHW__PM_STBY_MSK EQU 0x01
Gripper_Servo_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
Gripper_Servo_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
Gripper_Servo_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Photo_Diode_1
Photo_Diode_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Photo_Diode_1__0__MASK EQU 0x80
Photo_Diode_1__0__PC EQU CYREG_PRT0_PC7
Photo_Diode_1__0__PORT EQU 0
Photo_Diode_1__0__SHIFT EQU 7
Photo_Diode_1__AG EQU CYREG_PRT0_AG
Photo_Diode_1__AMUX EQU CYREG_PRT0_AMUX
Photo_Diode_1__BIE EQU CYREG_PRT0_BIE
Photo_Diode_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Photo_Diode_1__BYP EQU CYREG_PRT0_BYP
Photo_Diode_1__CTL EQU CYREG_PRT0_CTL
Photo_Diode_1__DM0 EQU CYREG_PRT0_DM0
Photo_Diode_1__DM1 EQU CYREG_PRT0_DM1
Photo_Diode_1__DM2 EQU CYREG_PRT0_DM2
Photo_Diode_1__DR EQU CYREG_PRT0_DR
Photo_Diode_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Photo_Diode_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Photo_Diode_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Photo_Diode_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Photo_Diode_1__MASK EQU 0x80
Photo_Diode_1__PORT EQU 0
Photo_Diode_1__PRT EQU CYREG_PRT0_PRT
Photo_Diode_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Photo_Diode_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Photo_Diode_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Photo_Diode_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Photo_Diode_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Photo_Diode_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Photo_Diode_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Photo_Diode_1__PS EQU CYREG_PRT0_PS
Photo_Diode_1__SHIFT EQU 7
Photo_Diode_1__SLW EQU CYREG_PRT0_SLW

; Photo_Diode_2
Photo_Diode_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Photo_Diode_2__0__MASK EQU 0x20
Photo_Diode_2__0__PC EQU CYREG_PRT3_PC5
Photo_Diode_2__0__PORT EQU 3
Photo_Diode_2__0__SHIFT EQU 5
Photo_Diode_2__AG EQU CYREG_PRT3_AG
Photo_Diode_2__AMUX EQU CYREG_PRT3_AMUX
Photo_Diode_2__BIE EQU CYREG_PRT3_BIE
Photo_Diode_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Photo_Diode_2__BYP EQU CYREG_PRT3_BYP
Photo_Diode_2__CTL EQU CYREG_PRT3_CTL
Photo_Diode_2__DM0 EQU CYREG_PRT3_DM0
Photo_Diode_2__DM1 EQU CYREG_PRT3_DM1
Photo_Diode_2__DM2 EQU CYREG_PRT3_DM2
Photo_Diode_2__DR EQU CYREG_PRT3_DR
Photo_Diode_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Photo_Diode_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Photo_Diode_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Photo_Diode_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Photo_Diode_2__MASK EQU 0x20
Photo_Diode_2__PORT EQU 3
Photo_Diode_2__PRT EQU CYREG_PRT3_PRT
Photo_Diode_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Photo_Diode_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Photo_Diode_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Photo_Diode_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Photo_Diode_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Photo_Diode_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Photo_Diode_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Photo_Diode_2__PS EQU CYREG_PRT3_PS
Photo_Diode_2__SHIFT EQU 5
Photo_Diode_2__SLW EQU CYREG_PRT3_SLW

; Motor_1_driver
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Motor_1_driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Motor_1_driver_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Motor_1_driver_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Motor_1_driver_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Motor_1_driver_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motor_1_driver_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Motor_1_driver_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Motor_1_driver_PWMUDB_genblk8_stsreg__0__POS EQU 0
Motor_1_driver_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Motor_1_driver_PWMUDB_genblk8_stsreg__1__POS EQU 1
Motor_1_driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Motor_1_driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Motor_1_driver_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Motor_1_driver_PWMUDB_genblk8_stsreg__2__POS EQU 2
Motor_1_driver_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Motor_1_driver_PWMUDB_genblk8_stsreg__3__POS EQU 3
Motor_1_driver_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Motor_1_driver_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Motor_1_driver_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Motor_1_driver_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Motor_1_driver_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Motor_1_driver_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Motor_2_driver
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Motor_2_driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Motor_2_driver_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Motor_2_driver_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Motor_2_driver_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Motor_2_driver_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_2_driver_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Motor_2_driver_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Motor_2_driver_PWMUDB_genblk8_stsreg__0__POS EQU 0
Motor_2_driver_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Motor_2_driver_PWMUDB_genblk8_stsreg__1__POS EQU 1
Motor_2_driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_2_driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Motor_2_driver_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Motor_2_driver_PWMUDB_genblk8_stsreg__2__POS EQU 2
Motor_2_driver_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Motor_2_driver_PWMUDB_genblk8_stsreg__3__POS EQU 3
Motor_2_driver_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Motor_2_driver_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Motor_2_driver_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_2_driver_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_2_driver_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_2_driver_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_2_driver_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Motor_2_driver_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Motor_2_driver_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Motor_2_driver_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; Motor_1_Forward
Motor_1_Forward__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Motor_1_Forward__0__MASK EQU 0x20
Motor_1_Forward__0__PC EQU CYREG_PRT12_PC5
Motor_1_Forward__0__PORT EQU 12
Motor_1_Forward__0__SHIFT EQU 5
Motor_1_Forward__AG EQU CYREG_PRT12_AG
Motor_1_Forward__BIE EQU CYREG_PRT12_BIE
Motor_1_Forward__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Motor_1_Forward__BYP EQU CYREG_PRT12_BYP
Motor_1_Forward__DM0 EQU CYREG_PRT12_DM0
Motor_1_Forward__DM1 EQU CYREG_PRT12_DM1
Motor_1_Forward__DM2 EQU CYREG_PRT12_DM2
Motor_1_Forward__DR EQU CYREG_PRT12_DR
Motor_1_Forward__INP_DIS EQU CYREG_PRT12_INP_DIS
Motor_1_Forward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Motor_1_Forward__MASK EQU 0x20
Motor_1_Forward__PORT EQU 12
Motor_1_Forward__PRT EQU CYREG_PRT12_PRT
Motor_1_Forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Motor_1_Forward__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Motor_1_Forward__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Motor_1_Forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Motor_1_Forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Motor_1_Forward__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Motor_1_Forward__PS EQU CYREG_PRT12_PS
Motor_1_Forward__SHIFT EQU 5
Motor_1_Forward__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Motor_1_Forward__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Motor_1_Forward__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Motor_1_Forward__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Motor_1_Forward__SLW EQU CYREG_PRT12_SLW

; Motor_2_Forward
Motor_2_Forward__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Motor_2_Forward__0__MASK EQU 0x01
Motor_2_Forward__0__PC EQU CYREG_PRT12_PC0
Motor_2_Forward__0__PORT EQU 12
Motor_2_Forward__0__SHIFT EQU 0
Motor_2_Forward__AG EQU CYREG_PRT12_AG
Motor_2_Forward__BIE EQU CYREG_PRT12_BIE
Motor_2_Forward__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Motor_2_Forward__BYP EQU CYREG_PRT12_BYP
Motor_2_Forward__DM0 EQU CYREG_PRT12_DM0
Motor_2_Forward__DM1 EQU CYREG_PRT12_DM1
Motor_2_Forward__DM2 EQU CYREG_PRT12_DM2
Motor_2_Forward__DR EQU CYREG_PRT12_DR
Motor_2_Forward__INP_DIS EQU CYREG_PRT12_INP_DIS
Motor_2_Forward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Motor_2_Forward__MASK EQU 0x01
Motor_2_Forward__PORT EQU 12
Motor_2_Forward__PRT EQU CYREG_PRT12_PRT
Motor_2_Forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Motor_2_Forward__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Motor_2_Forward__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Motor_2_Forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Motor_2_Forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Motor_2_Forward__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Motor_2_Forward__PS EQU CYREG_PRT12_PS
Motor_2_Forward__SHIFT EQU 0
Motor_2_Forward__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Motor_2_Forward__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Motor_2_Forward__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Motor_2_Forward__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Motor_2_Forward__SLW EQU CYREG_PRT12_SLW

; Motor_1_Backward
Motor_1_Backward__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Motor_1_Backward__0__MASK EQU 0x10
Motor_1_Backward__0__PC EQU CYREG_PRT12_PC4
Motor_1_Backward__0__PORT EQU 12
Motor_1_Backward__0__SHIFT EQU 4
Motor_1_Backward__AG EQU CYREG_PRT12_AG
Motor_1_Backward__BIE EQU CYREG_PRT12_BIE
Motor_1_Backward__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Motor_1_Backward__BYP EQU CYREG_PRT12_BYP
Motor_1_Backward__DM0 EQU CYREG_PRT12_DM0
Motor_1_Backward__DM1 EQU CYREG_PRT12_DM1
Motor_1_Backward__DM2 EQU CYREG_PRT12_DM2
Motor_1_Backward__DR EQU CYREG_PRT12_DR
Motor_1_Backward__INP_DIS EQU CYREG_PRT12_INP_DIS
Motor_1_Backward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Motor_1_Backward__MASK EQU 0x10
Motor_1_Backward__PORT EQU 12
Motor_1_Backward__PRT EQU CYREG_PRT12_PRT
Motor_1_Backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Motor_1_Backward__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Motor_1_Backward__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Motor_1_Backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Motor_1_Backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Motor_1_Backward__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Motor_1_Backward__PS EQU CYREG_PRT12_PS
Motor_1_Backward__SHIFT EQU 4
Motor_1_Backward__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Motor_1_Backward__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Motor_1_Backward__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Motor_1_Backward__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Motor_1_Backward__SLW EQU CYREG_PRT12_SLW

; Motor_2_Backward
Motor_2_Backward__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Motor_2_Backward__0__MASK EQU 0x02
Motor_2_Backward__0__PC EQU CYREG_PRT12_PC1
Motor_2_Backward__0__PORT EQU 12
Motor_2_Backward__0__SHIFT EQU 1
Motor_2_Backward__AG EQU CYREG_PRT12_AG
Motor_2_Backward__BIE EQU CYREG_PRT12_BIE
Motor_2_Backward__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Motor_2_Backward__BYP EQU CYREG_PRT12_BYP
Motor_2_Backward__DM0 EQU CYREG_PRT12_DM0
Motor_2_Backward__DM1 EQU CYREG_PRT12_DM1
Motor_2_Backward__DM2 EQU CYREG_PRT12_DM2
Motor_2_Backward__DR EQU CYREG_PRT12_DR
Motor_2_Backward__INP_DIS EQU CYREG_PRT12_INP_DIS
Motor_2_Backward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Motor_2_Backward__MASK EQU 0x02
Motor_2_Backward__PORT EQU 12
Motor_2_Backward__PRT EQU CYREG_PRT12_PRT
Motor_2_Backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Motor_2_Backward__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Motor_2_Backward__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Motor_2_Backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Motor_2_Backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Motor_2_Backward__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Motor_2_Backward__PS EQU CYREG_PRT12_PS
Motor_2_Backward__SHIFT EQU 1
Motor_2_Backward__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Motor_2_Backward__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Motor_2_Backward__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Motor_2_Backward__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Motor_2_Backward__SLW EQU CYREG_PRT12_SLW

; control_photodiode
control_photodiode_Sync_ctrl_reg__0__MASK EQU 0x01
control_photodiode_Sync_ctrl_reg__0__POS EQU 0
control_photodiode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
control_photodiode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
control_photodiode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
control_photodiode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
control_photodiode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
control_photodiode_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
control_photodiode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
control_photodiode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
control_photodiode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
control_photodiode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
control_photodiode_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
control_photodiode_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
control_photodiode_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
control_photodiode_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
control_photodiode_Sync_ctrl_reg__MASK EQU 0x01
control_photodiode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
control_photodiode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
control_photodiode_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Ultrasonic_Mux_Control
Ultrasonic_Mux_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Ultrasonic_Mux_Control_Sync_ctrl_reg__0__POS EQU 0
Ultrasonic_Mux_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Ultrasonic_Mux_Control_Sync_ctrl_reg__1__POS EQU 1
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Ultrasonic_Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Ultrasonic_Mux_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Ultrasonic_Mux_Control_Sync_ctrl_reg__2__POS EQU 2
Ultrasonic_Mux_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__MASK EQU 0x07
Ultrasonic_Mux_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Ultrasonic_Mux_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
autoVrefComparator_0__CLK EQU CYREG_CMP2_CLK
autoVrefComparator_0__CMP_MASK EQU 0x04
autoVrefComparator_0__CMP_NUMBER EQU 2
autoVrefComparator_0__CR EQU CYREG_CMP2_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT2_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x04
autoVrefComparator_0__LUT__MSK_SHIFT EQU 2
autoVrefComparator_0__LUT__MX EQU CYREG_LUT2_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x04
autoVrefComparator_0__LUT__SR_SHIFT EQU 2
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x04
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x04
autoVrefComparator_0__SW0 EQU CYREG_CMP2_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP2_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP2_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP2_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP2_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP2_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP2_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x04
autoVrefComparator_0__WRK_SHIFT EQU 2
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
