# VLSI-System-Design
### IF stage
![Untitled Diagram](https://user-images.githubusercontent.com/73687292/191699285-7eb4178c-e31e-487f-80ed-debaeecfce92.jpg)
### ID stage
![Untitled Diagram-WB (1)](https://user-images.githubusercontent.com/73687292/191699364-55e77b50-05b1-4338-91f0-c700ce4e4a97.jpg)
### EXE stage
![VLSIHW1-WB](https://user-images.githubusercontent.com/73687292/191699385-0e7b123e-e08c-49d3-aefc-0707de7c3426.jpg)
### MEM stage
![VLSIHW1-EXE](https://user-images.githubusercontent.com/73687292/191699420-2088f38f-7069-4860-b06e-1303086b715c.jpg)
### WB stage
![VLSIHW1-MEM](https://user-images.githubusercontent.com/73687292/191699440-f32932c7-ce59-43d0-8d8c-c833d4ad3779.jpg)
### BC stage
![VLSIHW1-WB](https://user-images.githubusercontent.com/73687292/191699459-8a324e27-0964-430a-812c-11c37e7d54ff.jpg)
### HC stage
![VLSIHW1-HC (2)](https://user-images.githubusercontent.com/73687292/191699748-4a425c21-bbed-4b71-924a-f928e31c4d9f.jpg)
### FU stage
![VLSIHW1-FU](https://user-images.githubusercontent.com/73687292/191699825-a2284743-b723-4d17-9ec1-37bff1f7c14c.jpg)
### Interface stage
![VLSIHW1-Interface](https://user-images.githubusercontent.com/73687292/191699883-ffc5b42f-f4d2-4976-aef1-7f1065e13c1c.jpg)

