// Seed: 2077039409
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4
);
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wor id_5,
    output supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    output tri0 id_14,
    input supply1 id_15,
    output logic id_16,
    input wor id_17
);
  wire id_19;
  reg  id_20 = 1;
  always @(1 or posedge 1) begin
    id_16 <= id_20;
  end
  module_0(
      id_15, id_1, id_6, id_4, id_6
  );
  wire id_21, id_22;
endmodule
