{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:31:43 2016 " "Info: Processing started: Mon Jan 25 18:31:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-arc_count " "Info: Found design unit 1: counter_4bit-arc_count" {  } { { "count.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/count.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Info: Found entity 1: counter_4bit" {  } { { "count.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/count.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4_16-decd " "Info: Found design unit 1: dec4_16-decd" {  } { { "dec4_16.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/dec4_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dec4_16 " "Info: Found entity 1: dec4_16" {  } { { "dec4_16.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/dec4_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwired_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hardwired_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwired_logic-hardwr " "Info: Found design unit 1: hardwired_logic-hardwr" {  } { { "hardwired_logic.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hardwired_logic " "Info: Found entity 1: hardwired_logic" {  } { { "hardwired_logic.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwired_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file hardwired_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwired " "Info: Found design unit 1: hardwired" {  } { { "hardwired_package.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_package.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_t.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file adder_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa_1bit-fa_arc " "Info: Found design unit 1: fa_1bit-fa_arc" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_t-arc " "Info: Found design unit 2: adder_t-arc" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 fa_1bit " "Info: Found entity 1: fa_1bit" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 adder_t " "Info: Found entity 2: adder_t" {  } { { "adder_t.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pack " "Info: Found design unit 1: alu_pack" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-rtl " "Info: Found design unit 2: ALU-rtl" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-arc_bus " "Info: Found design unit 1: data_bus-arc_bus" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Info: Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_reg-arc_inc_reg " "Info: Found design unit 1: inc_reg-arc_inc_reg" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 inc_reg " "Info: Found entity 1: inc_reg" {  } { { "inc_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/inc_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Info: Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to_ena.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to_ena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to_ena-arc " "Info: Found design unit 1: mux2to_ena-arc" {  } { { "mux2to_ena.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/mux2to_ena.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mux2to_ena " "Info: Found entity 1: mux2to_ena" {  } { { "mux2to_ena.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/mux2to_ena.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paral_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file paral_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paral_reg-arc_reg " "Info: Found design unit 1: paral_reg-arc_reg" {  } { { "paral_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/paral_reg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 paral_reg " "Info: Found entity 1: paral_reg" {  } { { "paral_reg.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/paral_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwr_cpu_pack.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file hwr_cpu_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwr_cpu_pack " "Info: Found design unit 1: hwr_cpu_pack" {  } { { "hwr_cpu_pack.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu_pack.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwr_cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hwr_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwr_cpu-arc_hwr_cpu " "Info: Found design unit 1: hwr_cpu-arc_hwr_cpu" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hwr_cpu " "Info: Found entity 1: hwr_cpu" {  } { { "hwr_cpu.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hwr_cpu " "Info: Elaborating entity \"hwr_cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwired_logic hardwired_logic:control_unit " "Info: Elaborating entity \"hardwired_logic\" for hierarchy \"hardwired_logic:control_unit\"" {  } { { "hwr_cpu.vhd" "control_unit" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit hardwired_logic:control_unit\|counter_4bit:counter " "Info: Elaborating entity \"counter_4bit\" for hierarchy \"hardwired_logic:control_unit\|counter_4bit:counter\"" {  } { { "hardwired_logic.vhd" "counter" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4_16 hardwired_logic:control_unit\|dec4_16:decoder " "Info: Elaborating entity \"dec4_16\" for hierarchy \"hardwired_logic:control_unit\|dec4_16:decoder\"" {  } { { "hardwired_logic.vhd" "decoder" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hardwired_logic.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:system_bus " "Info: Elaborating entity \"data_bus\" for hierarchy \"data_bus:system_bus\"" {  } { { "hwr_cpu.vhd" "system_bus" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:AR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:AR\"" {  } { { "hwr_cpu.vhd" "AR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_reg inc_reg:PC " "Info: Elaborating entity \"inc_reg\" for hierarchy \"inc_reg:PC\"" {  } { { "hwr_cpu.vhd" "PC" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:DR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:DR\"" {  } { { "hwr_cpu.vhd" "DR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_reg inc_reg:AC " "Info: Elaborating entity \"inc_reg\" for hierarchy \"inc_reg:AC\"" {  } { { "hwr_cpu.vhd" "AC" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paral_reg paral_reg:IR " "Info: Elaborating entity \"paral_reg\" for hierarchy \"paral_reg:IR\"" {  } { { "hwr_cpu.vhd" "IR" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_cpu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu_cpu\"" {  } { { "hwr_cpu.vhd" "alu_cpu" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_t ALU:alu_cpu\|adder_t:ADD_ACTION " "Info: Elaborating entity \"adder_t\" for hierarchy \"ALU:alu_cpu\|adder_t:ADD_ACTION\"" {  } { { "ALU.vhd" "ADD_ACTION" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1bit ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:7:FA " "Info: Elaborating entity \"fa_1bit\" for hierarchy \"ALU:alu_cpu\|adder_t:ADD_ACTION\|fa_1bit:\\G:7:FA\"" {  } { { "adder_t.vhd" "\\G:7:FA" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/adder_t.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to_ena ALU:alu_cpu\|mux2to_ena:ACTION_CHOOSE " "Info: Elaborating entity \"mux2to_ena\" for hierarchy \"ALU:alu_cpu\|mux2to_ena:ACTION_CHOOSE\"" {  } { { "ALU.vhd" "ACTION_CHOOSE" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/ALU.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:external_mem " "Info: Elaborating entity \"memory\" for hierarchy \"memory:external_mem\"" {  } { { "hwr_cpu.vhd" "external_mem" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:external_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:external_mem\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:external_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:external_mem\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/memory.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6j41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6j41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6j41 " "Info: Found entity 1: altsyncram_6j41" {  } { { "db/altsyncram_6j41.tdf" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/db/altsyncram_6j41.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6j41 memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated " "Info: Elaborating entity \"altsyncram_6j41\" for hierarchy \"memory:external_mem\|altsyncram:altsyncram_component\|altsyncram_6j41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[0\]~34 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[0\]~34\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[1\]~40 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[1\]~40\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[2\]~46 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[2\]~46\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[3\]~52 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[3\]~52\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[4\]~58 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[4\]~58\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[5\]~64 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[5\]~64\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[6\]~70 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[6\]~70\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "data_bus:system_bus\|databus\[7\]~75 " "Warning: Converting TRI node \"data_bus:system_bus\|databus\[7\]~75\" that feeds logic to an OR gate" {  } { { "data_bus.vhd" "" { Text "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/data_bus.vhd" 8 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to an OR gate" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Info: Implemented 95 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Allocated 317 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:32:13 2016 " "Info: Processing ended: Mon Jan 25 18:32:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
