# do ripple_carry_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:48 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:10:49 on Sep 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/ripple_carry_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:49 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 00:10:49 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/ripple_carry_adder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:49 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/ripple_carry_adder/ripple_carry_adder_tb.v 
# -- Compiling module ripple_carry_adder_tb
# 
# Top level modules:
# 	ripple_carry_adder_tb
# End time: 00:10:49 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ripple_carry_adder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ripple_carry_adder_tb 
# Start time: 00:10:49 on Sep 18,2024
# Loading work.ripple_carry_adder_tb
# Loading work.ripple_carry_adder
# Loading work.full_adder
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: eyantra  Hostname: eyantra-Zenbook-UX3404VA-Q420VA  ProcessID: 27716
#           Attempting to use alternate WLF file "./wlftDL1zjo".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftDL1zjo
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 00:11:53 on Sep 18,2024, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
