--
--	Conversion of Group17Robot.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Oct 20 16:05:29 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \control_led:clk\ : bit;
SIGNAL \control_led:rst\ : bit;
SIGNAL \control_led:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_7\:SIGNAL IS 2;
SIGNAL \control_led:control_out_7\ : bit;
SIGNAL \control_led:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_6\:SIGNAL IS 2;
SIGNAL \control_led:control_out_6\ : bit;
SIGNAL \control_led:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_5\:SIGNAL IS 2;
SIGNAL \control_led:control_out_5\ : bit;
SIGNAL \control_led:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_4\:SIGNAL IS 2;
SIGNAL \control_led:control_out_4\ : bit;
SIGNAL \control_led:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_3\:SIGNAL IS 2;
SIGNAL \control_led:control_out_3\ : bit;
SIGNAL \control_led:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \control_led:control_bus_2\:SIGNAL IS 2;
SIGNAL \control_led:control_out_2\ : bit;
SIGNAL Net_526_1 : bit;
SIGNAL \control_led:control_out_1\ : bit;
SIGNAL Net_526_0 : bit;
SIGNAL \control_led:control_out_0\ : bit;
SIGNAL \control_led:control_7\ : bit;
SIGNAL \control_led:control_6\ : bit;
SIGNAL \control_led:control_5\ : bit;
SIGNAL \control_led:control_4\ : bit;
SIGNAL \control_led:control_3\ : bit;
SIGNAL \control_led:control_2\ : bit;
SIGNAL \control_led:control_1\ : bit;
SIGNAL \control_led:control_0\ : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_2035 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL Net_2046 : bit;
SIGNAL Net_617 : bit;
SIGNAL Net_2063 : bit;
SIGNAL Net_619 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_548 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_553 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_554 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_555 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_550 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_549 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL Net_105 : bit;
SIGNAL AMuxHw_1_Decoder_enable : bit;
SIGNAL AMuxHw_1_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL AMuxHw_1_Decoder_old_id_0 : bit;
SIGNAL Net_608 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1 : bit;
TERMINAL Net_598 : bit;
TERMINAL Net_572 : bit;
TERMINAL Net_118 : bit;
SIGNAL tmpOE__RGB_Blue_net_0 : bit;
SIGNAL Net_2095 : bit;
SIGNAL tmpFB_0__RGB_Blue_net_0 : bit;
SIGNAL tmpIO_0__RGB_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_Blue_net_0 : bit;
SIGNAL tmpOE__Photo_Diode_2_net_0 : bit;
SIGNAL tmpFB_0__Photo_Diode_2_net_0 : bit;
SIGNAL tmpIO_0__Photo_Diode_2_net_0 : bit;
TERMINAL tmpSIOVREF__Photo_Diode_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Photo_Diode_2_net_0 : bit;
SIGNAL tmpOE__RGB_Red_net_0 : bit;
SIGNAL Net_2542 : bit;
SIGNAL tmpFB_0__RGB_Red_net_0 : bit;
SIGNAL tmpIO_0__RGB_Red_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_Red_net_0 : bit;
SIGNAL tmpOE__RGB_Green_net_0 : bit;
SIGNAL Net_2093 : bit;
SIGNAL tmpFB_0__RGB_Green_net_0 : bit;
SIGNAL tmpIO_0__RGB_Green_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_Green_net_0 : bit;
SIGNAL tmpOE__LED_Red_net_0 : bit;
SIGNAL Net_2091 : bit;
SIGNAL tmpFB_0__LED_Red_net_0 : bit;
SIGNAL tmpIO_0__LED_Red_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Red_net_0 : bit;
SIGNAL tmpOE__LED_Green_net_0 : bit;
SIGNAL Net_2056 : bit;
SIGNAL tmpFB_0__LED_Green_net_0 : bit;
SIGNAL tmpIO_0__LED_Green_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Green_net_0 : bit;
SIGNAL \IDAC8_1:Net_125\ : bit;
SIGNAL \IDAC8_1:Net_158\ : bit;
SIGNAL \IDAC8_1:Net_123\ : bit;
TERMINAL \IDAC8_1:Net_124\ : bit;
SIGNAL \IDAC8_1:Net_157\ : bit;
SIGNAL \IDAC8_1:Net_194\ : bit;
SIGNAL \IDAC8_1:Net_195\ : bit;
TERMINAL Net_2 : bit;
TERMINAL Net_55 : bit;
SIGNAL Net_391 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL Net_122 : bit;
SIGNAL \Timer_1:Net_55\ : bit;
SIGNAL Net_3833 : bit;
SIGNAL \Timer_1:Net_53\ : bit;
SIGNAL \Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_126 : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_1:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3832 : bit;
SIGNAL \Timer_1:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_124 : bit;
ATTRIBUTE soft of Net_124:SIGNAL IS '1';
SIGNAL \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_1\ : bit;
SIGNAL \Timer_1:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_0\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN6_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN6_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sIntCapCount:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sIntCapCount:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sIntCapCount:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sIntCapCount:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sIntCapCount:MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN7_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODIN7_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sIntCapCount:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_1:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_1:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc3\ : bit;
SIGNAL \Timer_1:TimerUDB:nc4\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL tmpOE__Trigger_1_net_0 : bit;
SIGNAL Net_129 : bit;
SIGNAL tmpIO_0__Trigger_1_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_1_net_0 : bit;
SIGNAL tmpOE__Echo_1_net_0 : bit;
SIGNAL Net_130 : bit;
SIGNAL tmpIO_0__Echo_1_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_1_net_0 : bit;
SIGNAL Net_156 : bit;
SIGNAL Net_154 : bit;
SIGNAL Net_153 : bit;
SIGNAL tmpOE__Trigger_2_net_0 : bit;
SIGNAL Net_144 : bit;
SIGNAL tmpIO_0__Trigger_2_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_2_net_0 : bit;
SIGNAL tmpOE__Trigger_3_net_0 : bit;
SIGNAL Net_145 : bit;
SIGNAL tmpIO_0__Trigger_3_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_3_net_0 : bit;
SIGNAL tmpOE__Trigger_4_net_0 : bit;
SIGNAL Net_146 : bit;
SIGNAL tmpIO_0__Trigger_4_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_4_net_0 : bit;
SIGNAL tmpOE__Trigger_5_net_0 : bit;
SIGNAL Net_147 : bit;
SIGNAL tmpIO_0__Trigger_5_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_5_net_0 : bit;
SIGNAL tmpOE__Echo_2_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpIO_0__Echo_2_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_2_net_0 : bit;
SIGNAL tmpOE__Echo_3_net_0 : bit;
SIGNAL Net_149 : bit;
SIGNAL tmpIO_0__Echo_3_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_3_net_0 : bit;
SIGNAL tmpOE__Echo_4_net_0 : bit;
SIGNAL Net_150 : bit;
SIGNAL tmpIO_0__Echo_4_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_4_net_0 : bit;
SIGNAL tmpOE__Echo_5_net_0 : bit;
SIGNAL Net_151 : bit;
SIGNAL tmpIO_0__Echo_5_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_5_net_0 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_155_2 : bit;
SIGNAL Net_155_1 : bit;
SIGNAL Net_155_0 : bit;
SIGNAL Net_152 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_157 : bit;
SIGNAL Net_158 : bit;
SIGNAL \Ultrasonic_Mux_Control:clk\ : bit;
SIGNAL \Ultrasonic_Mux_Control:rst\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Ultrasonic_Mux_Control:control_bus_7\:SIGNAL IS 2;
SIGNAL \Ultrasonic_Mux_Control:control_out_7\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Ultrasonic_Mux_Control:control_bus_6\:SIGNAL IS 2;
SIGNAL \Ultrasonic_Mux_Control:control_out_6\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Ultrasonic_Mux_Control:control_bus_5\:SIGNAL IS 2;
SIGNAL \Ultrasonic_Mux_Control:control_out_5\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Ultrasonic_Mux_Control:control_bus_4\:SIGNAL IS 2;
SIGNAL \Ultrasonic_Mux_Control:control_out_4\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Ultrasonic_Mux_Control:control_bus_3\:SIGNAL IS 2;
SIGNAL \Ultrasonic_Mux_Control:control_out_3\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_out_2\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_out_1\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_out_0\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_7\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_6\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_5\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_4\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_3\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_2\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_1\ : bit;
SIGNAL \Ultrasonic_Mux_Control:control_0\ : bit;
SIGNAL Net_1916 : bit;
SIGNAL Net_1983 : bit;
SIGNAL Net_3852 : bit;
SIGNAL Net_3840 : bit;
SIGNAL tmpOE__Rack_Servo_net_0 : bit;
SIGNAL Net_470 : bit;
SIGNAL tmpFB_0__Rack_Servo_net_0 : bit;
SIGNAL tmpIO_0__Rack_Servo_net_0 : bit;
TERMINAL tmpSIOVREF__Rack_Servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rack_Servo_net_0 : bit;
SIGNAL tmpOE__Gripper_Servo_net_0 : bit;
SIGNAL Net_442 : bit;
SIGNAL tmpFB_0__Gripper_Servo_net_0 : bit;
SIGNAL tmpIO_0__Gripper_Servo_net_0 : bit;
TERMINAL tmpSIOVREF__Gripper_Servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Gripper_Servo_net_0 : bit;
SIGNAL \Gripper_Servo_PWM:Net_107\ : bit;
SIGNAL \Gripper_Servo_PWM:Net_113\ : bit;
SIGNAL \Gripper_Servo_PWM:Net_63\ : bit;
SIGNAL \Gripper_Servo_PWM:Net_57\ : bit;
SIGNAL \Gripper_Servo_PWM:Net_54\ : bit;
SIGNAL Net_4571 : bit;
SIGNAL Net_4568 : bit;
SIGNAL \Gripper_Servo_PWM:Net_114\ : bit;
SIGNAL \Rack_Servo_PWM:Net_107\ : bit;
SIGNAL \Rack_Servo_PWM:Net_113\ : bit;
SIGNAL \Rack_Servo_PWM:Net_63\ : bit;
SIGNAL \Rack_Servo_PWM:Net_57\ : bit;
SIGNAL \Rack_Servo_PWM:Net_54\ : bit;
SIGNAL Net_4582 : bit;
SIGNAL Net_4579 : bit;
SIGNAL \Rack_Servo_PWM:Net_114\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL Net_39 : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_585 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL tmpOE__Photo_Diode_1_net_0 : bit;
SIGNAL tmpFB_0__Photo_Diode_1_net_0 : bit;
SIGNAL tmpIO_0__Photo_Diode_1_net_0 : bit;
TERMINAL tmpSIOVREF__Photo_Diode_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Photo_Diode_1_net_0 : bit;
SIGNAL tmpOE__LED_Blue_net_0 : bit;
SIGNAL Net_571 : bit;
SIGNAL tmpFB_0__LED_Blue_net_0 : bit;
SIGNAL tmpIO_0__LED_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Blue_net_0 : bit;
SIGNAL \TIA_1:Net_37\ : bit;
SIGNAL \TIA_1:Net_52\ : bit;
SIGNAL \TIA_1:Net_38\ : bit;
SIGNAL \TIA_1:Net_39\ : bit;
SIGNAL \TIA_1:Net_60\ : bit;
SIGNAL tmpOE__Pin_Start_net_0 : bit;
SIGNAL tmpIO_0__Pin_Start_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Start_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Start_net_0 : bit;
SIGNAL Net_2086 : bit;
SIGNAL Net_2092 : bit;
SIGNAL Net_2082 : bit;
SIGNAL \control_photodiode:clk\ : bit;
SIGNAL \control_photodiode:rst\ : bit;
SIGNAL \control_photodiode:control_out_0\ : bit;
SIGNAL Net_633 : bit;
SIGNAL \control_photodiode:control_out_1\ : bit;
SIGNAL Net_634 : bit;
SIGNAL \control_photodiode:control_out_2\ : bit;
SIGNAL Net_635 : bit;
SIGNAL \control_photodiode:control_out_3\ : bit;
SIGNAL Net_636 : bit;
SIGNAL \control_photodiode:control_out_4\ : bit;
SIGNAL Net_637 : bit;
SIGNAL \control_photodiode:control_out_5\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \control_photodiode:control_out_6\ : bit;
SIGNAL Net_639 : bit;
SIGNAL \control_photodiode:control_out_7\ : bit;
SIGNAL \control_photodiode:control_7\ : bit;
SIGNAL \control_photodiode:control_6\ : bit;
SIGNAL \control_photodiode:control_5\ : bit;
SIGNAL \control_photodiode:control_4\ : bit;
SIGNAL \control_photodiode:control_3\ : bit;
SIGNAL \control_photodiode:control_2\ : bit;
SIGNAL \control_photodiode:control_1\ : bit;
SIGNAL \control_photodiode:control_0\ : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL Net_2094 : bit;
SIGNAL \demux_3:tmp__demux_3_0_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_1_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_0_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_1_reg\ : bit;
SIGNAL Net_2090 : bit;
SIGNAL Net_2565 : bit;
TERMINAL Net_2100 : bit;
TERMINAL Net_2101 : bit;
TERMINAL Net_2099 : bit;
TERMINAL Net_2103 : bit;
TERMINAL Net_2104 : bit;
TERMINAL Net_2102 : bit;
TERMINAL Net_2106 : bit;
TERMINAL Net_2107 : bit;
TERMINAL Net_2105 : bit;
SIGNAL \Motor_Left_Decoder:Net_1129\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_43\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1275\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_49\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_82\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_89\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1251\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_95\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_91\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:Net_102\ : bit;
SIGNAL Net_2712 : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1260\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1264\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1203\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Decoder:Net_1290\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:sync_clock\ : bit;
SIGNAL Net_4589 : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:A_j\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:A_k\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_4590 : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:B_j\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:B_k\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:index_filt\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1232\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_2\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:error\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_3\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_1\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_0\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_0\ : bit;
SIGNAL \Motor_Left_Decoder:Net_530\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_1\ : bit;
SIGNAL \Motor_Left_Decoder:Net_611\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_2\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_3\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_4\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_5\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:status_6\ : bit;
SIGNAL Net_2713 : bit;
SIGNAL \Motor_Left_Decoder:Net_1151\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1248\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1229\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1272\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1287\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1129\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_43\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1275\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_49\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_82\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_89\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1251\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_95\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_91\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:Net_102\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1260\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1264\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1203\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Decoder:Net_1290\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:sync_clock\ : bit;
SIGNAL Net_2714 : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:A_j\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:A_k\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_2715 : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:B_j\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:B_k\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:index_filt\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1232\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_2\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:error\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_3\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_1\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_0\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_0\ : bit;
SIGNAL \Motor_Right_Decoder:Net_530\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_1\ : bit;
SIGNAL \Motor_Right_Decoder:Net_611\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_2\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_3\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_4\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_5\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:status_6\ : bit;
SIGNAL Net_2718 : bit;
SIGNAL \Motor_Right_Decoder:Net_1151\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1248\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1229\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1272\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1287\ : bit;
SIGNAL tmpOE__Motor_Left_Phase_A_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Phase_A_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Phase_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Phase_A_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Phase_B_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Phase_B_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Phase_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Phase_B_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Phase_A_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Phase_A_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Phase_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Phase_A_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Phase_B_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Phase_B_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Phase_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Phase_B_net_0 : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:km_run\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_3199 : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:control_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:reset\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:status_0\ : bit;
SIGNAL \Motor_Left_Driver:Net_55\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Left_Driver:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Left_Driver:PWMUDB:compare1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:compare2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Motor_Left_Driver:Net_101\ : bit;
SIGNAL \Motor_Left_Driver:Net_96\ : bit;
SIGNAL Net_3646 : bit;
SIGNAL Net_3647 : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3718 : bit;
SIGNAL Net_3648 : bit;
SIGNAL Net_3645 : bit;
SIGNAL \Motor_Left_Driver:Net_113\ : bit;
SIGNAL \Motor_Left_Driver:Net_107\ : bit;
SIGNAL \Motor_Left_Driver:Net_114\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:km_run\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:control_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:prevCapture\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:capt_rising\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:capt_falling\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:hwCapture\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:hwEnable\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:trig_last\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:trig_rise\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:trig_fall\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:trig_out\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:runmode_enable\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_enable\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:tc_i\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sc_kill\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:min_kill\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_kill\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:km_tc\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:db_tc\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_sel\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:reset\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:status_0\ : bit;
SIGNAL \Motor_Right_Driver:Net_55\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:prevCompare1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_status\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_status\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:fifo_full\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_capture\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_less\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_less\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Motor_Right_Driver:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Motor_Right_Driver:PWMUDB:compare1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:compare2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm_i\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm1_i\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm2_i\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Motor_Right_Driver:Net_101\ : bit;
SIGNAL \Motor_Right_Driver:Net_96\ : bit;
SIGNAL Net_3672 : bit;
SIGNAL Net_3784 : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm_temp\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODIN9_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODIN9_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3725 : bit;
SIGNAL Net_3674 : bit;
SIGNAL Net_3671 : bit;
SIGNAL \Motor_Right_Driver:Net_113\ : bit;
SIGNAL \Motor_Right_Driver:Net_107\ : bit;
SIGNAL \Motor_Right_Driver:Net_114\ : bit;
SIGNAL tmpOE__Motor_Left_Forward_net_0 : bit;
SIGNAL Net_3714 : bit;
SIGNAL tmpFB_0__Motor_Left_Forward_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Forward_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Forward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Forward_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Backward_net_0 : bit;
SIGNAL Net_3683 : bit;
SIGNAL tmpFB_0__Motor_Left_Backward_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Backward_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Backward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Backward_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Backward_net_0 : bit;
SIGNAL Net_3673 : bit;
SIGNAL tmpFB_0__Motor_Right_Backward_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Backward_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Backward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Backward_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Forward_net_0 : bit;
SIGNAL Net_3707 : bit;
SIGNAL tmpFB_0__Motor_Right_Forward_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Forward_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Forward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Forward_net_0 : bit;
SIGNAL \Motor_Left_Control:clk\ : bit;
SIGNAL \Motor_Left_Control:rst\ : bit;
SIGNAL Net_3721 : bit;
SIGNAL \Motor_Left_Control:control_out_0\ : bit;
SIGNAL Net_3689 : bit;
SIGNAL \Motor_Left_Control:control_out_1\ : bit;
SIGNAL Net_3690 : bit;
SIGNAL \Motor_Left_Control:control_out_2\ : bit;
SIGNAL Net_3691 : bit;
SIGNAL \Motor_Left_Control:control_out_3\ : bit;
SIGNAL Net_3693 : bit;
SIGNAL \Motor_Left_Control:control_out_4\ : bit;
SIGNAL Net_3694 : bit;
SIGNAL \Motor_Left_Control:control_out_5\ : bit;
SIGNAL Net_3695 : bit;
SIGNAL \Motor_Left_Control:control_out_6\ : bit;
SIGNAL Net_3696 : bit;
SIGNAL \Motor_Left_Control:control_out_7\ : bit;
SIGNAL \Motor_Left_Control:control_7\ : bit;
SIGNAL \Motor_Left_Control:control_6\ : bit;
SIGNAL \Motor_Left_Control:control_5\ : bit;
SIGNAL \Motor_Left_Control:control_4\ : bit;
SIGNAL \Motor_Left_Control:control_3\ : bit;
SIGNAL \Motor_Left_Control:control_2\ : bit;
SIGNAL \Motor_Left_Control:control_1\ : bit;
SIGNAL \Motor_Left_Control:control_0\ : bit;
SIGNAL \demux_5:tmp__demux_5_0_reg\ : bit;
SIGNAL \demux_5:tmp__demux_5_1_reg\ : bit;
SIGNAL \demux_6:tmp__demux_6_0_reg\ : bit;
SIGNAL Net_3726 : bit;
SIGNAL \demux_6:tmp__demux_6_1_reg\ : bit;
SIGNAL \Motor_Right_Control:clk\ : bit;
SIGNAL \Motor_Right_Control:rst\ : bit;
SIGNAL \Motor_Right_Control:control_out_0\ : bit;
SIGNAL Net_3755 : bit;
SIGNAL \Motor_Right_Control:control_out_1\ : bit;
SIGNAL Net_3756 : bit;
SIGNAL \Motor_Right_Control:control_out_2\ : bit;
SIGNAL Net_3757 : bit;
SIGNAL \Motor_Right_Control:control_out_3\ : bit;
SIGNAL Net_3759 : bit;
SIGNAL \Motor_Right_Control:control_out_4\ : bit;
SIGNAL Net_3760 : bit;
SIGNAL \Motor_Right_Control:control_out_5\ : bit;
SIGNAL Net_3761 : bit;
SIGNAL \Motor_Right_Control:control_out_6\ : bit;
SIGNAL Net_3762 : bit;
SIGNAL \Motor_Right_Control:control_out_7\ : bit;
SIGNAL \Motor_Right_Control:control_7\ : bit;
SIGNAL \Motor_Right_Control:control_6\ : bit;
SIGNAL \Motor_Right_Control:control_5\ : bit;
SIGNAL \Motor_Right_Control:control_4\ : bit;
SIGNAL \Motor_Right_Control:control_3\ : bit;
SIGNAL \Motor_Right_Control:control_2\ : bit;
SIGNAL \Motor_Right_Control:control_1\ : bit;
SIGNAL \Motor_Right_Control:control_0\ : bit;
SIGNAL \MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_10:neq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_550D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL AMuxHw_1_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1D : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1251\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Motor_Left_Decoder:Net_1203\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_2\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_3\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_1\\D\ : bit;
SIGNAL \Motor_Left_Decoder:bQuadDec:state_0\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1251\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Motor_Right_Decoder:Net_1203\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_2\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_3\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_1\\D\ : bit;
SIGNAL \Motor_Right_Decoder:bQuadDec:state_0\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_Left_Driver:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Motor_Right_Driver:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

Net_548 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_550D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_553 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not Net_553 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_553)
	OR (not Net_553 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_553 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_553 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not Net_553 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_553 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_553));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

AMuxHw_1_Decoder_one_hot_0D <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_608));

AMuxHw_1_Decoder_one_hot_1D <= ((AMuxHw_1_Decoder_old_id_0 and Net_608));

\Timer_1:TimerUDB:capt_fifo_load\ <= ((not Net_130 and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\)
	OR (not Net_149 and not Net_155_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_1)
	OR (not Net_148 and not Net_155_1 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_0)
	OR (not Net_150 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_1 and Net_155_0)
	OR (not Net_151 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2)
	OR (\Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2 and Net_155_0)
	OR (\Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_155_2 and Net_155_1));

\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:run_mode\ and \Timer_1:TimerUDB:per_zero\));

\Timer_1:TimerUDB:hwEnable\ <= ((not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_151 and Net_155_2)
	OR (not Net_155_2 and \Timer_1:TimerUDB:control_7\ and Net_150 and Net_155_1 and Net_155_0)
	OR (not Net_155_2 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_149 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_148 and Net_155_0)
	OR (not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_130));

\Timer_1:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not Net_124 and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and not Net_124 and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:control_1\ and not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:capt_fifo_load\ and not Net_124 and \Timer_1:TimerUDB:int_capt_count_1\));

\Timer_1:TimerUDB:int_capt_count_0\\D\ <= ((not \Timer_1:TimerUDB:int_capt_count_1\ and not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:capt_fifo_load\)
	OR (not \Timer_1:TimerUDB:control_1\ and not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:capt_fifo_load\ and not Net_124 and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:capt_fifo_load\));

\Timer_1:TimerUDB:capt_int_temp\\D\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:capt_fifo_load\)
	OR (not \Timer_1:TimerUDB:control_0\ and not Net_124 and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not Net_124 and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not Net_124 and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:capt_fifo_load\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

\Timer_1:TimerUDB:runmode_enable\\D\ <= ((not \Timer_1:TimerUDB:per_zero\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_151 and Net_155_2)
	OR (not \Timer_1:TimerUDB:run_mode\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_151 and Net_155_2)
	OR (not \Timer_1:TimerUDB:timer_enable\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_151 and Net_155_2)
	OR (not \Timer_1:TimerUDB:per_zero\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and \Timer_1:TimerUDB:control_7\ and Net_150 and Net_155_1 and Net_155_0)
	OR (not \Timer_1:TimerUDB:run_mode\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and \Timer_1:TimerUDB:control_7\ and Net_150 and Net_155_1 and Net_155_0)
	OR (not \Timer_1:TimerUDB:timer_enable\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and \Timer_1:TimerUDB:control_7\ and Net_150 and Net_155_1 and Net_155_0)
	OR (not \Timer_1:TimerUDB:per_zero\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_149 and Net_155_1)
	OR (not \Timer_1:TimerUDB:run_mode\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_149 and Net_155_1)
	OR (not \Timer_1:TimerUDB:timer_enable\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_149 and Net_155_1)
	OR (not \Timer_1:TimerUDB:per_zero\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_148 and Net_155_0)
	OR (not \Timer_1:TimerUDB:run_mode\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_148 and Net_155_0)
	OR (not \Timer_1:TimerUDB:timer_enable\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and \Timer_1:TimerUDB:control_7\ and Net_148 and Net_155_0)
	OR (not \Timer_1:TimerUDB:per_zero\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_130)
	OR (not \Timer_1:TimerUDB:run_mode\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_130)
	OR (not \Timer_1:TimerUDB:timer_enable\ and not Net_124 and not \Timer_1:TimerUDB:trig_disable\ and not Net_155_2 and not Net_155_1 and not Net_155_0 and \Timer_1:TimerUDB:control_7\ and Net_130));

\Timer_1:TimerUDB:trig_disable\\D\ <= ((not Net_124 and \Timer_1:TimerUDB:timer_enable\ and \Timer_1:TimerUDB:run_mode\ and \Timer_1:TimerUDB:per_zero\)
	OR (not Net_124 and \Timer_1:TimerUDB:trig_disable\));

Net_126 <= ((not Net_155_1 and not Net_155_0 and Net_151 and Net_155_2)
	OR (not Net_155_2 and Net_150 and Net_155_1 and Net_155_0)
	OR (not Net_155_2 and not Net_155_0 and Net_149 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and Net_148 and Net_155_0)
	OR (not Net_155_2 and not Net_155_1 and not Net_155_0 and Net_130));

Net_124 <= ((not Net_155_1 and not Net_155_0 and Net_147 and Net_155_2)
	OR (not Net_155_2 and Net_146 and Net_155_1 and Net_155_0)
	OR (not Net_155_2 and not Net_155_0 and Net_145 and Net_155_1)
	OR (not Net_155_2 and not Net_155_1 and Net_144 and Net_155_0)
	OR (not Net_155_2 and not Net_155_1 and not Net_155_0 and Net_129));

Net_1916 <= (not Net_1983);

Net_571 <= (Net_608
	OR not Net_526_0
	OR not Net_526_1);

Net_2093 <= (not Net_608
	OR Net_526_0
	OR not Net_526_1);

Net_2056 <= (Net_608
	OR Net_526_0
	OR not Net_526_1);

Net_2035 <=  ('1') ;

Net_2095 <= (not Net_608
	OR not Net_526_0
	OR not Net_526_1);

Net_2091 <= (Net_608
	OR not Net_526_0
	OR Net_526_1);

Net_2542 <= (not Net_608
	OR not Net_526_0
	OR Net_526_1);

\Motor_Left_Decoder:Cnt16:CounterUDB:reload\ <= (\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\
	OR \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Left_Decoder:Net_1260\);

\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\ <= ((not \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\ and \Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\));

\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\ <= ((not \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\ and \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\));

\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\ <= ((not \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\ and \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\));

\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\ <= ((not \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\ and \Motor_Left_Decoder:Cnt16:CounterUDB:control_7\ and \Motor_Left_Decoder:Net_1203\));

\Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\ <= (\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Left_Decoder:Cnt16:CounterUDB:overflow\);

\Motor_Left_Decoder:bQuadDec:quad_A_filt\\D\ <= ((\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\));

\Motor_Left_Decoder:bQuadDec:quad_B_filt\\D\ <= ((\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\)
	OR (\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\));

\Motor_Left_Decoder:bQuadDec:state_3\\D\ <= ((not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\));

\Motor_Left_Decoder:bQuadDec:state_2\\D\ <= ((\Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (\Motor_Left_Decoder:Net_1260\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (\Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (\Motor_Left_Decoder:Net_1260\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (\Motor_Left_Decoder:Net_1260\ and \Motor_Left_Decoder:bQuadDec:error\));

\Motor_Left_Decoder:bQuadDec:state_1\\D\ <= ((not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:error\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:state_1\));

\Motor_Left_Decoder:bQuadDec:state_0\\D\ <= ((not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:error\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:state_0\));

\Motor_Left_Decoder:Net_1251\\D\ <= ((not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:Net_1251\ and \Motor_Left_Decoder:bQuadDec:error\)
	OR (not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:Net_1251\ and \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and \Motor_Left_Decoder:Net_1251\ and \Motor_Left_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:Net_1251\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:Net_1251\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:Net_1251\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:Net_1251\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\));

\Motor_Left_Decoder:Net_1203\\D\ <= ((not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and \Motor_Left_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Left_Decoder:Net_1260\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:Net_1203\ and \Motor_Left_Decoder:bQuadDec:error\)
	OR (not \Motor_Left_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Left_Decoder:bQuadDec:error\ and not \Motor_Left_Decoder:bQuadDec:state_1\ and not \Motor_Left_Decoder:bQuadDec:state_0\ and \Motor_Left_Decoder:bQuadDec:quad_B_filt\));

\Motor_Left_Decoder:Net_530\ <= ((not \Motor_Left_Decoder:Net_1264\ and \Motor_Left_Decoder:Net_1275\ and \Motor_Left_Decoder:Net_1251\));

\Motor_Left_Decoder:Net_611\ <= ((not \Motor_Left_Decoder:Net_1251\ and not \Motor_Left_Decoder:Net_1264\ and \Motor_Left_Decoder:Net_1275\));

\Motor_Right_Decoder:Cnt16:CounterUDB:reload\ <= (\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\
	OR \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Right_Decoder:Net_1260\);

\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\ <= ((not \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\ and \Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\));

\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\ <= ((not \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\ and \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\));

\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\ <= ((not \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\ and \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\));

\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\ <= ((not \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\ and \Motor_Right_Decoder:Cnt16:CounterUDB:control_7\ and \Motor_Right_Decoder:Net_1203\));

\Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\ <= (\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\
	OR \Motor_Right_Decoder:Cnt16:CounterUDB:overflow\);

\Motor_Right_Decoder:bQuadDec:quad_A_filt\\D\ <= ((\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\));

\Motor_Right_Decoder:bQuadDec:quad_B_filt\\D\ <= ((\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\)
	OR (\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\));

\Motor_Right_Decoder:bQuadDec:state_3\\D\ <= ((not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\));

\Motor_Right_Decoder:bQuadDec:state_2\\D\ <= ((\Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (\Motor_Right_Decoder:Net_1260\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (\Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (\Motor_Right_Decoder:Net_1260\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (\Motor_Right_Decoder:Net_1260\ and \Motor_Right_Decoder:bQuadDec:error\));

\Motor_Right_Decoder:bQuadDec:state_1\\D\ <= ((not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:error\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:state_1\));

\Motor_Right_Decoder:bQuadDec:state_0\\D\ <= ((not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:error\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:state_0\));

\Motor_Right_Decoder:Net_1251\\D\ <= ((not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:Net_1251\ and \Motor_Right_Decoder:bQuadDec:error\)
	OR (not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:Net_1251\ and \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and \Motor_Right_Decoder:Net_1251\ and \Motor_Right_Decoder:bQuadDec:state_1\)
	OR (not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:Net_1251\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\)
	OR (not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:Net_1251\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:Net_1251\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:Net_1251\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\));

\Motor_Right_Decoder:Net_1203\\D\ <= ((not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:quad_B_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and \Motor_Right_Decoder:bQuadDec:state_0\)
	OR (not \Motor_Right_Decoder:Net_1260\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:Net_1203\ and \Motor_Right_Decoder:bQuadDec:error\)
	OR (not \Motor_Right_Decoder:bQuadDec:quad_A_filt\ and not \Motor_Right_Decoder:bQuadDec:error\ and not \Motor_Right_Decoder:bQuadDec:state_1\ and not \Motor_Right_Decoder:bQuadDec:state_0\ and \Motor_Right_Decoder:bQuadDec:quad_B_filt\));

\Motor_Right_Decoder:Net_530\ <= ((not \Motor_Right_Decoder:Net_1264\ and \Motor_Right_Decoder:Net_1275\ and \Motor_Right_Decoder:Net_1251\));

\Motor_Right_Decoder:Net_611\ <= ((not \Motor_Right_Decoder:Net_1251\ and not \Motor_Right_Decoder:Net_1264\ and \Motor_Right_Decoder:Net_1275\));

\Motor_Left_Driver:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_Left_Driver:PWMUDB:tc_i\);

\Motor_Left_Driver:PWMUDB:dith_count_1\\D\ <= ((not \Motor_Left_Driver:PWMUDB:dith_count_1\ and \Motor_Left_Driver:PWMUDB:tc_i\ and \Motor_Left_Driver:PWMUDB:dith_count_0\)
	OR (not \Motor_Left_Driver:PWMUDB:dith_count_0\ and \Motor_Left_Driver:PWMUDB:dith_count_1\)
	OR (not \Motor_Left_Driver:PWMUDB:tc_i\ and \Motor_Left_Driver:PWMUDB:dith_count_1\));

\Motor_Left_Driver:PWMUDB:dith_count_0\\D\ <= ((not \Motor_Left_Driver:PWMUDB:dith_count_0\ and \Motor_Left_Driver:PWMUDB:tc_i\)
	OR (not \Motor_Left_Driver:PWMUDB:tc_i\ and \Motor_Left_Driver:PWMUDB:dith_count_0\));

\Motor_Left_Driver:PWMUDB:cmp1_status\ <= ((not \Motor_Left_Driver:PWMUDB:prevCompare1\ and \Motor_Left_Driver:PWMUDB:cmp1_less\));

\Motor_Left_Driver:PWMUDB:status_2\ <= ((\Motor_Left_Driver:PWMUDB:runmode_enable\ and \Motor_Left_Driver:PWMUDB:tc_i\));

\Motor_Left_Driver:PWMUDB:pwm_i\ <= ((\Motor_Left_Driver:PWMUDB:runmode_enable\ and \Motor_Left_Driver:PWMUDB:cmp1_less\));

\Motor_Right_Driver:PWMUDB:sc_kill_tmp\\D\ <= (not \Motor_Right_Driver:PWMUDB:tc_i\);

\Motor_Right_Driver:PWMUDB:dith_count_1\\D\ <= ((not \Motor_Right_Driver:PWMUDB:dith_count_1\ and \Motor_Right_Driver:PWMUDB:tc_i\ and \Motor_Right_Driver:PWMUDB:dith_count_0\)
	OR (not \Motor_Right_Driver:PWMUDB:dith_count_0\ and \Motor_Right_Driver:PWMUDB:dith_count_1\)
	OR (not \Motor_Right_Driver:PWMUDB:tc_i\ and \Motor_Right_Driver:PWMUDB:dith_count_1\));

\Motor_Right_Driver:PWMUDB:dith_count_0\\D\ <= ((not \Motor_Right_Driver:PWMUDB:dith_count_0\ and \Motor_Right_Driver:PWMUDB:tc_i\)
	OR (not \Motor_Right_Driver:PWMUDB:tc_i\ and \Motor_Right_Driver:PWMUDB:dith_count_0\));

\Motor_Right_Driver:PWMUDB:cmp1_status\ <= ((not \Motor_Right_Driver:PWMUDB:prevCompare1\ and \Motor_Right_Driver:PWMUDB:cmp1_less\));

\Motor_Right_Driver:PWMUDB:status_2\ <= ((\Motor_Right_Driver:PWMUDB:runmode_enable\ and \Motor_Right_Driver:PWMUDB:tc_i\));

\Motor_Right_Driver:PWMUDB:pwm_i\ <= ((\Motor_Right_Driver:PWMUDB:runmode_enable\ and \Motor_Right_Driver:PWMUDB:cmp1_less\));

Net_3714 <= ((not Net_3721 and Net_3718));

Net_3683 <= ((Net_3718 and Net_3721));

Net_3707 <= ((not Net_3726 and Net_3725));

Net_3673 <= ((Net_3725 and Net_3726));

\control_led:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\control_led:control_7\, \control_led:control_6\, \control_led:control_5\, \control_led:control_4\,
			\control_led:control_3\, \control_led:control_2\, Net_526_1, Net_526_0));
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_548,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_553,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>Net_2035,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>Net_2035,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b4eae5b-14e3-4b27-a416-486788ba7636",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_105,
		dig_domain_out=>open);
AMuxHw_1:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"00",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_598, Net_572),
		hw_ctrl_en=>(AMuxHw_1_Decoder_one_hot_1, AMuxHw_1_Decoder_one_hot_0),
		vout=>Net_118);
RGB_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e8de6b0-3613-44ab-96a7-2c2d105a4bee",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_2095,
		fb=>(tmpFB_0__RGB_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_Blue_net_0),
		siovref=>(tmpSIOVREF__RGB_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_Blue_net_0);
Photo_Diode_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adb03681-2aa3-4fdf-930b-016942f907ed",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>(tmpFB_0__Photo_Diode_2_net_0),
		analog=>Net_598,
		io=>(tmpIO_0__Photo_Diode_2_net_0),
		siovref=>(tmpSIOVREF__Photo_Diode_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Photo_Diode_2_net_0);
RGB_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c036f53-2b33-40a7-8140-9bbd33262740",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_2542,
		fb=>(tmpFB_0__RGB_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_Red_net_0),
		siovref=>(tmpSIOVREF__RGB_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_Red_net_0);
RGB_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf4b2aeb-590d-4e3d-8623-40b6373d2992",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_2093,
		fb=>(tmpFB_0__RGB_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_Green_net_0),
		siovref=>(tmpSIOVREF__RGB_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_Green_net_0);
LED_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15bf2e92-a889-4991-82ca-e4e5243bb258",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_2091,
		fb=>(tmpFB_0__LED_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Red_net_0),
		siovref=>(tmpSIOVREF__LED_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Red_net_0);
LED_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63415664-f033-41a0-8c37-c53f8547ae15",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_2056,
		fb=>(tmpFB_0__LED_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Green_net_0),
		siovref=>(tmpSIOVREF__LED_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Green_net_0);
\IDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8_1:Net_124\,
		iout=>Net_118);
\IDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8_1:Net_124\);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_2);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_55);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_391,
		dig_domain_out=>open);
\Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_391,
		enable=>Net_2035,
		clock_out=>\Timer_1:TimerUDB:ClockOutFromEnBlock\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_391,
		enable=>Net_2035,
		clock_out=>\Timer_1:TimerUDB:Clk_Ctl_i\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:control_6\, \Timer_1:TimerUDB:control_5\, \Timer_1:TimerUDB:control_4\,
			\Timer_1:TimerUDB:control_3\, \Timer_1:TimerUDB:control_2\, \Timer_1:TimerUDB:control_1\, \Timer_1:TimerUDB:control_0\));
\Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_124,
		clock=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_1:TimerUDB:status_3\,
			\Timer_1:TimerUDB:status_2\, \Timer_1:TimerUDB:capt_int_temp\, \Timer_1:TimerUDB:status_tc\),
		interrupt=>Net_122);
\Timer_1:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_124, \Timer_1:TimerUDB:timer_enable\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_1:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_1:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_1:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_1:TimerUDB:sT16:timerdp:cap_1\, \Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_1:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_1:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_124, \Timer_1:TimerUDB:timer_enable\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_1:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_1:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_1:TimerUDB:sT16:timerdp:cap_1\, \Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_1:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Trigger_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71dbca8d-6a52-4b11-b6be-30607f67afa7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_129,
		analog=>(open),
		io=>(tmpIO_0__Trigger_1_net_0),
		siovref=>(tmpSIOVREF__Trigger_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_1_net_0);
Echo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"947c8f49-a709-44ee-a119-2d82120a0e87",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_130,
		analog=>(open),
		io=>(tmpIO_0__Echo_1_net_0),
		siovref=>(tmpSIOVREF__Echo_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_1_net_0);
Sonic:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_122);
Trigger_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f1aae99-b8cb-4aba-a1e9-c5d2ed9b6480",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_144,
		analog=>(open),
		io=>(tmpIO_0__Trigger_2_net_0),
		siovref=>(tmpSIOVREF__Trigger_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_2_net_0);
Trigger_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c78d218c-23e8-4aa7-9cc6-91b2345942e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_145,
		analog=>(open),
		io=>(tmpIO_0__Trigger_3_net_0),
		siovref=>(tmpSIOVREF__Trigger_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_3_net_0);
Trigger_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cdc8ea0a-940b-4eef-945c-3e0410ecb3b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_146,
		analog=>(open),
		io=>(tmpIO_0__Trigger_4_net_0),
		siovref=>(tmpSIOVREF__Trigger_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_4_net_0);
Trigger_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dcef36ae-e8cd-4344-b37d-cc4273ce74a9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_147,
		analog=>(open),
		io=>(tmpIO_0__Trigger_5_net_0),
		siovref=>(tmpSIOVREF__Trigger_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_5_net_0);
Echo_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"01d8ee4e-51f6-48e4-919b-22e2d32cbdab",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_148,
		analog=>(open),
		io=>(tmpIO_0__Echo_2_net_0),
		siovref=>(tmpSIOVREF__Echo_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_2_net_0);
Echo_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3581642e-ffb6-4b29-b67a-6adeb71183e4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_149,
		analog=>(open),
		io=>(tmpIO_0__Echo_3_net_0),
		siovref=>(tmpSIOVREF__Echo_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_3_net_0);
Echo_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ca46266-99d5-4704-900d-06d4eefe74bd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_150,
		analog=>(open),
		io=>(tmpIO_0__Echo_4_net_0),
		siovref=>(tmpSIOVREF__Echo_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_4_net_0);
Echo_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08a0be01-761d-4247-a5e3-e22b9859a289",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_151,
		analog=>(open),
		io=>(tmpIO_0__Echo_5_net_0),
		siovref=>(tmpSIOVREF__Echo_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_5_net_0);
\Ultrasonic_Mux_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Ultrasonic_Mux_Control:control_7\, \Ultrasonic_Mux_Control:control_6\, \Ultrasonic_Mux_Control:control_5\, \Ultrasonic_Mux_Control:control_4\,
			\Ultrasonic_Mux_Control:control_3\, Net_155_2, Net_155_1, Net_155_0));
Start:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1916);
Rack_Servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"614436e6-5494-4d58-a266-cc02578e92c5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_470,
		fb=>(tmpFB_0__Rack_Servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rack_Servo_net_0),
		siovref=>(tmpSIOVREF__Rack_Servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rack_Servo_net_0);
Gripper_Servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6803e9f7-8fba-4cc5-bd1c-37ca566f07a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_442,
		fb=>(tmpFB_0__Gripper_Servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__Gripper_Servo_net_0),
		siovref=>(tmpSIOVREF__Gripper_Servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Gripper_Servo_net_0);
\Gripper_Servo_PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_391,
		kill=>zero,
		enable=>Net_2035,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Gripper_Servo_PWM:Net_63\,
		compare=>Net_442,
		interrupt=>\Gripper_Servo_PWM:Net_54\);
\Rack_Servo_PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_391,
		kill=>zero,
		enable=>Net_2035,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Rack_Servo_PWM:Net_63\,
		compare=>Net_470,
		interrupt=>\Rack_Servo_PWM:Net_54\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_39,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"196a67aa-fdc3-465d-b159-93c289699376/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>Net_2);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_585);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"196a67aa-fdc3-465d-b159-93c289699376/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1562500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>Net_2035,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_585);
Photo_Diode_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>(tmpFB_0__Photo_Diode_1_net_0),
		analog=>Net_572,
		io=>(tmpIO_0__Photo_Diode_1_net_0),
		siovref=>(tmpSIOVREF__Photo_Diode_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Photo_Diode_1_net_0);
LED_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_571,
		fb=>(tmpFB_0__LED_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Blue_net_0),
		siovref=>(tmpSIOVREF__LED_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Blue_net_0);
\TIA_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_55,
		vin=>Net_118,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\TIA_1:Net_60\,
		vout=>Net_39);
Pin_Start:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48b29688-d57f-429d-87c8-cda6a28deb2d",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_1983,
		analog=>(open),
		io=>(tmpIO_0__Pin_Start_net_0),
		siovref=>(tmpSIOVREF__Pin_Start_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Start_net_0);
\control_photodiode:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\control_photodiode:control_7\, \control_photodiode:control_6\, \control_photodiode:control_5\, \control_photodiode:control_4\,
			\control_photodiode:control_3\, \control_photodiode:control_2\, \control_photodiode:control_1\, Net_608));
Q_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PNP_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_2100, Net_2101, Net_2099));
Q_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PNP_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_2103, Net_2104, Net_2102));
Q_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PNP_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_2106, Net_2107, Net_2105));
\Motor_Left_Decoder:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Motor_Left_Decoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Left_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\);
\Motor_Left_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Left_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Motor_Left_Decoder:Cnt16:CounterUDB:control_7\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_6\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_5\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_4\,
			\Motor_Left_Decoder:Cnt16:CounterUDB:control_3\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_2\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:control_0\));
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Motor_Left_Decoder:Net_1260\,
		clock=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Motor_Left_Decoder:Cnt16:CounterUDB:status_6\, \Motor_Left_Decoder:Cnt16:CounterUDB:status_5\, zero, \Motor_Left_Decoder:Cnt16:CounterUDB:status_3\,
			\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\, \Motor_Left_Decoder:Cnt16:CounterUDB:status_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:status_0\),
		interrupt=>\Motor_Left_Decoder:Cnt16:Net_43\);
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Left_Decoder:Net_1251\, \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\, \Motor_Left_Decoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc16\,
		cl0=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc17\,
		z0=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc1\,
		ff0=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc10\,
		ce1=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc2\,
		cl1=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Left_Decoder:Net_1251\, \Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\, \Motor_Left_Decoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Left_Decoder:Cnt16:CounterUDB:per_equal\,
		cl0=>\Motor_Left_Decoder:Cnt16:CounterUDB:nc43\,
		z0=>\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\,
		ff0=>\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\,
		ce1=>\Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Motor_Left_Decoder:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Motor_Left_Decoder:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Motor_Left_Decoder:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Left_Decoder:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Left_Decoder:bQuadDec:sync_clock\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_4589,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_4590,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\);
\Motor_Left_Decoder:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\);
\Motor_Left_Decoder:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Motor_Left_Decoder:bQuadDec:error\,
			\Motor_Left_Decoder:Net_1260\, \Motor_Left_Decoder:Net_611\, \Motor_Left_Decoder:Net_530\),
		interrupt=>Net_2713);
\Motor_Right_Decoder:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Motor_Right_Decoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Right_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\);
\Motor_Right_Decoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Right_Decoder:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Motor_Right_Decoder:Cnt16:CounterUDB:control_7\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_6\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_5\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_4\,
			\Motor_Right_Decoder:Cnt16:CounterUDB:control_3\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_2\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:control_0\));
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Motor_Right_Decoder:Net_1260\,
		clock=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Motor_Right_Decoder:Cnt16:CounterUDB:status_6\, \Motor_Right_Decoder:Cnt16:CounterUDB:status_5\, zero, \Motor_Right_Decoder:Cnt16:CounterUDB:status_3\,
			\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\, \Motor_Right_Decoder:Cnt16:CounterUDB:status_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:status_0\),
		interrupt=>\Motor_Right_Decoder:Cnt16:Net_43\);
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Right_Decoder:Net_1251\, \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\, \Motor_Right_Decoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc16\,
		cl0=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc17\,
		z0=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc1\,
		ff0=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc10\,
		ce1=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc2\,
		cl1=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Right_Decoder:Net_1251\, \Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\, \Motor_Right_Decoder:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Right_Decoder:Cnt16:CounterUDB:per_equal\,
		cl0=>\Motor_Right_Decoder:Cnt16:CounterUDB:nc43\,
		z0=>\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\,
		ff0=>\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\,
		ce1=>\Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Motor_Right_Decoder:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Motor_Right_Decoder:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Motor_Right_Decoder:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Right_Decoder:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2712,
		enable=>Net_2035,
		clock_out=>\Motor_Right_Decoder:bQuadDec:sync_clock\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_2714,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_2715,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\);
\Motor_Right_Decoder:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\);
\Motor_Right_Decoder:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Motor_Right_Decoder:bQuadDec:error\,
			\Motor_Right_Decoder:Net_1260\, \Motor_Right_Decoder:Net_611\, \Motor_Right_Decoder:Net_530\),
		interrupt=>Net_2718);
Motor_Left_Phase_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"179e55b8-d94c-4b6b-98f3-ffe1f6182295",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_4590,
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Phase_A_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Phase_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Phase_A_net_0);
Motor_Left_Phase_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c78b1bc-3128-405b-b540-3aa97797a463",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_4589,
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Phase_B_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Phase_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Phase_B_net_0);
Motor_Right_Phase_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02cf8e49-237e-43e4-82ba-13463a9e8927",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_2714,
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Phase_A_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Phase_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Phase_A_net_0);
Motor_Right_Phase_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b53ba7d0-9f2b-4545-ab43-4429dd25443a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>(zero),
		fb=>Net_2715,
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Phase_B_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Phase_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Phase_B_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aeada8c9-fe2b-491e-a9d1-3decedea5092",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2712,
		dig_domain_out=>open);
\Motor_Left_Driver:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3199,
		enable=>Net_2035,
		clock_out=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\);
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_Left_Driver:PWMUDB:control_7\, \Motor_Left_Driver:PWMUDB:control_6\, \Motor_Left_Driver:PWMUDB:control_5\, \Motor_Left_Driver:PWMUDB:control_4\,
			\Motor_Left_Driver:PWMUDB:control_3\, \Motor_Left_Driver:PWMUDB:control_2\, \Motor_Left_Driver:PWMUDB:control_1\, \Motor_Left_Driver:PWMUDB:control_0\));
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_Left_Driver:PWMUDB:status_5\, zero, \Motor_Left_Driver:PWMUDB:status_3\,
			\Motor_Left_Driver:PWMUDB:status_2\, \Motor_Left_Driver:PWMUDB:status_1\, \Motor_Left_Driver:PWMUDB:status_0\),
		interrupt=>\Motor_Left_Driver:Net_55\);
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Left_Driver:PWMUDB:tc_i\, \Motor_Left_Driver:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Left_Driver:PWMUDB:cmp1_eq\,
		cl0=>\Motor_Left_Driver:PWMUDB:cmp1_less\,
		z0=>\Motor_Left_Driver:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_Left_Driver:PWMUDB:cmp2_eq\,
		cl1=>\Motor_Left_Driver:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_Left_Driver:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_Left_Driver:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Left_Driver:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Motor_Right_Driver:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3199,
		enable=>Net_2035,
		clock_out=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\);
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Motor_Right_Driver:PWMUDB:control_7\, \Motor_Right_Driver:PWMUDB:control_6\, \Motor_Right_Driver:PWMUDB:control_5\, \Motor_Right_Driver:PWMUDB:control_4\,
			\Motor_Right_Driver:PWMUDB:control_3\, \Motor_Right_Driver:PWMUDB:control_2\, \Motor_Right_Driver:PWMUDB:control_1\, \Motor_Right_Driver:PWMUDB:control_0\));
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Motor_Right_Driver:PWMUDB:status_5\, zero, \Motor_Right_Driver:PWMUDB:status_3\,
			\Motor_Right_Driver:PWMUDB:status_2\, \Motor_Right_Driver:PWMUDB:status_1\, \Motor_Right_Driver:PWMUDB:status_0\),
		interrupt=>\Motor_Right_Driver:Net_55\);
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Motor_Right_Driver:PWMUDB:tc_i\, \Motor_Right_Driver:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Motor_Right_Driver:PWMUDB:cmp1_eq\,
		cl0=>\Motor_Right_Driver:PWMUDB:cmp1_less\,
		z0=>\Motor_Right_Driver:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Motor_Right_Driver:PWMUDB:cmp2_eq\,
		cl1=>\Motor_Right_Driver:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Motor_Right_Driver:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Motor_Right_Driver:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Motor_Right_Driver:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
Motor_Left_Forward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc085fb3-d09d-4b07-8763-f32310d42a3d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_3714,
		fb=>(tmpFB_0__Motor_Left_Forward_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Forward_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Forward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Forward_net_0);
Motor_Left_Backward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ec7506d-3e67-4800-bb78-9af6b1ee6da1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_3683,
		fb=>(tmpFB_0__Motor_Left_Backward_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Backward_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Backward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Backward_net_0);
Motor_Right_Backward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15c97b3d-dd4b-4047-8745-72c8e3c8c0e8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_3673,
		fb=>(tmpFB_0__Motor_Right_Backward_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Backward_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Backward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Backward_net_0);
Motor_Right_Forward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8487e073-33ba-41ff-9add-918c728f7f20",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_2035),
		y=>Net_3707,
		fb=>(tmpFB_0__Motor_Right_Forward_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Forward_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Forward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_2035,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_2035,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Forward_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"73f2cd29-cae6-4b71-b8d8-1e754f63e804",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3199,
		dig_domain_out=>open);
\Motor_Left_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_Left_Control:control_7\, \Motor_Left_Control:control_6\, \Motor_Left_Control:control_5\, \Motor_Left_Control:control_4\,
			\Motor_Left_Control:control_3\, \Motor_Left_Control:control_2\, \Motor_Left_Control:control_1\, Net_3721));
\Motor_Right_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Motor_Right_Control:control_7\, \Motor_Right_Control:control_6\, \Motor_Right_Control:control_5\, \Motor_Right_Control:control_4\,
			\Motor_Right_Control:control_3\, \Motor_Right_Control:control_2\, \Motor_Right_Control:control_1\, Net_3726));
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_550:cy_dff
	PORT MAP(d=>Net_550D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_550);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
AMuxHw_1_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_608,
		clk=>Net_105,
		q=>AMuxHw_1_Decoder_old_id_0);
AMuxHw_1_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_0D,
		clk=>Net_105,
		q=>AMuxHw_1_Decoder_one_hot_0);
AMuxHw_1_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_1D,
		clk=>Net_105,
		q=>AMuxHw_1_Decoder_one_hot_1);
\Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_126,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_last\);
\Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:hwEnable\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:run_mode\);
\Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:status_tc\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:tc_reg_i\);
\Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:capt_fifo_load\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_out_reg_i\);
\Timer_1:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:int_capt_count_1\);
\Timer_1:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:int_capt_count_0\);
\Timer_1:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capt_int_temp\);
\Timer_1:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:timer_enable\);
\Timer_1:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:trig_disable\\D\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:trig_disable\);
\Motor_Left_Decoder:Net_1251\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Net_1251\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:Net_1251\);
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Cnt16:CounterUDB:prevCapture\);
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Cnt16:CounterUDB:overflow\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\);
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Cnt16:CounterUDB:status_1\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\);
\Motor_Left_Decoder:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Cnt16:CounterUDB:reload_tc\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Net_1275\);
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\);
\Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Net_1264\);
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Net_1203\,
		clk=>\Motor_Left_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\);
\Motor_Left_Decoder:Net_1203\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:Net_1203\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:Net_1203\);
\Motor_Left_Decoder:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_A_filt\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_A_filt\);
\Motor_Left_Decoder:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:quad_B_filt\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:quad_B_filt\);
\Motor_Left_Decoder:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:state_2\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:Net_1260\);
\Motor_Left_Decoder:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:state_3\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:error\);
\Motor_Left_Decoder:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:state_1\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:state_1\);
\Motor_Left_Decoder:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Motor_Left_Decoder:bQuadDec:state_0\\D\,
		clk=>\Motor_Left_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Left_Decoder:bQuadDec:state_0\);
\Motor_Right_Decoder:Net_1251\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Net_1251\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:Net_1251\);
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Cnt16:CounterUDB:prevCapture\);
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Cnt16:CounterUDB:overflow\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\);
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Cnt16:CounterUDB:status_1\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\);
\Motor_Right_Decoder:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Cnt16:CounterUDB:reload_tc\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Net_1275\);
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\);
\Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Net_1264\);
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Net_1203\,
		clk=>\Motor_Right_Decoder:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\);
\Motor_Right_Decoder:Net_1203\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:Net_1203\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:Net_1203\);
\Motor_Right_Decoder:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_A_filt\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_A_filt\);
\Motor_Right_Decoder:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:quad_B_filt\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:quad_B_filt\);
\Motor_Right_Decoder:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:state_2\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:Net_1260\);
\Motor_Right_Decoder:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:state_3\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:error\);
\Motor_Right_Decoder:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:state_1\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:state_1\);
\Motor_Right_Decoder:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Motor_Right_Decoder:bQuadDec:state_0\\D\,
		clk=>\Motor_Right_Decoder:bQuadDec:sync_clock\,
		q=>\Motor_Right_Decoder:bQuadDec:state_0\);
\Motor_Left_Driver:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_2035,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:min_kill_reg\);
\Motor_Left_Driver:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:prevCapture\);
\Motor_Left_Driver:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:trig_last\);
\Motor_Left_Driver:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:runmode_enable\);
\Motor_Left_Driver:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:sc_kill_tmp\);
\Motor_Left_Driver:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_2035,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:ltch_kill_reg\);
\Motor_Left_Driver:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:dith_count_1\);
\Motor_Left_Driver:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:dith_count_0\);
\Motor_Left_Driver:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:cmp1_less\,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:prevCompare1\);
\Motor_Left_Driver:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:status_0\);
\Motor_Left_Driver:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:status_1\);
\Motor_Left_Driver:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:status_5\);
\Motor_Left_Driver:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:pwm_i\,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3718);
\Motor_Left_Driver:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:pwm1_i_reg\);
\Motor_Left_Driver:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:pwm2_i_reg\);
\Motor_Left_Driver:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Left_Driver:PWMUDB:status_2\,
		clk=>\Motor_Left_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Left_Driver:PWMUDB:tc_i_reg\);
\Motor_Right_Driver:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_2035,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:min_kill_reg\);
\Motor_Right_Driver:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:prevCapture\);
\Motor_Right_Driver:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:trig_last\);
\Motor_Right_Driver:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:runmode_enable\);
\Motor_Right_Driver:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:sc_kill_tmp\);
\Motor_Right_Driver:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_2035,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:ltch_kill_reg\);
\Motor_Right_Driver:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:dith_count_1\);
\Motor_Right_Driver:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:dith_count_0\);
\Motor_Right_Driver:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:cmp1_less\,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:prevCompare1\);
\Motor_Right_Driver:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:status_0\);
\Motor_Right_Driver:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:status_1\);
\Motor_Right_Driver:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:status_5\);
\Motor_Right_Driver:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:pwm_i\,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3725);
\Motor_Right_Driver:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:pwm1_i_reg\);
\Motor_Right_Driver:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:pwm2_i_reg\);
\Motor_Right_Driver:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Motor_Right_Driver:PWMUDB:status_2\,
		clk=>\Motor_Right_Driver:PWMUDB:ClockOutFromEnBlock\,
		q=>\Motor_Right_Driver:PWMUDB:tc_i_reg\);

END R_T_L;
