{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529857836791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529857836791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 25 00:30:36 2018 " "Processing started: Mon Jun 25 00:30:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529857836791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857836791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857836791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529857837289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529857837289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work3_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work3_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work3_1 " "Found entity 1: work3_1" {  } { { "work3_1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/work3_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/FPGA_WORK/final_project/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7.v 1 1 " "Found 1 design units, including 1 entities, in source file led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7 " "Found entity 1: LED7" {  } { { "LED7.v" "" { Text "D:/FPGA_WORK/final_project/LED7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.bdf" "" { Schematic "D:/FPGA_WORK/final_project/fsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_2 " "Found entity 1: Lab1_2" {  } { { "Lab1_2.bdf" "" { Schematic "D:/FPGA_WORK/final_project/Lab1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ck1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ck1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ck1 " "Found entity 1: ck1" {  } { { "ck1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/ck1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.bdf" "" { Schematic "D:/FPGA_WORK/final_project/lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7_5bit " "Found entity 1: LED7_5bit" {  } { { "LED7_5bit.v" "" { Text "D:/FPGA_WORK/final_project/LED7_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l10downto0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l10downto0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L10downto0 " "Found entity 1: L10downto0" {  } { { "L10downto0.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L10downto0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l8to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l8to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L8to1 " "Found entity 1: L8to1" {  } { { "L8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L8to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l2to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L2to1 " "Found entity 1: L2to1" {  } { { "L2to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4to1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l4to1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L4to1 " "Found entity 1: L4to1" {  } { { "L4to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4bit_add.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l4bit_add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L4bit_add " "Found entity 1: L4bit_add" {  } { { "L4bit_add.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L4bit_add.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/FPGA_WORK/final_project/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529857849556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857849556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529857849603 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "JKFF inst11 " "Primitive \"JKFF\" of instance \"inst11\" not used" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 336 328 392 416 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1529857849619 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst13 " "Primitive \"VCC\" of instance \"inst13\" not used" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 328 288 320 344 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1529857849619 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 88 272 336 136 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1529857849619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst2 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst2\"" {  } { { "final_project.bdf" "inst2" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 64 608 704 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2to1 fsm:inst2\|L2to1:inst3 " "Elaborating entity \"L2to1\" for hierarchy \"fsm:inst2\|L2to1:inst3\"" {  } { { "fsm.bdf" "inst3" { Schematic "D:/FPGA_WORK/final_project/fsm.bdf" { { 136 896 992 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "L2to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L2to1.bdf" { { 200 432 480 232 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst14 " "Elaborating entity \"clk\" for hierarchy \"clk:inst14\"" {  } { { "final_project.bdf" "inst14" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 168 376 496 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L8to1 L8to1:inst30 " "Elaborating entity \"L8to1\" for hierarchy \"L8to1:inst30\"" {  } { { "final_project.bdf" "inst30" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 176 888 984 400 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "L8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L8to1.bdf" { { 128 320 368 160 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "L8to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L8to1.bdf" { { 176 320 368 208 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_2 Lab1_2:inst9 " "Elaborating entity \"Lab1_2\" for hierarchy \"Lab1_2:inst9\"" {  } { { "final_project.bdf" "inst9" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 224 552 648 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work3_1 work3_1:inst3 " "Elaborating entity \"work3_1\" for hierarchy \"work3_1:inst3\"" {  } { { "final_project.bdf" "inst3" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 368 536 632 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L4to1 L4to1:inst28 " "Elaborating entity \"L4to1\" for hierarchy \"L4to1:inst28\"" {  } { { "final_project.bdf" "inst28" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 464 536 632 624 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ck1 ck1:inst6 " "Elaborating entity \"ck1\" for hierarchy \"ck1:inst6\"" {  } { { "final_project.bdf" "inst6" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 464 160 256 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "CK1 " "Pin \"CK1\" overlaps another pin, block, or symbol" {  } { { "ck1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/ck1.bdf" { { 704 688 864 720 "CK1" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:inst38 " "Elaborating entity \"lab4\" for hierarchy \"lab4:inst38\"" {  } { { "final_project.bdf" "inst38" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 624 536 632 752 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L10downto0 L10downto0:inst37 " "Elaborating entity \"L10downto0\" for hierarchy \"L10downto0:inst37\"" {  } { { "final_project.bdf" "inst37" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 752 536 632 880 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L4bit_add L4bit_add:inst39 " "Elaborating entity \"L4bit_add\" for hierarchy \"L4bit_add:inst39\"" {  } { { "final_project.bdf" "inst39" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 880 536 632 1072 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7 LED7:inst " "Elaborating entity \"LED7\" for hierarchy \"LED7:inst\"" {  } { { "final_project.bdf" "inst" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 64 952 1096 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7_5bit LED7_5bit:inst27 " "Elaborating entity \"LED7_5bit\" for hierarchy \"LED7_5bit:inst27\"" {  } { { "final_project.bdf" "inst27" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 1520 864 1008 1664 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857849650 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "L4to1:inst28\|inst6~0 " "Found clock multiplexer L4to1:inst28\|inst6~0" {  } { { "L4to1.bdf" "" { Schematic "D:/FPGA_WORK/final_project/L4to1.bdf" { { 248 696 760 328 "inst6" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1529857850140 "|final_project|L4to1:inst28|inst6~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1529857850140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L4bit_L1\[2\] GND " "Pin \"L4bit_L1\[2\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 1560 1032 1208 1576 "L4bit_L1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529857850528 "|final_project|L4bit_L1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4bit_L1\[1\] GND " "Pin \"L4bit_L1\[1\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 1560 1032 1208 1576 "L4bit_L1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529857850528 "|final_project|L4bit_L1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5bit_L1\[1\] GND " "Pin \"L5bit_L1\[1\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "D:/FPGA_WORK/final_project/final_project.bdf" { { 1400 1040 1216 1416 "L5bit_L1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529857850528 "|final_project|L5bit_L1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529857850528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529857850653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529857851803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529857851803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529857851897 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529857851897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529857851897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529857851897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529857851940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 25 00:30:51 2018 " "Processing ended: Mon Jun 25 00:30:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529857851940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529857851940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529857851940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529857851940 ""}
