# Mips_Pipelined_processor

This is an implementation of a five staged pipe-lined processor, as a part of Computer Architecture course

## Table of Contents

1. [Introduction](#introduction)
2. [Installation](#installation)
3. [Documentation](#docs)
4. [Features](#features)

## Introduction

## Installation

## Docs
check the  [design](https://drive.google.com/file/d/1MArcDH0OHeN0Py6HnXPKBTKLQmv5ap55/view?usp=sharing)

Please check the [project requirments](https://drive.google.com/file/d/1HDgNozBxp5MKYxWd6w-z8D7tO4FS0iX6/view?usp=drive_open)

### Instruction Set Archtecture

### Schematic

## Features

## Running simulation in batch mode

```
vsim -c -do sim/modelsim/<test>.do
```

