// Seed: 558477541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_16 = 1 ? id_12 : 1 - 1'b0;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_7;
  assign id_3 = id_7#(
      .id_2(id_2),
      .id_3(id_6),
      .id_3(id_6),
      .id_6(1),
      .id_3(1),
      .id_7(1)
  );
  wor  id_8;
  wire id_9 = id_9;
  module_0(
      id_4,
      id_9,
      id_8,
      id_9,
      id_4,
      id_9,
      id_7,
      id_7,
      id_8,
      id_3,
      id_9,
      id_9,
      id_8,
      id_7,
      id_8,
      id_7,
      id_3,
      id_9,
      id_9,
      id_7
  );
  assign id_5[1] = id_3 & 1;
  wire  id_10;
  uwire id_11 = id_8 == 1 < 1'b0;
  wire  id_12;
endmodule
