INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ipshared/7ac2/hdl/registerIP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registerIP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_registerIP_0_0/sim/zynq_design_registerIP_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_registerIP_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/ip/zynq_design_axi_smc_1/bd_0/ip/ip_1/sim/bd_375a_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_375a_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.ip_user_files/bd/zynq_design/sim/zynq_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zynq_design_wrapper'
