[N
30
5
10 ADDR_WIDTH
20
4 in10
22
4 in11
21
4 in12
23
4 in13
24
4 in14
25
4 in15
6
8 mux2t1_n
8
1 N
3
3 rtl
12
5 WIDTH
27
11 ones_comp_n
30
9 structure
28
15 addsub_overflow
11
10 behavioral
1
63 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/work
16
3 in2
14
3 in4
13
3 in5
15
3 in6
17
3 in7
18
3 in8
19
3 in9
29
15 riscv_processor
4
10 DATA_WIDTH
9
13 carry_adder_n
10
8 mux_16t1
7
10 structural
2
3 mem
26
18 carry_adder_n_over
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
26
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
29
30
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
28
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
10
11
20
14
1
0
0
]
[P
1
10
11
21
22
1
0
0
]
[P
1
10
11
23
22
1
0
0
]
[P
1
10
11
24
22
1
0
0
]
[P
1
10
11
25
22
1
0
0
]
[P
1
10
11
13
14
1
0
0
]
[P
1
10
11
15
16
1
0
0
]
[P
1
10
11
17
14
1
0
0
]
[P
1
10
11
18
14
1
0
0
]
[P
1
10
11
19
14
1
0
0
]
