# Intro_to_Verilog
Repo of all my first Verilog projects to learn the language and RTL baisics

