-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal trunc_ln46_fu_292_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_304_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_296_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_320_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_16_fu_342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_354_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_16_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_s_fu_346_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_16_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_16_fu_370_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_17_fu_392_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_404_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_17_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_15_fu_396_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_17_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_17_fu_420_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_18_fu_442_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_454_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_18_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_16_fu_446_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_18_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_18_fu_470_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_19_fu_492_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_fu_504_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_19_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_17_fu_496_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_19_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_19_fu_520_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_20_fu_542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_554_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_20_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_18_fu_546_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_20_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_20_fu_570_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_21_fu_592_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_604_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_21_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_19_fu_596_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_21_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_21_fu_620_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_22_fu_642_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_fu_654_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_22_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_20_fu_646_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_22_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_22_fu_670_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_23_fu_692_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_704_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_23_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_21_fu_696_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_23_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_23_fu_720_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_24_fu_742_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_754_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_24_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_22_fu_746_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_24_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_24_fu_770_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_25_fu_792_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_fu_804_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_25_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_23_fu_796_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_25_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_25_fu_820_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_26_fu_842_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_fu_854_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_26_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_24_fu_846_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_26_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_26_fu_870_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_27_fu_892_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_904_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_27_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_25_fu_896_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_27_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_27_fu_920_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_28_fu_942_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_fu_954_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_28_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_26_fu_946_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_28_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_28_fu_970_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_29_fu_992_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_1004_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_29_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_27_fu_996_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_29_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_29_fu_1020_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_30_fu_1042_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_1054_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_30_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_28_fu_1046_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_30_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_30_fu_1070_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_31_fu_1092_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_1104_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_31_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_29_fu_1096_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_31_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_31_fu_1120_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_32_fu_1142_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_1154_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_32_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_30_fu_1146_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_32_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_32_fu_1170_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_33_fu_1192_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_1204_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_33_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_31_fu_1196_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_33_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_33_fu_1220_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_34_fu_1242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_1254_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_34_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_32_fu_1246_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_34_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_34_fu_1270_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_35_fu_1292_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_fu_1304_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_35_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_33_fu_1296_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_35_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_35_fu_1320_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_36_fu_1342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_1354_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_36_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_34_fu_1346_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_36_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_36_fu_1370_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_37_fu_1392_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_fu_1404_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_37_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_35_fu_1396_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_37_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_37_fu_1420_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_38_fu_1442_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_1454_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_38_fu_1464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_36_fu_1446_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_38_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_38_fu_1470_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_39_fu_1492_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_1504_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_39_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_37_fu_1496_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_39_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_39_fu_1520_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_40_fu_1542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_38_fu_1554_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_40_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_38_fu_1546_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_40_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_40_fu_1570_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_41_fu_1592_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_1604_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_41_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_39_fu_1596_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_41_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_41_fu_1620_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_42_fu_1642_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_1654_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_42_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_40_fu_1646_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_42_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_42_fu_1670_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_43_fu_1692_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_1704_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_43_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_41_fu_1696_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_43_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_43_fu_1720_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_44_fu_1742_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_fu_1754_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_44_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_42_fu_1746_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_44_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_44_fu_1770_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_45_fu_1792_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_fu_1804_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_45_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_43_fu_1796_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_45_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_45_fu_1820_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln46_46_fu_1842_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_fu_1854_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_46_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln46_44_fu_1846_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln45_46_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_46_fu_1870_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_fu_328_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_16_fu_378_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_17_fu_428_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_18_fu_478_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_19_fu_528_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_20_fu_578_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_21_fu_628_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_22_fu_678_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_23_fu_728_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_24_fu_778_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_25_fu_828_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_26_fu_878_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_27_fu_928_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_28_fu_978_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_29_fu_1028_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_30_fu_1078_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_31_fu_1128_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_32_fu_1178_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_33_fu_1228_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_34_fu_1278_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_35_fu_1328_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_36_fu_1378_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_37_fu_1428_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_38_fu_1478_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_39_fu_1528_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_40_fu_1578_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_41_fu_1628_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_42_fu_1678_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_43_fu_1728_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_44_fu_1778_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_45_fu_1828_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln45_46_fu_1878_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_328_p3;
    ap_return_1 <= select_ln45_16_fu_378_p3;
    ap_return_10 <= select_ln45_25_fu_828_p3;
    ap_return_11 <= select_ln45_26_fu_878_p3;
    ap_return_12 <= select_ln45_27_fu_928_p3;
    ap_return_13 <= select_ln45_28_fu_978_p3;
    ap_return_14 <= select_ln45_29_fu_1028_p3;
    ap_return_15 <= select_ln45_30_fu_1078_p3;
    ap_return_16 <= select_ln45_31_fu_1128_p3;
    ap_return_17 <= select_ln45_32_fu_1178_p3;
    ap_return_18 <= select_ln45_33_fu_1228_p3;
    ap_return_19 <= select_ln45_34_fu_1278_p3;
    ap_return_2 <= select_ln45_17_fu_428_p3;
    ap_return_20 <= select_ln45_35_fu_1328_p3;
    ap_return_21 <= select_ln45_36_fu_1378_p3;
    ap_return_22 <= select_ln45_37_fu_1428_p3;
    ap_return_23 <= select_ln45_38_fu_1478_p3;
    ap_return_24 <= select_ln45_39_fu_1528_p3;
    ap_return_25 <= select_ln45_40_fu_1578_p3;
    ap_return_26 <= select_ln45_41_fu_1628_p3;
    ap_return_27 <= select_ln45_42_fu_1678_p3;
    ap_return_28 <= select_ln45_43_fu_1728_p3;
    ap_return_29 <= select_ln45_44_fu_1778_p3;
    ap_return_3 <= select_ln45_18_fu_478_p3;
    ap_return_30 <= select_ln45_45_fu_1828_p3;
    ap_return_31 <= select_ln45_46_fu_1878_p3;
    ap_return_4 <= select_ln45_19_fu_528_p3;
    ap_return_5 <= select_ln45_20_fu_578_p3;
    ap_return_6 <= select_ln45_21_fu_628_p3;
    ap_return_7 <= select_ln45_22_fu_678_p3;
    ap_return_8 <= select_ln45_23_fu_728_p3;
    ap_return_9 <= select_ln45_24_fu_778_p3;
    icmp_ln45_16_fu_336_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_17_fu_386_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_18_fu_436_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_19_fu_486_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_20_fu_536_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_21_fu_586_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_22_fu_636_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_23_fu_686_p2 <= "1" when (signed(data_8_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_24_fu_736_p2 <= "1" when (signed(data_9_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_25_fu_786_p2 <= "1" when (signed(data_10_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_26_fu_836_p2 <= "1" when (signed(data_11_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_27_fu_886_p2 <= "1" when (signed(data_12_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_28_fu_936_p2 <= "1" when (signed(data_13_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_29_fu_986_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_30_fu_1036_p2 <= "1" when (signed(data_15_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_31_fu_1086_p2 <= "1" when (signed(data_16_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_32_fu_1136_p2 <= "1" when (signed(data_17_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_33_fu_1186_p2 <= "1" when (signed(data_18_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_34_fu_1236_p2 <= "1" when (signed(data_19_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_35_fu_1286_p2 <= "1" when (signed(data_20_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_36_fu_1336_p2 <= "1" when (signed(data_21_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_37_fu_1386_p2 <= "1" when (signed(data_22_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_38_fu_1436_p2 <= "1" when (signed(data_23_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_39_fu_1486_p2 <= "1" when (signed(data_24_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_40_fu_1536_p2 <= "1" when (signed(data_25_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_41_fu_1586_p2 <= "1" when (signed(data_26_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_42_fu_1636_p2 <= "1" when (signed(data_27_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_43_fu_1686_p2 <= "1" when (signed(data_28_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_44_fu_1736_p2 <= "1" when (signed(data_29_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_45_fu_1786_p2 <= "1" when (signed(data_30_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_46_fu_1836_p2 <= "1" when (signed(data_31_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_286_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln46_16_fu_364_p2 <= "0" when (tmp_s_fu_354_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_17_fu_414_p2 <= "0" when (tmp_15_fu_404_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_18_fu_464_p2 <= "0" when (tmp_16_fu_454_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_19_fu_514_p2 <= "0" when (tmp_17_fu_504_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_20_fu_564_p2 <= "0" when (tmp_18_fu_554_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_21_fu_614_p2 <= "0" when (tmp_19_fu_604_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_22_fu_664_p2 <= "0" when (tmp_20_fu_654_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_23_fu_714_p2 <= "0" when (tmp_21_fu_704_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_24_fu_764_p2 <= "0" when (tmp_22_fu_754_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_25_fu_814_p2 <= "0" when (tmp_23_fu_804_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_26_fu_864_p2 <= "0" when (tmp_24_fu_854_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_27_fu_914_p2 <= "0" when (tmp_25_fu_904_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_28_fu_964_p2 <= "0" when (tmp_26_fu_954_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_29_fu_1014_p2 <= "0" when (tmp_27_fu_1004_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_30_fu_1064_p2 <= "0" when (tmp_28_fu_1054_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_31_fu_1114_p2 <= "0" when (tmp_29_fu_1104_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_32_fu_1164_p2 <= "0" when (tmp_30_fu_1154_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_33_fu_1214_p2 <= "0" when (tmp_31_fu_1204_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_34_fu_1264_p2 <= "0" when (tmp_32_fu_1254_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_35_fu_1314_p2 <= "0" when (tmp_33_fu_1304_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_36_fu_1364_p2 <= "0" when (tmp_34_fu_1354_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_37_fu_1414_p2 <= "0" when (tmp_35_fu_1404_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_38_fu_1464_p2 <= "0" when (tmp_36_fu_1454_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_39_fu_1514_p2 <= "0" when (tmp_37_fu_1504_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_40_fu_1564_p2 <= "0" when (tmp_38_fu_1554_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_41_fu_1614_p2 <= "0" when (tmp_39_fu_1604_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_42_fu_1664_p2 <= "0" when (tmp_40_fu_1654_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_43_fu_1714_p2 <= "0" when (tmp_41_fu_1704_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_44_fu_1764_p2 <= "0" when (tmp_42_fu_1754_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_45_fu_1814_p2 <= "0" when (tmp_43_fu_1804_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_46_fu_1864_p2 <= "0" when (tmp_44_fu_1854_p4 = ap_const_lv6_0) else "1";
    icmp_ln46_fu_314_p2 <= "0" when (tmp_fu_304_p4 = ap_const_lv6_0) else "1";
    select_ln45_16_fu_378_p3 <= 
        select_ln46_16_fu_370_p3 when (icmp_ln45_16_fu_336_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_17_fu_428_p3 <= 
        select_ln46_17_fu_420_p3 when (icmp_ln45_17_fu_386_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_18_fu_478_p3 <= 
        select_ln46_18_fu_470_p3 when (icmp_ln45_18_fu_436_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_19_fu_528_p3 <= 
        select_ln46_19_fu_520_p3 when (icmp_ln45_19_fu_486_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_20_fu_578_p3 <= 
        select_ln46_20_fu_570_p3 when (icmp_ln45_20_fu_536_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_21_fu_628_p3 <= 
        select_ln46_21_fu_620_p3 when (icmp_ln45_21_fu_586_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_22_fu_678_p3 <= 
        select_ln46_22_fu_670_p3 when (icmp_ln45_22_fu_636_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_23_fu_728_p3 <= 
        select_ln46_23_fu_720_p3 when (icmp_ln45_23_fu_686_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_24_fu_778_p3 <= 
        select_ln46_24_fu_770_p3 when (icmp_ln45_24_fu_736_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_25_fu_828_p3 <= 
        select_ln46_25_fu_820_p3 when (icmp_ln45_25_fu_786_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_26_fu_878_p3 <= 
        select_ln46_26_fu_870_p3 when (icmp_ln45_26_fu_836_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_27_fu_928_p3 <= 
        select_ln46_27_fu_920_p3 when (icmp_ln45_27_fu_886_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_28_fu_978_p3 <= 
        select_ln46_28_fu_970_p3 when (icmp_ln45_28_fu_936_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_29_fu_1028_p3 <= 
        select_ln46_29_fu_1020_p3 when (icmp_ln45_29_fu_986_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_30_fu_1078_p3 <= 
        select_ln46_30_fu_1070_p3 when (icmp_ln45_30_fu_1036_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_31_fu_1128_p3 <= 
        select_ln46_31_fu_1120_p3 when (icmp_ln45_31_fu_1086_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_32_fu_1178_p3 <= 
        select_ln46_32_fu_1170_p3 when (icmp_ln45_32_fu_1136_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_33_fu_1228_p3 <= 
        select_ln46_33_fu_1220_p3 when (icmp_ln45_33_fu_1186_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_34_fu_1278_p3 <= 
        select_ln46_34_fu_1270_p3 when (icmp_ln45_34_fu_1236_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_35_fu_1328_p3 <= 
        select_ln46_35_fu_1320_p3 when (icmp_ln45_35_fu_1286_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_36_fu_1378_p3 <= 
        select_ln46_36_fu_1370_p3 when (icmp_ln45_36_fu_1336_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_37_fu_1428_p3 <= 
        select_ln46_37_fu_1420_p3 when (icmp_ln45_37_fu_1386_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_38_fu_1478_p3 <= 
        select_ln46_38_fu_1470_p3 when (icmp_ln45_38_fu_1436_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_39_fu_1528_p3 <= 
        select_ln46_39_fu_1520_p3 when (icmp_ln45_39_fu_1486_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_40_fu_1578_p3 <= 
        select_ln46_40_fu_1570_p3 when (icmp_ln45_40_fu_1536_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_41_fu_1628_p3 <= 
        select_ln46_41_fu_1620_p3 when (icmp_ln45_41_fu_1586_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_42_fu_1678_p3 <= 
        select_ln46_42_fu_1670_p3 when (icmp_ln45_42_fu_1636_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_43_fu_1728_p3 <= 
        select_ln46_43_fu_1720_p3 when (icmp_ln45_43_fu_1686_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_44_fu_1778_p3 <= 
        select_ln46_44_fu_1770_p3 when (icmp_ln45_44_fu_1736_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_45_fu_1828_p3 <= 
        select_ln46_45_fu_1820_p3 when (icmp_ln45_45_fu_1786_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_46_fu_1878_p3 <= 
        select_ln46_46_fu_1870_p3 when (icmp_ln45_46_fu_1836_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln45_fu_328_p3 <= 
        select_ln46_fu_320_p3 when (icmp_ln45_fu_286_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln46_16_fu_370_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_16_fu_364_p2(0) = '1') else 
        shl_ln46_s_fu_346_p3;
    select_ln46_17_fu_420_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_17_fu_414_p2(0) = '1') else 
        shl_ln46_15_fu_396_p3;
    select_ln46_18_fu_470_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_18_fu_464_p2(0) = '1') else 
        shl_ln46_16_fu_446_p3;
    select_ln46_19_fu_520_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_19_fu_514_p2(0) = '1') else 
        shl_ln46_17_fu_496_p3;
    select_ln46_20_fu_570_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_20_fu_564_p2(0) = '1') else 
        shl_ln46_18_fu_546_p3;
    select_ln46_21_fu_620_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_21_fu_614_p2(0) = '1') else 
        shl_ln46_19_fu_596_p3;
    select_ln46_22_fu_670_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_22_fu_664_p2(0) = '1') else 
        shl_ln46_20_fu_646_p3;
    select_ln46_23_fu_720_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_23_fu_714_p2(0) = '1') else 
        shl_ln46_21_fu_696_p3;
    select_ln46_24_fu_770_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_24_fu_764_p2(0) = '1') else 
        shl_ln46_22_fu_746_p3;
    select_ln46_25_fu_820_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_25_fu_814_p2(0) = '1') else 
        shl_ln46_23_fu_796_p3;
    select_ln46_26_fu_870_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_26_fu_864_p2(0) = '1') else 
        shl_ln46_24_fu_846_p3;
    select_ln46_27_fu_920_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_27_fu_914_p2(0) = '1') else 
        shl_ln46_25_fu_896_p3;
    select_ln46_28_fu_970_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_28_fu_964_p2(0) = '1') else 
        shl_ln46_26_fu_946_p3;
    select_ln46_29_fu_1020_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_29_fu_1014_p2(0) = '1') else 
        shl_ln46_27_fu_996_p3;
    select_ln46_30_fu_1070_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_30_fu_1064_p2(0) = '1') else 
        shl_ln46_28_fu_1046_p3;
    select_ln46_31_fu_1120_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_31_fu_1114_p2(0) = '1') else 
        shl_ln46_29_fu_1096_p3;
    select_ln46_32_fu_1170_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_32_fu_1164_p2(0) = '1') else 
        shl_ln46_30_fu_1146_p3;
    select_ln46_33_fu_1220_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_33_fu_1214_p2(0) = '1') else 
        shl_ln46_31_fu_1196_p3;
    select_ln46_34_fu_1270_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_34_fu_1264_p2(0) = '1') else 
        shl_ln46_32_fu_1246_p3;
    select_ln46_35_fu_1320_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_35_fu_1314_p2(0) = '1') else 
        shl_ln46_33_fu_1296_p3;
    select_ln46_36_fu_1370_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_36_fu_1364_p2(0) = '1') else 
        shl_ln46_34_fu_1346_p3;
    select_ln46_37_fu_1420_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_37_fu_1414_p2(0) = '1') else 
        shl_ln46_35_fu_1396_p3;
    select_ln46_38_fu_1470_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_38_fu_1464_p2(0) = '1') else 
        shl_ln46_36_fu_1446_p3;
    select_ln46_39_fu_1520_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_39_fu_1514_p2(0) = '1') else 
        shl_ln46_37_fu_1496_p3;
    select_ln46_40_fu_1570_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_40_fu_1564_p2(0) = '1') else 
        shl_ln46_38_fu_1546_p3;
    select_ln46_41_fu_1620_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_41_fu_1614_p2(0) = '1') else 
        shl_ln46_39_fu_1596_p3;
    select_ln46_42_fu_1670_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_42_fu_1664_p2(0) = '1') else 
        shl_ln46_40_fu_1646_p3;
    select_ln46_43_fu_1720_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_43_fu_1714_p2(0) = '1') else 
        shl_ln46_41_fu_1696_p3;
    select_ln46_44_fu_1770_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_44_fu_1764_p2(0) = '1') else 
        shl_ln46_42_fu_1746_p3;
    select_ln46_45_fu_1820_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_45_fu_1814_p2(0) = '1') else 
        shl_ln46_43_fu_1796_p3;
    select_ln46_46_fu_1870_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_46_fu_1864_p2(0) = '1') else 
        shl_ln46_44_fu_1846_p3;
    select_ln46_fu_320_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln46_fu_314_p2(0) = '1') else 
        shl_ln_fu_296_p3;
    shl_ln46_15_fu_396_p3 <= (trunc_ln46_17_fu_392_p1 & ap_const_lv5_0);
    shl_ln46_16_fu_446_p3 <= (trunc_ln46_18_fu_442_p1 & ap_const_lv5_0);
    shl_ln46_17_fu_496_p3 <= (trunc_ln46_19_fu_492_p1 & ap_const_lv5_0);
    shl_ln46_18_fu_546_p3 <= (trunc_ln46_20_fu_542_p1 & ap_const_lv5_0);
    shl_ln46_19_fu_596_p3 <= (trunc_ln46_21_fu_592_p1 & ap_const_lv5_0);
    shl_ln46_20_fu_646_p3 <= (trunc_ln46_22_fu_642_p1 & ap_const_lv5_0);
    shl_ln46_21_fu_696_p3 <= (trunc_ln46_23_fu_692_p1 & ap_const_lv5_0);
    shl_ln46_22_fu_746_p3 <= (trunc_ln46_24_fu_742_p1 & ap_const_lv5_0);
    shl_ln46_23_fu_796_p3 <= (trunc_ln46_25_fu_792_p1 & ap_const_lv5_0);
    shl_ln46_24_fu_846_p3 <= (trunc_ln46_26_fu_842_p1 & ap_const_lv5_0);
    shl_ln46_25_fu_896_p3 <= (trunc_ln46_27_fu_892_p1 & ap_const_lv5_0);
    shl_ln46_26_fu_946_p3 <= (trunc_ln46_28_fu_942_p1 & ap_const_lv5_0);
    shl_ln46_27_fu_996_p3 <= (trunc_ln46_29_fu_992_p1 & ap_const_lv5_0);
    shl_ln46_28_fu_1046_p3 <= (trunc_ln46_30_fu_1042_p1 & ap_const_lv5_0);
    shl_ln46_29_fu_1096_p3 <= (trunc_ln46_31_fu_1092_p1 & ap_const_lv5_0);
    shl_ln46_30_fu_1146_p3 <= (trunc_ln46_32_fu_1142_p1 & ap_const_lv5_0);
    shl_ln46_31_fu_1196_p3 <= (trunc_ln46_33_fu_1192_p1 & ap_const_lv5_0);
    shl_ln46_32_fu_1246_p3 <= (trunc_ln46_34_fu_1242_p1 & ap_const_lv5_0);
    shl_ln46_33_fu_1296_p3 <= (trunc_ln46_35_fu_1292_p1 & ap_const_lv5_0);
    shl_ln46_34_fu_1346_p3 <= (trunc_ln46_36_fu_1342_p1 & ap_const_lv5_0);
    shl_ln46_35_fu_1396_p3 <= (trunc_ln46_37_fu_1392_p1 & ap_const_lv5_0);
    shl_ln46_36_fu_1446_p3 <= (trunc_ln46_38_fu_1442_p1 & ap_const_lv5_0);
    shl_ln46_37_fu_1496_p3 <= (trunc_ln46_39_fu_1492_p1 & ap_const_lv5_0);
    shl_ln46_38_fu_1546_p3 <= (trunc_ln46_40_fu_1542_p1 & ap_const_lv5_0);
    shl_ln46_39_fu_1596_p3 <= (trunc_ln46_41_fu_1592_p1 & ap_const_lv5_0);
    shl_ln46_40_fu_1646_p3 <= (trunc_ln46_42_fu_1642_p1 & ap_const_lv5_0);
    shl_ln46_41_fu_1696_p3 <= (trunc_ln46_43_fu_1692_p1 & ap_const_lv5_0);
    shl_ln46_42_fu_1746_p3 <= (trunc_ln46_44_fu_1742_p1 & ap_const_lv5_0);
    shl_ln46_43_fu_1796_p3 <= (trunc_ln46_45_fu_1792_p1 & ap_const_lv5_0);
    shl_ln46_44_fu_1846_p3 <= (trunc_ln46_46_fu_1842_p1 & ap_const_lv5_0);
    shl_ln46_s_fu_346_p3 <= (trunc_ln46_16_fu_342_p1 & ap_const_lv5_0);
    shl_ln_fu_296_p3 <= (trunc_ln46_fu_292_p1 & ap_const_lv5_0);
    tmp_15_fu_404_p4 <= data_2_val(15 downto 10);
    tmp_16_fu_454_p4 <= data_3_val(15 downto 10);
    tmp_17_fu_504_p4 <= data_4_val(15 downto 10);
    tmp_18_fu_554_p4 <= data_5_val(15 downto 10);
    tmp_19_fu_604_p4 <= data_6_val(15 downto 10);
    tmp_20_fu_654_p4 <= data_7_val(15 downto 10);
    tmp_21_fu_704_p4 <= data_8_val(15 downto 10);
    tmp_22_fu_754_p4 <= data_9_val(15 downto 10);
    tmp_23_fu_804_p4 <= data_10_val(15 downto 10);
    tmp_24_fu_854_p4 <= data_11_val(15 downto 10);
    tmp_25_fu_904_p4 <= data_12_val(15 downto 10);
    tmp_26_fu_954_p4 <= data_13_val(15 downto 10);
    tmp_27_fu_1004_p4 <= data_14_val(15 downto 10);
    tmp_28_fu_1054_p4 <= data_15_val(15 downto 10);
    tmp_29_fu_1104_p4 <= data_16_val(15 downto 10);
    tmp_30_fu_1154_p4 <= data_17_val(15 downto 10);
    tmp_31_fu_1204_p4 <= data_18_val(15 downto 10);
    tmp_32_fu_1254_p4 <= data_19_val(15 downto 10);
    tmp_33_fu_1304_p4 <= data_20_val(15 downto 10);
    tmp_34_fu_1354_p4 <= data_21_val(15 downto 10);
    tmp_35_fu_1404_p4 <= data_22_val(15 downto 10);
    tmp_36_fu_1454_p4 <= data_23_val(15 downto 10);
    tmp_37_fu_1504_p4 <= data_24_val(15 downto 10);
    tmp_38_fu_1554_p4 <= data_25_val(15 downto 10);
    tmp_39_fu_1604_p4 <= data_26_val(15 downto 10);
    tmp_40_fu_1654_p4 <= data_27_val(15 downto 10);
    tmp_41_fu_1704_p4 <= data_28_val(15 downto 10);
    tmp_42_fu_1754_p4 <= data_29_val(15 downto 10);
    tmp_43_fu_1804_p4 <= data_30_val(15 downto 10);
    tmp_44_fu_1854_p4 <= data_31_val(15 downto 10);
    tmp_fu_304_p4 <= data_0_val(15 downto 10);
    tmp_s_fu_354_p4 <= data_1_val(15 downto 10);
    trunc_ln46_16_fu_342_p1 <= data_1_val(10 - 1 downto 0);
    trunc_ln46_17_fu_392_p1 <= data_2_val(10 - 1 downto 0);
    trunc_ln46_18_fu_442_p1 <= data_3_val(10 - 1 downto 0);
    trunc_ln46_19_fu_492_p1 <= data_4_val(10 - 1 downto 0);
    trunc_ln46_20_fu_542_p1 <= data_5_val(10 - 1 downto 0);
    trunc_ln46_21_fu_592_p1 <= data_6_val(10 - 1 downto 0);
    trunc_ln46_22_fu_642_p1 <= data_7_val(10 - 1 downto 0);
    trunc_ln46_23_fu_692_p1 <= data_8_val(10 - 1 downto 0);
    trunc_ln46_24_fu_742_p1 <= data_9_val(10 - 1 downto 0);
    trunc_ln46_25_fu_792_p1 <= data_10_val(10 - 1 downto 0);
    trunc_ln46_26_fu_842_p1 <= data_11_val(10 - 1 downto 0);
    trunc_ln46_27_fu_892_p1 <= data_12_val(10 - 1 downto 0);
    trunc_ln46_28_fu_942_p1 <= data_13_val(10 - 1 downto 0);
    trunc_ln46_29_fu_992_p1 <= data_14_val(10 - 1 downto 0);
    trunc_ln46_30_fu_1042_p1 <= data_15_val(10 - 1 downto 0);
    trunc_ln46_31_fu_1092_p1 <= data_16_val(10 - 1 downto 0);
    trunc_ln46_32_fu_1142_p1 <= data_17_val(10 - 1 downto 0);
    trunc_ln46_33_fu_1192_p1 <= data_18_val(10 - 1 downto 0);
    trunc_ln46_34_fu_1242_p1 <= data_19_val(10 - 1 downto 0);
    trunc_ln46_35_fu_1292_p1 <= data_20_val(10 - 1 downto 0);
    trunc_ln46_36_fu_1342_p1 <= data_21_val(10 - 1 downto 0);
    trunc_ln46_37_fu_1392_p1 <= data_22_val(10 - 1 downto 0);
    trunc_ln46_38_fu_1442_p1 <= data_23_val(10 - 1 downto 0);
    trunc_ln46_39_fu_1492_p1 <= data_24_val(10 - 1 downto 0);
    trunc_ln46_40_fu_1542_p1 <= data_25_val(10 - 1 downto 0);
    trunc_ln46_41_fu_1592_p1 <= data_26_val(10 - 1 downto 0);
    trunc_ln46_42_fu_1642_p1 <= data_27_val(10 - 1 downto 0);
    trunc_ln46_43_fu_1692_p1 <= data_28_val(10 - 1 downto 0);
    trunc_ln46_44_fu_1742_p1 <= data_29_val(10 - 1 downto 0);
    trunc_ln46_45_fu_1792_p1 <= data_30_val(10 - 1 downto 0);
    trunc_ln46_46_fu_1842_p1 <= data_31_val(10 - 1 downto 0);
    trunc_ln46_fu_292_p1 <= data_0_val(10 - 1 downto 0);
end behav;
