xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/fullAdder_DataFlow/fullAdder.syr" 
