Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Dec 10 17:14:03 2018
| Host         : LAB-SCI-214-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              56 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+------------------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+------------------------------+------------------+----------------+
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | BTN_IBUF[1]                  |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                   |                            | BTN_IBUF[1]                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                   |                            |                              |                2 |              6 |
|  vga_sync_unit/Q[0]                    |                            |                              |                1 |              8 |
|  vga_sync_unit/Q[0]                    |                            | vga_sync_unit/red_reg_reg[3] |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                   | BTN_IBUF[3]                | BTN_IBUF[2]                  |                2 |             16 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | BTN_IBUF[1]                  |                4 |             20 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/Q[0]         | BTN_IBUF[1]                  |                4 |             20 |
+----------------------------------------+----------------------------+------------------------------+------------------+----------------+


