
*** Running ngdbuild
    with args -intstyle ise -p xc7z010clg400-1 -dd _ngo -uc red_pitaya_top.ucf red_pitaya_top.edf


Command Line:
/home/eva/programje/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-intstyle ise -p xc7z010clg400-1 -dd _ngo -uc red_pitaya_top.ucf
red_pitaya_top.edf

Executing edif2ngd -quiet "red_pitaya_top.edf" "_ngo/red_pitaya_top.ngo"
Release 14.7 - edif2ngd P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.runs/impl_1/_ngo/red_pi
taya_top.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "red_pitaya_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : adc_clk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC TS_adc_clk = PERIOD "adc_clk" 125 MHz;> [red_pitaya_top.ucf(624)]
   <TIMESPEC TS_false_adc2dac_clk = FROM "adc_clk" TO "dac_clk" TIG ;>
   [red_pitaya_top.ucf(632)]


Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "red_pitaya_top.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  11 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "red_pitaya_top.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -detail red_pitaya_top.ngd

Using target part "7z010clg400-1".
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "clk_fpga_3" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "clk_fpga_2" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "clk_fpga_1" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TS_clk_fpga_1" has been discarded
   because the group "clk_fpga_1" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_clk_fpga_2" has been discarded
   because the group "clk_fpga_2" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_clk_fpga_3" has been discarded
   because the group "clk_fpga_3" has been optimized away.
WARNING:LIT:521 - BUFR symbol "i_daisy/i_rx/i_BUFR_clk" (output
   signal=i_daisy/i_rx/par_clk) is driving a BUFG.
Running directed packing...
WARNING:Pack:2949 - The I/O component adc_clk_p_i uses an DQS_BIAS attribute
   with I/O standard DIFF_HSTL_I_18. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_clk_n_i uses an DQS_BIAS attribute
   with I/O standard DIFF_HSTL_I_18. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 13 secs 
Total CPU  time at the beginning of Placer: 1 mins 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:63fd2504) REAL time: 1 mins 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:63fd2504) REAL time: 1 mins 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3247c3d7) REAL time: 1 mins 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

.....


There are 4 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   0 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   0 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y0>
  key resource utilizations (used/available): edge-bufios - 1/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  60  |  0  |  0 |   50   |   50   |  8800 |  2800 |  6000 |  20  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  60  |  0  |  0 |   50   |   50   |  8800 |  2800 |  6000 |  20  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 4  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 2 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "i_daisy/i_rx/par_clk" driven by "BUFR_X0Y3"
INST "i_daisy/i_rx/i_BUFR_clk" LOC = "BUFR_X0Y3" ;
NET "i_daisy/i_rx/par_clk" TNM_NET = "TN_i_daisy/i_rx/par_clk" ;
TIMEGRP "TN_i_daisy/i_rx/par_clk" AREA_GROUP = "CLKAG_i_daisy/i_rx/par_clk" ;
AREA_GROUP "CLKAG_i_daisy/i_rx/par_clk" RANGE = CLOCKREGION_X1Y0;


# IO-Clock "i_daisy/i_rx/ser_clk" driven by "BUFIO_X0Y1"
INST "i_daisy/i_rx/i_BUFIO_clk" LOC = "BUFIO_X0Y1" ;
NET "i_daisy/i_rx/ser_clk" TNM_NET = "TN_i_daisy/i_rx/ser_clk" ;
TIMEGRP "TN_i_daisy/i_rx/ser_clk" AREA_GROUP = "CLKAG_i_daisy/i_rx/ser_clk" ;
AREA_GROUP "CLKAG_i_daisy/i_rx/ser_clk" RANGE = CLOCKREGION_X1Y0;


Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:a9d4615c) REAL time: 1 mins 29 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:a9d4615c) REAL time: 1 mins 29 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:a9d4615c) REAL time: 1 mins 29 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:a9d4615c) REAL time: 1 mins 29 secs 

Phase 8.8  Global Placement
...............................
............................................................
................................................
...............................................................
Phase 8.8  Global Placement (Checksum:9b33853a) REAL time: 2 mins 28 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:9b33853a) REAL time: 2 mins 28 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:eb9261fc) REAL time: 2 mins 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:eb9261fc) REAL time: 2 mins 49 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:eb9261fc) REAL time: 2 mins 50 secs 

Total REAL time to Placer completion: 2 mins 50 secs 
Total CPU  time to Placer completion: 2 mins 36 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   15
Slice Logic Utilization:
  Number of Slice Registers:                 4,545 out of  35,200   12%
    Number used as Flip Flops:               4,464
    Number used as Latches:                     27
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               54
  Number of Slice LUTs:                      3,757 out of  17,600   21%
    Number used as logic:                    3,646 out of  17,600   20%
      Number using O6 output only:           2,671
      Number using O5 output only:             137
      Number using O5 and O6:                  838
      Number used as ROM:                        0
    Number used as Memory:                      14 out of   6,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            14
        Number using O6 output only:            14
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     97
      Number with same-slice register load:     89
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,764 out of   4,400   40%
  Number of LUT Flip Flop pairs used:        5,617
    Number with an unused Flip Flop:         1,385 out of   5,617   24%
    Number with an unused LUT:               1,860 out of   5,617   33%
    Number of fully used LUT-FF pairs:       2,372 out of   5,617   42%
    Number of unique control sets:             169
    Number of slice register sites lost
      to control set restrictions:             455 out of  35,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     100   87%
    Number of LOCed IOBs:                       87 out of      87  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             53
    IOB Master Pads:                             2
    IOB Slave Pads:                              2
    Number of bonded IPADs:                     10
      Number of LOCed IPADs:                    10 out of      10  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 28 out of      60   46%
    Number using RAMB36E1 only:                 28
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     120    0%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     100    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       30 out of     100   30%
    Number used as ILOGICE2s:                   29
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   1
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       41 out of     100   41%
    Number used as OLOGICE2s:                   40
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   1
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of       8    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of       8    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      48    0%
  Number of BUFRs:                               1 out of       8   12%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           1 out of       1  100%
  Number of DSP48E1s:                           30 out of      80   37%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       2    0%
  Number of IN_FIFOs:                            0 out of       8    0%
  Number of MMCME2_ADVs:                         0 out of       2    0%
  Number of OUT_FIFOs:                           0 out of       8    0%
  Number of PHASER_REFs:                         0 out of       2    0%
  Number of PHY_CONTROLs:                        0 out of       2    0%
  Number of PLLE2_ADVs:                          1 out of       2   50%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%

Average Fanout of Non-Clock Nets:                3.47

Peak Memory Usage:  1285 MB
Total REAL time to MAP completion:  2 mins 59 secs 
Total CPU time to MAP completion:   2 mins 44 secs 

Mapping completed.
See MAP report file "red_pitaya_top.mrp" for details.

*** Running par
    with args -intstyle pa red_pitaya_top.ncd -w red_pitaya_top_routed.ncd




Constraints file: red_pitaya_top.pcf.
Loading device for application Rf_Device from file '7z010.nph' in environment
/home/eva/programje/Xilinx/14.7/ISE_DS/ISE/.
   "red_pitaya_top" is an NCD, version 3.2, device xc7z010, package clg400, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          1 out of 8      12%
   Number of BUFRs                           1 out of 8      12%
   Number of DNA_PORTs                       1 out of 1     100%
   Number of DSP48E1s                       30 out of 80     37%
   Number of ILOGICE2s                      29 out of 100    29%
   Number of External IOBs                  41 out of 100    41%
      Number of LOCed IOBs                  41 out of 41    100%

   Number of External IOB33s                42 out of 100    42%
      Number of LOCed IOB33s                42 out of 42    100%

   Number of External IOBMs                  2 out of 48      4%
      Number of LOCed IOBMs                  2 out of 2     100%

   Number of External IOBSs                  2 out of 48      4%
      Number of LOCed IOBSs                  2 out of 2     100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of External IPADs                 10 out of 98     10%
      Number of LOCed IPADs                 10 out of 10    100%

   Number of ISERDESE2s                      1 out of 100     1%
   Number of OLOGICE2s                      40 out of 100    40%
   Number of OSERDESE2s                      1 out of 100     1%
   Number of PLLE2_ADVs                      1 out of 2      50%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB36E1s                      28 out of 60     46%
   Number of XADCs                           1 out of 1     100%
   Number of Slices                       1764 out of 4400   40%
   Number of Slice Registers              4545 out of 35200  12%
      Number used as Flip Flops           4518
      Number used as Latches                27
      Number used as LatchThrus              0

   Number of Slice LUTS                   3757 out of 17600  21%
   Number of Slice LUT-Flip Flop pairs    5512 out of 17600  31%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 51 secs 
Finished initial Timing Analysis.  REAL time: 51 secs 

Starting Router


Phase  1  : 33286 unrouted;      REAL time: 53 secs 

Phase  2  : 24849 unrouted;      REAL time: 54 secs 

Phase  3  : 7749 unrouted;      REAL time: 1 mins 5 secs 

Phase  4  : 7792 unrouted; (Setup:107, Hold:45040, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Updating file: red_pitaya_top_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43000, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43000, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43000, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43000, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             adc_clk | BUFGCTRL_X0Y2| No   | 1146 |  0.137     |  1.777      |
+---------------------+--------------+------+------+------------+-------------+
|          ps_sys_clk | BUFGCTRL_X0Y1| No   |  245 |  0.124     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|   i_analog/dac_2clk | BUFGCTRL_X0Y7| No   |   45 |  0.132     |  1.777      |
+---------------------+--------------+------+------+------------+-------------+
|i_daisy/i_rx/par_clk |              |      |      |            |             |
|                     |  Regional Clk| No   |   28 |  0.084     |  0.887      |
+---------------------+--------------+------+------+------------+-------------+
|     i_daisy/rxp_clk | BUFGCTRL_X0Y4| No   |   26 |  0.086     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|    i_analog/dac_clk | BUFGCTRL_X0Y5| No   |   25 |  0.040     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|             ser_clk | BUFGCTRL_X0Y8| No   |    2 |  0.016     |  1.776      |
+---------------------+--------------+------+------+------------+-------------+
|    i_analog/dac_2ph | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.758      |
+---------------------+--------------+------+------+------------+-------------+
|i_daisy/i_rx/ser_clk |              |      |      |            |             |
|                     |        IO Clk| No   |    2 |  0.000     |  0.336      |
+---------------------+--------------+------+------+------------+-------------+
|i_analog/dac_clk_fb_ |              |      |      |            |             |
|                 buf | BUFGCTRL_X0Y6| No   |    1 |  0.000     |  1.702      |
+---------------------+--------------+------+------+------------+-------------+
|        i_hk/dna_clk |         Local|      |    1 |  0.000     |  1.415      |
+---------------------+--------------+------+------+------------+-------------+
|i_guitar/i_dist/unno |              |      |      |            |             |
|rm[31]_unnorm[30]_MU |              |      |      |            |             |
|            X_1093_o |         Local|      |    4 |  0.712     |  1.133      |
+---------------------+--------------+------+------+------------+-------------+
|i_daisy/Mram_tx_cfg_ |              |      |      |            |             |
|sel[2]_GND_42_o_Mux_ |              |      |      |            |             |
|                17_o |         Local|      |    5 |  0.510     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.022ns|     7.978ns|       0|           0
  0" 125 MHz HIGH 50%                       | HOLD        |     0.022ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_adc_clk = PERIOD TIMEGRP "adc_clk" 125 | SETUP       |     0.023ns|     7.977ns|       0|           0
   MHz HIGH 50%                             | HOLD        |     0.040ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_i_daisy_i_rx_par_clk = PERIOD TIMEGRP  | SETUP       |     1.710ns|     6.290ns|       0|           0
  "i_daisy_i_rx_par_clk" TS_rx_clk / 2      | HOLD        |     0.058ns|            |       0|           0
      HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 3.4 ns VALID 8 ns BEFORE COMP | SETUP       |     2.020ns|     1.380ns|       0|           0
   "adc_clk_p_i"                            | HOLD        |     0.251ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clk" 250 M | MINPERIOD   |     2.333ns|     1.667ns|       0|           0
  Hz HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_false_adc2dac_clk_path" TIG      | SETUP       |         N/A|    11.601ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_tx_clk = PERIOD TIMEGRP "tx_clk" 250 M | N/A         |         N/A|         N/A|     N/A|         N/A
  Hz HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_rx_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_rx_clk                      |      4.000ns|      1.667ns|      3.145ns|            0|            0|            0|         5938|
| TS_i_daisy_i_rx_par_clk       |      8.000ns|      6.290ns|          N/A|            0|            0|         5938|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 38 secs 
Total CPU time to PAR completion: 1 mins 17 secs 

Peak Memory Usage:  1034 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file red_pitaya_top_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o red_pitaya_top.twr -v 30 -l 30 red_pitaya_top_routed.ncd red_pitaya_top.pcf

Loading device for application Rf_Device from file '7z010.nph' in environment
/home/eva/programje/Xilinx/14.7/ISE_DS/ISE/.
   "red_pitaya_top" is an NCD, version 3.2, device xc7z010, package clg400,
speed -1

Analysis completed Thu Sep 10 11:04:40 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 35 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips red_pitaya_top_routed.ncd red_pitaya_top_routed.xdl

Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7z010.nph' in environment /home/eva/programje/Xilinx/14.7/ISE_DS/ISE/.
   "red_pitaya_top" is an NCD, version 3.2, device xc7z010, package clg400, speed -1
Successfully converted design 'red_pitaya_top_routed.ncd' to 'red_pitaya_top_routed.xdl'.

*** Running bitgen
    with args red_pitaya_top_routed.ncd red_pitaya_top.bit red_pitaya_top.pcf -w -intstyle pa

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   i_guitar/i_dist/unnorm[31]_unnorm[30]_MUX_1093_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   i_daisy/Mram_tx_cfg_sel[2]_GND_42_o_Mux_17_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for OSERDESE2
   <i_daisy/i_tx/i_oserdese>. This can result in corrupted data. The CLK /
   CLKDIV pins should be driven by the same source through the same buffer type
   or by a BUFIO / BUFR combination in order to have a proper phase
   relationship. Please refer to the Select I/O User Guide for supported
   clocking topologies of the chosen INTERFACE_TYPE mode.
