#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5559afde17b0 .scope module, "data_memory_TB" "data_memory_TB" 2 3;
 .timescale -15 -15;
v0x5559afdfb2b0_0 .var "address", 7 0;
v0x5559afdfb390_0 .var "clk", 0 0;
v0x5559afdfb460_0 .var "data_in", 7 0;
v0x5559afdfb560_0 .net "data_out", 7 0, v0x5559afdfaf60_0;  1 drivers
v0x5559afdfb630_0 .var "expected", 7 0;
v0x5559afdfb720_0 .var "write_enable", 0 0;
E_0x5559afde3df0 .event edge, v0x5559afdfadb0_0;
S_0x5559afde1940 .scope module, "DUT" "data_memory" 2 20, 3 1 0, S_0x5559afde17b0;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5559afdc6a10 .param/l "MEMORY_BITS" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x5559afdc6a50 .param/l "MEMORY_SIZE" 0 3 3, +C4<00000000000000000000000100000000>;
v0x5559afdcb940_0 .net "address", 7 0, v0x5559afdfb2b0_0;  1 drivers
v0x5559afdfadb0_0 .net "clk", 0 0, v0x5559afdfb390_0;  1 drivers
v0x5559afdfae70_0 .net "data_in", 7 0, v0x5559afdfb460_0;  1 drivers
v0x5559afdfaf60_0 .var "data_out", 7 0;
v0x5559afdfb040 .array "dram", 255 0, 7 0;
v0x5559afdfb150_0 .net "write_enable", 0 0, v0x5559afdfb720_0;  1 drivers
E_0x5559afde2790 .event posedge, v0x5559afdfadb0_0;
E_0x5559afdc59b0 .event negedge, v0x5559afdfadb0_0;
    .scope S_0x5559afde1940;
T_0 ;
    %wait E_0x5559afdc59b0;
    %load/vec4 v0x5559afdfb150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5559afdcb940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5559afdfb040, 4;
    %store/vec4 v0x5559afdfaf60_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5559afde1940;
T_1 ;
    %wait E_0x5559afde2790;
    %load/vec4 v0x5559afdfb150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5559afdfae70_0;
    %load/vec4 v0x5559afdcb940_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5559afdfb040, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5559afde17b0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "data_memory_TB.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5559afde17b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5559afde17b0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x5559afdfb390_0;
    %nor/r;
    %store/vec4 v0x5559afdfb390_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5559afde17b0;
T_4 ;
    %vpi_call 2 31 "$monitor", "%10d    0x%02H    0x%02H    0x%02H    0x%02H    0x%02H    0x%02H", $time, v0x5559afdfb390_0, v0x5559afdfb720_0, v0x5559afdfb2b0_0, v0x5559afdfb460_0, v0x5559afdfb560_0, v0x5559afdfb630_0 {0 0 0};
    %vpi_call 2 34 "$display", "\012### Test: data memory" {0 0 0};
    %vpi_call 2 35 "$display", "--------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 36 "$display", "%10s %7s %6s %8s %7s %8s %7s", "TIME", "CLK", "WE", "ADDR", "D_IN", "D_OUT", "EXPECTED" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559afdfb390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5559afdfb720_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5559afdfb2b0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5559afdfb460_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5559afde17b0;
T_5 ;
    %wait E_0x5559afde3df0;
    %load/vec4 v0x5559afdfb390_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5559afdfb720_0;
    %nor/r;
    %store/vec4 v0x5559afdfb720_0, 0, 1;
    %load/vec4 v0x5559afdfb720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5559afdfb2b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5559afdfb2b0_0, 0, 8;
    %load/vec4 v0x5559afdfb2b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5559afdfb460_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5559afdfb460_0, 0, 8;
    %vpi_call 2 52 "$display" {0 0 0};
    %vpi_call 2 53 "$display", "%10s %7s %6s %8s %7s %8s %7s", "TIME", "CLK", "WE", "ADDR", "D_IN", "D_OUT", "EXPECTED" {0 0 0};
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5559afdfb460_0;
    %store/vec4 v0x5559afdfb630_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0x5559afdfb560_0;
    %load/vec4 v0x5559afdfb630_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 61 "$fatal", 32'sb00000000000000000000000000000000, "ASSERTION FAILED -- expected: 0x%02H, actual: 0x%02H", v0x5559afdfb630_0, v0x5559afdfb560_0 {0 0 0};
T_5.6 ;
    %load/vec4 v0x5559afdfb630_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5559afdfb2b0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %vpi_call 2 60 "$display" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_5.8 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_memory_TB.v";
    "data_memory.v";
