Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: moving_light.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "moving_light.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "moving_light"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : moving_light
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\DRS\LV3_Milicevic_Istvanic\ISE\LV3_vhdl\generic_divider.vhd" into library work
Parsing entity <generic_divider>.
Parsing architecture <Behavioral> of entity <generic_divider>.
Parsing VHDL file "D:\DRS\LV3_Milicevic_Istvanic\ISE\LV3_vhdl\moving_light.vhd" into library work
Parsing entity <moving_light>.
Parsing architecture <Behavioral> of entity <moving_light>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <moving_light> (architecture <Behavioral>) from library <work>.

Elaborating entity <generic_divider> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <moving_light>.
    Related source file is "D:\DRS\LV3_Milicevic_Istvanic\ISE\LV3_vhdl\moving_light.vhd".
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Power Up State     | state0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <moving_light> synthesized.

Synthesizing Unit <generic_divider>.
    Related source file is "D:\DRS\LV3_Milicevic_Istvanic\ISE\LV3_vhdl\generic_divider.vhd".
        N = 50000000
    Found 1-bit register for signal <clk_t>.
    Found 26-bit register for signal <temp>.
    Found 26-bit adder for signal <temp[25]_GND_4_o_add_0_OUT> created at line 25.
    Found 26-bit comparator greater for signal <n0001> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <generic_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 26-bit register                                       : 1
# Comparators                                          : 1
 26-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <generic_divider>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <generic_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 26-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:8]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 state0 | 00000001
 state1 | 00000010
 state2 | 00000100
 state3 | 00001000
 state4 | 00010000
 state5 | 00100000
 state6 | 01000000
 state7 | 10000000
--------------------

Optimizing unit <moving_light> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block moving_light, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : moving_light.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 50
#      LUT2                        : 26
#      LUT3                        : 1
#      LUT5                        : 3
#      LUT6                        : 5
#      MUXCY                       : 50
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 35
#      FD                          : 34
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   87  out of   9112     0%  
    Number used as Logic:                87  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     95
   Number with an unused Flip Flop:      60  out of     95    63%  
   Number with an unused LUT:             8  out of     95     8%  
   Number of fully used LUT-FF pairs:    27  out of     95    28%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 27    |
divider_1Hz/clk_t                  | NONE(current_state_FSM_FFd7)| 8     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.325ns (Maximum Frequency: 187.799MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.325ns (frequency: 187.799MHz)
  Total number of paths / destination ports: 10477 / 28
-------------------------------------------------------------------------
Delay:               5.325ns (Levels of Logic = 22)
  Source:            divider_1Hz/temp_0 (FF)
  Destination:       divider_1Hz/temp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider_1Hz/temp_0 to divider_1Hz/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  divider_1Hz/temp_0 (divider_1Hz/temp_0)
     INV:I->O              1   0.206   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_lut<0>_INV_0 (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<0> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<1> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<2> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<3> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<4> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<5> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<6> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<7> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<8> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<9> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<10> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<11> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<12> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<13> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<14> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<15> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<16> (divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_cy<16>)
     XORCY:CI->O           3   0.180   0.879  divider_1Hz/Madd_temp[25]_GND_4_o_add_0_OUT_xor<17> (divider_1Hz/temp[25]_GND_4_o_add_0_OUT<17>)
     LUT3:I0->O            2   0.205   0.845  divider_1Hz/n0001_inv3_SW0 (N4)
     LUT6:I3->O           14   0.205   0.958  divider_1Hz/n0001_inv4 (divider_1Hz/n0001_inv)
     LUT2:I1->O            1   0.205   0.000  divider_1Hz/temp_0_rstpot (divider_1Hz/temp_0_rstpot)
     FD:D                      0.102          divider_1Hz/temp_0
    ----------------------------------------
    Total                      5.325ns (2.026ns logic, 3.299ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider_1Hz/clk_t'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            current_state_FSM_FFd8 (FF)
  Destination:       current_state_FSM_FFd7 (FF)
  Source Clock:      divider_1Hz/clk_t rising
  Destination Clock: divider_1Hz/clk_t rising

  Data Path: current_state_FSM_FFd8 to current_state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  current_state_FSM_FFd8 (current_state_FSM_FFd8)
     FD:D                      0.102          current_state_FSM_FFd7
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider_1Hz/clk_t'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       output<7> (PAD)
  Source Clock:      divider_1Hz/clk_t rising

  Data Path: current_state_FSM_FFd1 to output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     OBUF:I->O                 2.571          output_7_OBUF (output<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.325|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider_1Hz/clk_t
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
divider_1Hz/clk_t|    1.165|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.13 secs
 
--> 

Total memory usage is 4486436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

