--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lukas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml contador.twx contador.ncd -o contador.twr contador.pcf

Design file:              contador.ncd
Physical constraint file: contador.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    1.709(R)|   -0.497(R)|clk_BUFGP         |   0.000|
data<1>     |    1.170(R)|   -0.065(R)|clk_BUFGP         |   0.000|
data<2>     |    1.281(R)|   -0.154(R)|clk_BUFGP         |   0.000|
data<3>     |    0.787(R)|    0.242(R)|clk_BUFGP         |   0.000|
data<4>     |    0.589(R)|    0.399(R)|clk_BUFGP         |   0.000|
data<5>     |    0.245(R)|    0.675(R)|clk_BUFGP         |   0.000|
data<6>     |    0.928(R)|    0.125(R)|clk_BUFGP         |   0.000|
data<7>     |    0.532(R)|    0.442(R)|clk_BUFGP         |   0.000|
data<8>     |    0.695(R)|    0.312(R)|clk_BUFGP         |   0.000|
data<9>     |    0.873(R)|    0.170(R)|clk_BUFGP         |   0.000|
data<10>    |    0.991(R)|    0.049(R)|clk_BUFGP         |   0.000|
data<11>    |    0.815(R)|    0.190(R)|clk_BUFGP         |   0.000|
data<12>    |    0.879(R)|    0.166(R)|clk_BUFGP         |   0.000|
data<13>    |    0.811(R)|    0.220(R)|clk_BUFGP         |   0.000|
data<14>    |    1.025(R)|    0.049(R)|clk_BUFGP         |   0.000|
data<15>    |    0.798(R)|    0.230(R)|clk_BUFGP         |   0.000|
data<16>    |    1.075(R)|    0.012(R)|clk_BUFGP         |   0.000|
data<17>    |    1.128(R)|   -0.030(R)|clk_BUFGP         |   0.000|
data<18>    |    1.204(R)|   -0.091(R)|clk_BUFGP         |   0.000|
data<19>    |    1.027(R)|    0.051(R)|clk_BUFGP         |   0.000|
data<20>    |    0.827(R)|    0.212(R)|clk_BUFGP         |   0.000|
data<21>    |    0.215(R)|    0.702(R)|clk_BUFGP         |   0.000|
data<22>    |    1.222(R)|   -0.103(R)|clk_BUFGP         |   0.000|
data<23>    |    1.134(R)|   -0.033(R)|clk_BUFGP         |   0.000|
data<24>    |    0.173(R)|    0.712(R)|clk_BUFGP         |   0.000|
data<25>    |    1.500(R)|   -0.351(R)|clk_BUFGP         |   0.000|
load        |    2.531(R)|    0.040(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
saida<0>    |    7.741(R)|clk_BUFGP         |   0.000|
saida<1>    |    8.052(R)|clk_BUFGP         |   0.000|
saida<2>    |    7.831(R)|clk_BUFGP         |   0.000|
saida<3>    |    8.076(R)|clk_BUFGP         |   0.000|
saida<4>    |    7.600(R)|clk_BUFGP         |   0.000|
saida<5>    |    7.216(R)|clk_BUFGP         |   0.000|
saida<6>    |    8.111(R)|clk_BUFGP         |   0.000|
saida<7>    |    8.034(R)|clk_BUFGP         |   0.000|
saida<8>    |    7.240(R)|clk_BUFGP         |   0.000|
saida<9>    |    8.162(R)|clk_BUFGP         |   0.000|
saida<10>   |    9.271(R)|clk_BUFGP         |   0.000|
saida<11>   |    8.664(R)|clk_BUFGP         |   0.000|
saida<12>   |    7.359(R)|clk_BUFGP         |   0.000|
saida<13>   |    8.171(R)|clk_BUFGP         |   0.000|
saida<14>   |    8.737(R)|clk_BUFGP         |   0.000|
saida<15>   |    8.073(R)|clk_BUFGP         |   0.000|
saida<16>   |    8.048(R)|clk_BUFGP         |   0.000|
saida<17>   |    7.871(R)|clk_BUFGP         |   0.000|
saida<18>   |    8.676(R)|clk_BUFGP         |   0.000|
saida<19>   |    8.969(R)|clk_BUFGP         |   0.000|
saida<20>   |    8.013(R)|clk_BUFGP         |   0.000|
saida<21>   |    8.305(R)|clk_BUFGP         |   0.000|
saida<22>   |    8.715(R)|clk_BUFGP         |   0.000|
saida<23>   |    8.503(R)|clk_BUFGP         |   0.000|
saida<24>   |    8.494(R)|clk_BUFGP         |   0.000|
saida<25>   |    7.941(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.529|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 30 12:21:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



