{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586116218549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586116218550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 22:50:18 2020 " "Processing started: Sun Apr 05 22:50:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586116218550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586116218550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586116218550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1586116219643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/DECODER4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(22) " "Verilog HDL warning at MUX16to1.v(22): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(23) " "Verilog HDL warning at MUX16to1.v(23): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(24) " "Verilog HDL warning at MUX16to1.v(24): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(25) " "Verilog HDL warning at MUX16to1.v(25): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(26) " "Verilog HDL warning at MUX16to1.v(26): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(27) " "Verilog HDL warning at MUX16to1.v(27): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(28) " "Verilog HDL warning at MUX16to1.v(28): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(29) " "Verilog HDL warning at MUX16to1.v(29): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(30) " "Verilog HDL warning at MUX16to1.v(30): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(31) " "Verilog HDL warning at MUX16to1.v(31): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(32) " "Verilog HDL warning at MUX16to1.v(32): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(33) " "Verilog HDL warning at MUX16to1.v(33): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(34) " "Verilog HDL warning at MUX16to1.v(34): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(35) " "Verilog HDL warning at MUX16to1.v(35): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(36) " "Verilog HDL warning at MUX16to1.v(36): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUX16to1.v(37) " "Verilog HDL warning at MUX16to1.v(37): extended using \"x\" or \"z\"" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16to1 " "Found entity 1: MUX16to1" {  } { { "MUX16to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "INSTRUCTION_MEMORY.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/INSTRUCTION_MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/DATA_MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_four.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_FOUR " "Found entity 1: ADDER_FOUR" {  } { { "ADDER_FOUR.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ADDER_FOUR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_wen.v 1 1 " "Found 1 design units, including 1 entities, in source file register_wen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_wen " "Found entity 1: register_wen" {  } { { "register_wen.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_wen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_Datapath " "Found entity 1: Single_Cycle_Datapath" {  } { { "Single_Cycle_Datapath.bdf" "" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_DECODER " "Found entity 1: MAIN_DECODER" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_DECODER " "Found entity 1: ALU_DECODER" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file condition_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONDITION_LOGIC " "Found entity 1: CONDITION_LOGIC" {  } { { "CONDITION_LOGIC.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/CONDITION_LOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116219943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586116219943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586116220067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_DECODER ALU_DECODER:inst " "Elaborating entity \"ALU_DECODER\" for hierarchy \"ALU_DECODER:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { { 48 504 720 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220116 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Ctrl ALU_DECODER.v(10) " "Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable \"ALU_Ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "No_Write ALU_DECODER.v(10) " "Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable \"No_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flag_Write ALU_DECODER.v(10) " "Verilog HDL Always Construct warning at ALU_DECODER.v(10): inferring latch(es) for variable \"Flag_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flag_Write\[0\] ALU_DECODER.v(22) " "Inferred latch for \"Flag_Write\[0\]\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flag_Write\[1\] ALU_DECODER.v(22) " "Inferred latch for \"Flag_Write\[1\]\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "No_Write ALU_DECODER.v(22) " "Inferred latch for \"No_Write\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl\[0\] ALU_DECODER.v(22) " "Inferred latch for \"ALU_Ctrl\[0\]\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl\[1\] ALU_DECODER.v(22) " "Inferred latch for \"ALU_Ctrl\[1\]\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl\[2\] ALU_DECODER.v(22) " "Inferred latch for \"ALU_Ctrl\[2\]\" at ALU_DECODER.v(22)" {  } { { "ALU_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/ALU_DECODER.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220116 "|ALU_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_DECODER MAIN_DECODER:inst2 " "Elaborating entity \"MAIN_DECODER\" for hierarchy \"MAIN_DECODER:inst2\"" {  } { { "Single_Cycle_CPU.bdf" "inst2" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { { 320 504 720 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220122 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result_Src MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"Result_Src\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem_Write MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"Mem_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Src MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"ALU_Src\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_Write MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"Reg_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_Src MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"Reg_Src\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Op MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"ALU_Op\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_Dir MAIN_DECODER.v(9) " "Verilog HDL Always Construct warning at MAIN_DECODER.v(9): inferring latch(es) for variable \"Shift_Dir\", which holds its previous value in one or more paths through the always construct" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_Dir MAIN_DECODER.v(52) " "Inferred latch for \"Shift_Dir\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op MAIN_DECODER.v(52) " "Inferred latch for \"ALU_Op\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_Src MAIN_DECODER.v(52) " "Inferred latch for \"Reg_Src\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_Write MAIN_DECODER.v(52) " "Inferred latch for \"Reg_Write\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Src MAIN_DECODER.v(52) " "Inferred latch for \"ALU_Src\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Write MAIN_DECODER.v(52) " "Inferred latch for \"Mem_Write\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_Src\[0\] MAIN_DECODER.v(52) " "Inferred latch for \"Result_Src\[0\]\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result_Src\[1\] MAIN_DECODER.v(52) " "Inferred latch for \"Result_Src\[1\]\" at MAIN_DECODER.v(52)" {  } { { "MAIN_DECODER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/MAIN_DECODER.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220127 "|MAIN_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Single_Cycle_Datapath Single_Cycle_Datapath:inst4 " "Elaborating entity \"Single_Cycle_Datapath\" for hierarchy \"Single_Cycle_Datapath:inst4\"" {  } { { "Single_Cycle_CPU.bdf" "inst4" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { { 136 96 344 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Single_Cycle_Datapath:inst4\|ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"Single_Cycle_Datapath:inst4\|ALU:inst5\"" {  } { { "Single_Cycle_Datapath.bdf" "inst5" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 104 1520 1696 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Single_Cycle_Datapath:inst4\|register_file:inst9 " "Elaborating entity \"register_file\" for hierarchy \"Single_Cycle_Datapath:inst4\|register_file:inst9\"" {  } { { "Single_Cycle_Datapath.bdf" "inst9" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 120 968 1176 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16to1 Single_Cycle_Datapath:inst4\|register_file:inst9\|MUX16to1:mux1 " "Elaborating entity \"MUX16to1\" for hierarchy \"Single_Cycle_Datapath:inst4\|register_file:inst9\|MUX16to1:mux1\"" {  } { { "register_file.v" "mux1" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_file.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wen Single_Cycle_Datapath:inst4\|register_file:inst9\|register_wen:register_0 " "Elaborating entity \"register_wen\" for hierarchy \"Single_Cycle_Datapath:inst4\|register_file:inst9\|register_wen:register_0\"" {  } { { "register_file.v" "register_0" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 Single_Cycle_Datapath:inst4\|register_file:inst9\|DECODER4_16:dec " "Elaborating entity \"DECODER4_16\" for hierarchy \"Single_Cycle_Datapath:inst4\|register_file:inst9\|DECODER4_16:dec\"" {  } { { "register_file.v" "dec" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/register_file.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY Single_Cycle_Datapath:inst4\|INSTRUCTION_MEMORY:inst1 " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"Single_Cycle_Datapath:inst4\|INSTRUCTION_MEMORY:inst1\"" {  } { { "Single_Cycle_Datapath.bdf" "inst1" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 160 568 736 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 Single_Cycle_Datapath:inst4\|MUX2to1:PCMUX " "Elaborating entity \"MUX2to1\" for hierarchy \"Single_Cycle_Datapath:inst4\|MUX2to1:PCMUX\"" {  } { { "Single_Cycle_Datapath.bdf" "PCMUX" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 160 -136 104 272 "PCMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_FOUR Single_Cycle_Datapath:inst4\|ADDER_FOUR:inst2 " "Elaborating entity \"ADDER_FOUR\" for hierarchy \"Single_Cycle_Datapath:inst4\|ADDER_FOUR:inst2\"" {  } { { "Single_Cycle_Datapath.bdf" "inst2" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 456 360 696 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.v 1 1 " "Using design file mux4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1 " "Found entity 1: MUX4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586116220293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586116220293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4to1 Single_Cycle_Datapath:inst4\|MUX4to1:inst15 " "Elaborating entity \"MUX4to1\" for hierarchy \"Single_Cycle_Datapath:inst4\|MUX4to1:inst15\"" {  } { { "Single_Cycle_Datapath.bdf" "inst15" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 336 2144 2384 480 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY Single_Cycle_Datapath:inst4\|DATA_MEMORY:inst6 " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"Single_Cycle_Datapath:inst4\|DATA_MEMORY:inst6\"" {  } { { "Single_Cycle_Datapath.bdf" "inst6" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 112 1976 2160 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER Single_Cycle_Datapath:inst4\|SHIFTER:inst14 " "Elaborating entity \"SHIFTER\" for hierarchy \"Single_Cycle_Datapath:inst4\|SHIFTER:inst14\"" {  } { { "Single_Cycle_Datapath.bdf" "inst14" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 464 1520 1776 576 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220316 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_direction SHIFTER.v(10) " "Verilog HDL Always Construct warning at SHIFTER.v(10): variable \"shift_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIFTER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/SHIFTER.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1586116220316 "|SHIFTER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_amount SHIFTER.v(11) " "Verilog HDL Always Construct warning at SHIFTER.v(11): variable \"shift_amount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIFTER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/SHIFTER.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1586116220316 "|SHIFTER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_amount SHIFTER.v(13) " "Verilog HDL Always Construct warning at SHIFTER.v(13): variable \"shift_amount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIFTER.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/SHIFTER.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1586116220316 "|SHIFTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTEND Single_Cycle_Datapath:inst4\|EXTEND:inst7 " "Elaborating entity \"EXTEND\" for hierarchy \"Single_Cycle_Datapath:inst4\|EXTEND:inst7\"" {  } { { "Single_Cycle_Datapath.bdf" "inst7" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { 344 1264 1472 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220322 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EXTEND.v(9) " "Verilog HDL Case Statement warning at EXTEND.v(9): incomplete case statement has no default case item" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext_out EXTEND.v(9) " "Verilog HDL Always Construct warning at EXTEND.v(9): inferring latch(es) for variable \"ext_out\", which holds its previous value in one or more paths through the always construct" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[0\] EXTEND.v(9) " "Inferred latch for \"ext_out\[0\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[1\] EXTEND.v(9) " "Inferred latch for \"ext_out\[1\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[2\] EXTEND.v(9) " "Inferred latch for \"ext_out\[2\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[3\] EXTEND.v(9) " "Inferred latch for \"ext_out\[3\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[4\] EXTEND.v(9) " "Inferred latch for \"ext_out\[4\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[5\] EXTEND.v(9) " "Inferred latch for \"ext_out\[5\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[6\] EXTEND.v(9) " "Inferred latch for \"ext_out\[6\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[7\] EXTEND.v(9) " "Inferred latch for \"ext_out\[7\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[8\] EXTEND.v(9) " "Inferred latch for \"ext_out\[8\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[9\] EXTEND.v(9) " "Inferred latch for \"ext_out\[9\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[10\] EXTEND.v(9) " "Inferred latch for \"ext_out\[10\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[11\] EXTEND.v(9) " "Inferred latch for \"ext_out\[11\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[12\] EXTEND.v(9) " "Inferred latch for \"ext_out\[12\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[13\] EXTEND.v(9) " "Inferred latch for \"ext_out\[13\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[14\] EXTEND.v(9) " "Inferred latch for \"ext_out\[14\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[15\] EXTEND.v(9) " "Inferred latch for \"ext_out\[15\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[16\] EXTEND.v(9) " "Inferred latch for \"ext_out\[16\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[17\] EXTEND.v(9) " "Inferred latch for \"ext_out\[17\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[18\] EXTEND.v(9) " "Inferred latch for \"ext_out\[18\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[19\] EXTEND.v(9) " "Inferred latch for \"ext_out\[19\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[20\] EXTEND.v(9) " "Inferred latch for \"ext_out\[20\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[21\] EXTEND.v(9) " "Inferred latch for \"ext_out\[21\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[22\] EXTEND.v(9) " "Inferred latch for \"ext_out\[22\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[23\] EXTEND.v(9) " "Inferred latch for \"ext_out\[23\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[24\] EXTEND.v(9) " "Inferred latch for \"ext_out\[24\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[25\] EXTEND.v(9) " "Inferred latch for \"ext_out\[25\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[26\] EXTEND.v(9) " "Inferred latch for \"ext_out\[26\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[27\] EXTEND.v(9) " "Inferred latch for \"ext_out\[27\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[28\] EXTEND.v(9) " "Inferred latch for \"ext_out\[28\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[29\] EXTEND.v(9) " "Inferred latch for \"ext_out\[29\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[30\] EXTEND.v(9) " "Inferred latch for \"ext_out\[30\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_out\[31\] EXTEND.v(9) " "Inferred latch for \"ext_out\[31\]\" at EXTEND.v(9)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/EXTEND.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586116220322 "|EXTEND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 Single_Cycle_Datapath:inst4\|MUX2to1:inst13 " "Elaborating entity \"MUX2to1\" for hierarchy \"Single_Cycle_Datapath:inst4\|MUX2to1:inst13\"" {  } { { "Single_Cycle_Datapath.bdf" "inst13" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_Datapath.bdf" { { -56 808 1048 56 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONDITION_LOGIC CONDITION_LOGIC:inst1 " "Elaborating entity \"CONDITION_LOGIC\" for hierarchy \"CONDITION_LOGIC:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { { 136 880 1112 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wen CONDITION_LOGIC:inst1\|register_wen:Flags_NZ_reg " "Elaborating entity \"register_wen\" for hierarchy \"CONDITION_LOGIC:inst1\|register_wen:Flags_NZ_reg\"" {  } { { "CONDITION_LOGIC.v" "Flags_NZ_reg" { Text "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/CONDITION_LOGIC.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586116220347 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1586116221681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1586116221978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1586116222364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586116222364 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/LAB_3_SINGLE_CYCLE/Single_Cycle_CPU.bdf" { { -8 -224 -56 8 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586116222563 "|Single_Cycle_CPU|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1586116222563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1586116222565 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1586116222565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1586116222565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586116222724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 22:50:22 2020 " "Processing ended: Sun Apr 05 22:50:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586116222724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586116222724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586116222724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586116222724 ""}
