
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000aac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08000c34  08000c34  00001c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c70  08000c70  00001c80  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000c70  08000c70  00001c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000c78  08000c80  00001c80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c78  08000c78  00001c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c7c  08000c7c  00001c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001c80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001c80  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001c80  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012bd  00000000  00000000  00001caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000452  00000000  00000000  00002f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000160  00000000  00000000  000033c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000109  00000000  00000000  00003520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000262e  00000000  00000000  00003629  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001b75  00000000  00000000  00005c57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000096fa  00000000  00000000  000077cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00010ec6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004f0  00000000  00000000  00010f0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  000113fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000c1c 	.word	0x08000c1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000c1c 	.word	0x08000c1c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <delay>:
#define BTN_PRESSED   LOW
#define GPIO_BTN_PIN   0


void delay(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000 ; i ++);
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <delay+0x12>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4a04      	ldr	r2, [pc, #16]	@ (8000200 <delay+0x28>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d9f8      	bls.n	80001e4 <delay+0xc>
}
 80001f2:	bf00      	nop
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bc80      	pop	{r7}
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	0007a11f 	.word	0x0007a11f

08000204 <SPI_GPIOInits>:

void SPI_GPIOInits()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
	// initilaize the peripheral clock before init
	GPIO_Handle_t SPI_GpioPins;

	SPI_GpioPins.pGPIOx=GPIOB;
 800020a:	4b14      	ldr	r3, [pc, #80]	@ (800025c <SPI_GPIOInits+0x58>)
 800020c:	607b      	str	r3, [r7, #4]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 800020e:	2302      	movs	r3, #2
 8000210:	727b      	strb	r3, [r7, #9]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP; //mentioned in ref manual
 8000212:	2300      	movs	r3, #0
 8000214:	733b      	strb	r3, [r7, #12]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 8000216:	2300      	movs	r3, #0
 8000218:	72fb      	strb	r3, [r7, #11]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_5;
 800021a:	2305      	movs	r3, #5
 800021c:	737b      	strb	r3, [r7, #13]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]


	//MOSI init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_15;
 8000222:	230f      	movs	r3, #15
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f8cf 	bl	80003cc <GPIO_Init>

	//MISO init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_14;
 800022e:	230e      	movs	r3, #14
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f8c9 	bl	80003cc <GPIO_Init>

	//SCLK init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_13;
 800023a:	230d      	movs	r3, #13
 800023c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4618      	mov	r0, r3
 8000242:	f000 f8c3 	bl	80003cc <GPIO_Init>

	//NSS init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
 8000246:	230c      	movs	r3, #12
 8000248:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f8bd 	bl	80003cc <GPIO_Init>



}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40020400 	.word	0x40020400

08000260 <GPIO_ButtonInit>:

void GPIO_ButtonInit()
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOButton; // user wakeup button connected to PA0 , internal button

	//config for Button - PA0; = input mode
	GPIOButton.pGPIOx=GPIOA;
 8000266:	4b0b      	ldr	r3, [pc, #44]	@ (8000294 <GPIO_ButtonInit+0x34>)
 8000268:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IN;
 800026a:	2300      	movs	r3, #0
 800026c:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_0;
 800026e:	2300      	movs	r3, #0
 8000270:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 8000272:	2302      	movs	r3, #2
 8000274:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD; // internal button , refer the Schema doc for this config
 8000276:	2300      	movs	r3, #0
 8000278:	72fb      	strb	r3, [r7, #11]

	// Enbale the RCC clock

	GPIO_PeripheralClockControl(GPIOButton.pGPIOx, ENABLE);
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2101      	movs	r1, #1
 800027e:	4618      	mov	r0, r3
 8000280:	f000 fa54 	bl	800072c <GPIO_PeripheralClockControl>

	//initialize the config
	GPIO_Init(&GPIOButton);
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	4618      	mov	r0, r3
 8000288:	f000 f8a0 	bl	80003cc <GPIO_Init>

}
 800028c:	bf00      	nop
 800028e:	3710      	adds	r7, #16
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	40020000 	.word	0x40020000

08000298 <SPI_Inits>:

void SPI_Inits()
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI_Pins;

	SPI_Pins.pSPIx=SPI2;
 800029e:	4b0c      	ldr	r3, [pc, #48]	@ (80002d0 <SPI_Inits+0x38>)
 80002a0:	607b      	str	r3, [r7, #4]

	SPI_Pins.SPIConfig.SPI_BusConfig=SPI_BUS_CONFIG_FD;
 80002a2:	2301      	movs	r3, #1
 80002a4:	727b      	strb	r3, [r7, #9]
	SPI_Pins.SPIConfig.SPI_DFF=SPI_DFF_8BITS;
 80002a6:	2300      	movs	r3, #0
 80002a8:	72fb      	strb	r3, [r7, #11]
	SPI_Pins.SPIConfig.SPI_CPOL=SPI_CPOL_LOW;
 80002aa:	2300      	movs	r3, #0
 80002ac:	733b      	strb	r3, [r7, #12]
	SPI_Pins.SPIConfig.SPI_CPHA=SPI_CPHA_LOW;
 80002ae:	2300      	movs	r3, #0
 80002b0:	737b      	strb	r3, [r7, #13]
	SPI_Pins.SPIConfig.SPI_DeviceMode=SPI_DEVICE_MODE_MASTER;
 80002b2:	2301      	movs	r3, #1
 80002b4:	723b      	strb	r3, [r7, #8]
	SPI_Pins.SPIConfig.SPI_SclkSpeed=SPI_SCLK_SPEED_DIV2;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72bb      	strb	r3, [r7, #10]
	SPI_Pins.SPIConfig.SPI_SSM=SPI_SSM_DI;
 80002ba:	2300      	movs	r3, #0
 80002bc:	73bb      	strb	r3, [r7, #14]

	// Init
	SPI_Init(&SPI_Pins);
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	4618      	mov	r0, r3
 80002c2:	f000 fbc5 	bl	8000a50 <SPI_Init>



}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40003800 	.word	0x40003800

080002d4 <main>:
int main ()
{
 80002d4:	b5b0      	push	{r4, r5, r7, lr}
 80002d6:	b090      	sub	sp, #64	@ 0x40
 80002d8:	af00      	add	r7, sp, #0
	//using STM (Master) and Arduino(slave) board
	//Need to use GPIO pins for MISO , MOSI , NSS and SCLK

	//Define the Message to be sent
	char master_data[]="Hi My Name is Gaurav, testing master slave communication";
 80002da:	4b24      	ldr	r3, [pc, #144]	@ (800036c <main+0x98>)
 80002dc:	1d3c      	adds	r4, r7, #4
 80002de:	461d      	mov	r5, r3
 80002e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002f0:	c403      	stmia	r4!, {r0, r1}
 80002f2:	7022      	strb	r2, [r4, #0]

	uint8_t master_data_len= strlen(master_data);
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ff66 	bl	80001c8 <strlen>
 80002fc:	4603      	mov	r3, r0
 80002fe:	b2db      	uxtb	r3, r3
 8000300:	70fb      	strb	r3, [r7, #3]
	SPI_GPIOInits();
 8000302:	f7ff ff7f 	bl	8000204 <SPI_GPIOInits>

	GPIO_ButtonInit();
 8000306:	f7ff ffab 	bl	8000260 <GPIO_ButtonInit>

    SPI_Inits();
 800030a:	f7ff ffc5 	bl	8000298 <SPI_Inits>

    // we are using the Hardware slave management , need to config the SSOE bit in CR2 register
    SPI_SSOE_Config(SPI2, ENABLE);
 800030e:	2101      	movs	r1, #1
 8000310:	4817      	ldr	r0, [pc, #92]	@ (8000370 <main+0x9c>)
 8000312:	f000 fc44 	bl	8000b9e <SPI_SSOE_Config>


    while(1)
    {

    	while(!(GPIO_ReadFromInputPin(GPIOA,GPIO_BTN_PIN) == BTN_PRESSED)); //keep waiting for Btn press
 8000316:	bf00      	nop
 8000318:	2100      	movs	r1, #0
 800031a:	4816      	ldr	r0, [pc, #88]	@ (8000374 <main+0xa0>)
 800031c:	f000 faee 	bl	80008fc <GPIO_ReadFromInputPin>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d1f8      	bne.n	8000318 <main+0x44>
    	// add Delay if required , to solve debouncing issue of button
    	delay();
 8000326:	f7ff ff57 	bl	80001d8 <delay>


    	SPI_PeripheralControl(SPI2, ENABLE);
 800032a:	2101      	movs	r1, #1
 800032c:	4810      	ldr	r0, [pc, #64]	@ (8000370 <main+0x9c>)
 800032e:	f000 fc1b 	bl	8000b68 <SPI_PeripheralControl>
    	// first send the number of bytes to be transfered
    	SPI_SendData(SPI2,&master_data_len,sizeof(master_data_len));
 8000332:	1cfb      	adds	r3, r7, #3
 8000334:	2201      	movs	r2, #1
 8000336:	4619      	mov	r1, r3
 8000338:	480d      	ldr	r0, [pc, #52]	@ (8000370 <main+0x9c>)
 800033a:	f000 fbdf 	bl	8000afc <SPI_SendData>

    	// transfer those bytes
    	SPI_SendData(SPI2,(uint8_t *)master_data, strlen(master_data));
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	4618      	mov	r0, r3
 8000342:	f7ff ff41 	bl	80001c8 <strlen>
 8000346:	4602      	mov	r2, r0
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	4619      	mov	r1, r3
 800034c:	4808      	ldr	r0, [pc, #32]	@ (8000370 <main+0x9c>)
 800034e:	f000 fbd5 	bl	8000afc <SPI_SendData>


    	//once transfer is done disable the SPI Peripheral
    	//Good Methodology  to use an SPI_SR BSY bit to make sure SPI is not busy and only than we disable the SPI Peripheral , rather than doing abruptly
    	// if busy keep hanging
    	while(SPI_SR_BSY_Status(SPI2)==SPI_BSY_BUSY);
 8000352:	bf00      	nop
 8000354:	4806      	ldr	r0, [pc, #24]	@ (8000370 <main+0x9c>)
 8000356:	f000 faf8 	bl	800094a <SPI_SR_BSY_Status>
 800035a:	4603      	mov	r3, r0
 800035c:	2b01      	cmp	r3, #1
 800035e:	d0f9      	beq.n	8000354 <main+0x80>
    	// after all data send , Disable the Peripheral
    	SPI_PeripheralControl(SPI2,DISABLE);
 8000360:	2100      	movs	r1, #0
 8000362:	4803      	ldr	r0, [pc, #12]	@ (8000370 <main+0x9c>)
 8000364:	f000 fc00 	bl	8000b68 <SPI_PeripheralControl>
    	while(!(GPIO_ReadFromInputPin(GPIOA,GPIO_BTN_PIN) == BTN_PRESSED)); //keep waiting for Btn press
 8000368:	e7d5      	b.n	8000316 <main+0x42>
 800036a:	bf00      	nop
 800036c:	08000c34 	.word	0x08000c34
 8000370:	40003800 	.word	0x40003800
 8000374:	40020000 	.word	0x40020000

08000378 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000378:	480d      	ldr	r0, [pc, #52]	@ (80003b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800037a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800037c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000380:	480c      	ldr	r0, [pc, #48]	@ (80003b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000382:	490d      	ldr	r1, [pc, #52]	@ (80003b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000384:	4a0d      	ldr	r2, [pc, #52]	@ (80003bc <LoopForever+0xe>)
  movs r3, #0
 8000386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000388:	e002      	b.n	8000390 <LoopCopyDataInit>

0800038a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800038c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038e:	3304      	adds	r3, #4

08000390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000394:	d3f9      	bcc.n	800038a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000396:	4a0a      	ldr	r2, [pc, #40]	@ (80003c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000398:	4c0a      	ldr	r4, [pc, #40]	@ (80003c4 <LoopForever+0x16>)
  movs r3, #0
 800039a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800039c:	e001      	b.n	80003a2 <LoopFillZerobss>

0800039e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a0:	3204      	adds	r2, #4

080003a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a4:	d3fb      	bcc.n	800039e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003a6:	f000 fc15 	bl	8000bd4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003aa:	f7ff ff93 	bl	80002d4 <main>

080003ae <LoopForever>:

LoopForever:
  b LoopForever
 80003ae:	e7fe      	b.n	80003ae <LoopForever>
  ldr   r0, =_estack
 80003b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003bc:	08000c80 	.word	0x08000c80
  ldr r2, =_sbss
 80003c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003c4:	2000001c 	.word	0x2000001c

080003c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c8:	e7fe      	b.n	80003c8 <ADC_IRQHandler>
	...

080003cc <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b086      	sub	sp, #24
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]

	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2101      	movs	r1, #1
 80003de:	4618      	mov	r0, r3
 80003e0:	f000 f9a4 	bl	800072c <GPIO_PeripheralClockControl>

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	795b      	ldrb	r3, [r3, #5]
 80003e8:	2b03      	cmp	r3, #3
 80003ea:	d820      	bhi.n	800042e <GPIO_Init+0x62>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	795b      	ldrb	r3, [r3, #5]
 80003f0:	461a      	mov	r2, r3
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	791b      	ldrb	r3, [r3, #4]
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	fa02 f303 	lsl.w	r3, r2, r3
 80003fc:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	681a      	ldr	r2, [r3, #0]
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	791b      	ldrb	r3, [r3, #4]
 8000408:	005b      	lsls	r3, r3, #1
 800040a:	2103      	movs	r1, #3
 800040c:	fa01 f303 	lsl.w	r3, r1, r3
 8000410:	43db      	mvns	r3, r3
 8000412:	4619      	mov	r1, r3
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	400a      	ands	r2, r1
 800041a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	6819      	ldr	r1, [r3, #0]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	697a      	ldr	r2, [r7, #20]
 8000428:	430a      	orrs	r2, r1
 800042a:	601a      	str	r2, [r3, #0]
 800042c:	e0c5      	b.n	80005ba <GPIO_Init+0x1ee>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	795b      	ldrb	r3, [r3, #5]
 8000432:	2b04      	cmp	r3, #4
 8000434:	d817      	bhi.n	8000466 <GPIO_Init+0x9a>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000436:	4b47      	ldr	r3, [pc, #284]	@ (8000554 <GPIO_Init+0x188>)
 8000438:	68db      	ldr	r3, [r3, #12]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4611      	mov	r1, r2
 8000440:	2201      	movs	r2, #1
 8000442:	408a      	lsls	r2, r1
 8000444:	4611      	mov	r1, r2
 8000446:	4a43      	ldr	r2, [pc, #268]	@ (8000554 <GPIO_Init+0x188>)
 8000448:	430b      	orrs	r3, r1
 800044a:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800044c:	4b41      	ldr	r3, [pc, #260]	@ (8000554 <GPIO_Init+0x188>)
 800044e:	689b      	ldr	r3, [r3, #8]
 8000450:	687a      	ldr	r2, [r7, #4]
 8000452:	7912      	ldrb	r2, [r2, #4]
 8000454:	4611      	mov	r1, r2
 8000456:	2201      	movs	r2, #1
 8000458:	408a      	lsls	r2, r1
 800045a:	43d2      	mvns	r2, r2
 800045c:	4611      	mov	r1, r2
 800045e:	4a3d      	ldr	r2, [pc, #244]	@ (8000554 <GPIO_Init+0x188>)
 8000460:	430b      	orrs	r3, r1
 8000462:	6093      	str	r3, [r2, #8]
 8000464:	e035      	b.n	80004d2 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b05      	cmp	r3, #5
 800046c:	d817      	bhi.n	800049e <GPIO_Init+0xd2>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800046e:	4b39      	ldr	r3, [pc, #228]	@ (8000554 <GPIO_Init+0x188>)
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	7912      	ldrb	r2, [r2, #4]
 8000476:	4611      	mov	r1, r2
 8000478:	2201      	movs	r2, #1
 800047a:	408a      	lsls	r2, r1
 800047c:	4611      	mov	r1, r2
 800047e:	4a35      	ldr	r2, [pc, #212]	@ (8000554 <GPIO_Init+0x188>)
 8000480:	430b      	orrs	r3, r1
 8000482:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000484:	4b33      	ldr	r3, [pc, #204]	@ (8000554 <GPIO_Init+0x188>)
 8000486:	68db      	ldr	r3, [r3, #12]
 8000488:	687a      	ldr	r2, [r7, #4]
 800048a:	7912      	ldrb	r2, [r2, #4]
 800048c:	4611      	mov	r1, r2
 800048e:	2201      	movs	r2, #1
 8000490:	408a      	lsls	r2, r1
 8000492:	43d2      	mvns	r2, r2
 8000494:	4611      	mov	r1, r2
 8000496:	4a2f      	ldr	r2, [pc, #188]	@ (8000554 <GPIO_Init+0x188>)
 8000498:	430b      	orrs	r3, r1
 800049a:	60d3      	str	r3, [r2, #12]
 800049c:	e019      	b.n	80004d2 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	795b      	ldrb	r3, [r3, #5]
 80004a2:	2b06      	cmp	r3, #6
 80004a4:	d815      	bhi.n	80004d2 <GPIO_Init+0x106>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000554 <GPIO_Init+0x188>)
 80004a8:	68db      	ldr	r3, [r3, #12]
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	7912      	ldrb	r2, [r2, #4]
 80004ae:	4611      	mov	r1, r2
 80004b0:	2201      	movs	r2, #1
 80004b2:	408a      	lsls	r2, r1
 80004b4:	4611      	mov	r1, r2
 80004b6:	4a27      	ldr	r2, [pc, #156]	@ (8000554 <GPIO_Init+0x188>)
 80004b8:	430b      	orrs	r3, r1
 80004ba:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004bc:	4b25      	ldr	r3, [pc, #148]	@ (8000554 <GPIO_Init+0x188>)
 80004be:	689b      	ldr	r3, [r3, #8]
 80004c0:	687a      	ldr	r2, [r7, #4]
 80004c2:	7912      	ldrb	r2, [r2, #4]
 80004c4:	4611      	mov	r1, r2
 80004c6:	2201      	movs	r2, #1
 80004c8:	408a      	lsls	r2, r1
 80004ca:	4611      	mov	r1, r2
 80004cc:	4a21      	ldr	r2, [pc, #132]	@ (8000554 <GPIO_Init+0x188>)
 80004ce:	430b      	orrs	r3, r1
 80004d0:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	791b      	ldrb	r3, [r3, #4]
 80004d6:	089b      	lsrs	r3, r3, #2
 80004d8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	791b      	ldrb	r3, [r3, #4]
 80004de:	f003 0303 	and.w	r3, r3, #3
 80004e2:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000558 <GPIO_Init+0x18c>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d044      	beq.n	8000578 <GPIO_Init+0x1ac>
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a1a      	ldr	r2, [pc, #104]	@ (800055c <GPIO_Init+0x190>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d02b      	beq.n	8000550 <GPIO_Init+0x184>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a18      	ldr	r2, [pc, #96]	@ (8000560 <GPIO_Init+0x194>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d024      	beq.n	800054c <GPIO_Init+0x180>
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a17      	ldr	r2, [pc, #92]	@ (8000564 <GPIO_Init+0x198>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d01d      	beq.n	8000548 <GPIO_Init+0x17c>
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a15      	ldr	r2, [pc, #84]	@ (8000568 <GPIO_Init+0x19c>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d016      	beq.n	8000544 <GPIO_Init+0x178>
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a14      	ldr	r2, [pc, #80]	@ (800056c <GPIO_Init+0x1a0>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d00f      	beq.n	8000540 <GPIO_Init+0x174>
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <GPIO_Init+0x1a4>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d008      	beq.n	800053c <GPIO_Init+0x170>
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a11      	ldr	r2, [pc, #68]	@ (8000574 <GPIO_Init+0x1a8>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d101      	bne.n	8000538 <GPIO_Init+0x16c>
 8000534:	2307      	movs	r3, #7
 8000536:	e020      	b.n	800057a <GPIO_Init+0x1ae>
 8000538:	2300      	movs	r3, #0
 800053a:	e01e      	b.n	800057a <GPIO_Init+0x1ae>
 800053c:	2306      	movs	r3, #6
 800053e:	e01c      	b.n	800057a <GPIO_Init+0x1ae>
 8000540:	2305      	movs	r3, #5
 8000542:	e01a      	b.n	800057a <GPIO_Init+0x1ae>
 8000544:	2304      	movs	r3, #4
 8000546:	e018      	b.n	800057a <GPIO_Init+0x1ae>
 8000548:	2303      	movs	r3, #3
 800054a:	e016      	b.n	800057a <GPIO_Init+0x1ae>
 800054c:	2302      	movs	r3, #2
 800054e:	e014      	b.n	800057a <GPIO_Init+0x1ae>
 8000550:	2301      	movs	r3, #1
 8000552:	e012      	b.n	800057a <GPIO_Init+0x1ae>
 8000554:	40013c00 	.word	0x40013c00
 8000558:	40020000 	.word	0x40020000
 800055c:	40020400 	.word	0x40020400
 8000560:	40020800 	.word	0x40020800
 8000564:	40020c00 	.word	0x40020c00
 8000568:	40021000 	.word	0x40021000
 800056c:	40021800 	.word	0x40021800
 8000570:	40021c00 	.word	0x40021c00
 8000574:	40022000 	.word	0x40022000
 8000578:	2300      	movs	r3, #0
 800057a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800057c:	4b68      	ldr	r3, [pc, #416]	@ (8000720 <GPIO_Init+0x354>)
 800057e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000580:	4a67      	ldr	r2, [pc, #412]	@ (8000720 <GPIO_Init+0x354>)
 8000582:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000586:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 8000588:	4a66      	ldr	r2, [pc, #408]	@ (8000724 <GPIO_Init+0x358>)
 800058a:	7cfb      	ldrb	r3, [r7, #19]
 800058c:	3302      	adds	r3, #2
 800058e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000592:	7c79      	ldrb	r1, [r7, #17]
 8000594:	7cbb      	ldrb	r3, [r7, #18]
 8000596:	009b      	lsls	r3, r3, #2
 8000598:	fa01 f303 	lsl.w	r3, r1, r3
 800059c:	4618      	mov	r0, r3
 800059e:	4961      	ldr	r1, [pc, #388]	@ (8000724 <GPIO_Init+0x358>)
 80005a0:	7cfb      	ldrb	r3, [r7, #19]
 80005a2:	4302      	orrs	r2, r0
 80005a4:	3302      	adds	r3, #2
 80005a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	791b      	ldrb	r3, [r3, #4]
 80005ae:	461a      	mov	r2, r3
 80005b0:	2301      	movs	r3, #1
 80005b2:	fa03 f202 	lsl.w	r2, r3, r2
 80005b6:	4b5c      	ldr	r3, [pc, #368]	@ (8000728 <GPIO_Init+0x35c>)
 80005b8:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	799b      	ldrb	r3, [r3, #6]
 80005c2:	461a      	mov	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	791b      	ldrb	r3, [r3, #4]
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	fa02 f303 	lsl.w	r3, r2, r3
 80005ce:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	689a      	ldr	r2, [r3, #8]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	791b      	ldrb	r3, [r3, #4]
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	2103      	movs	r1, #3
 80005de:	fa01 f303 	lsl.w	r3, r1, r3
 80005e2:	43db      	mvns	r3, r3
 80005e4:	4619      	mov	r1, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	400a      	ands	r2, r1
 80005ec:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	6899      	ldr	r1, [r3, #8]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	697a      	ldr	r2, [r7, #20]
 80005fa:	430a      	orrs	r2, r1
 80005fc:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	79db      	ldrb	r3, [r3, #7]
 8000606:	461a      	mov	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	791b      	ldrb	r3, [r3, #4]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	68da      	ldr	r2, [r3, #12]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	791b      	ldrb	r3, [r3, #4]
 800061e:	005b      	lsls	r3, r3, #1
 8000620:	2103      	movs	r1, #3
 8000622:	fa01 f303 	lsl.w	r3, r1, r3
 8000626:	43db      	mvns	r3, r3
 8000628:	4619      	mov	r1, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	400a      	ands	r2, r1
 8000630:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	68d9      	ldr	r1, [r3, #12]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	697a      	ldr	r2, [r7, #20]
 800063e:	430a      	orrs	r2, r1
 8000640:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	7a1b      	ldrb	r3, [r3, #8]
 800064a:	461a      	mov	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	791b      	ldrb	r3, [r3, #4]
 8000650:	fa02 f303 	lsl.w	r3, r2, r3
 8000654:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	685a      	ldr	r2, [r3, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	791b      	ldrb	r3, [r3, #4]
 8000660:	4619      	mov	r1, r3
 8000662:	2301      	movs	r3, #1
 8000664:	408b      	lsls	r3, r1
 8000666:	43db      	mvns	r3, r3
 8000668:	4619      	mov	r1, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	400a      	ands	r2, r1
 8000670:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	6859      	ldr	r1, [r3, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	697a      	ldr	r2, [r7, #20]
 800067e:	430a      	orrs	r2, r1
 8000680:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	795b      	ldrb	r3, [r3, #5]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d146      	bne.n	8000718 <GPIO_Init+0x34c>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	08db      	lsrs	r3, r3, #3
 8000690:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	791b      	ldrb	r3, [r3, #4]
 8000696:	f003 0307 	and.w	r3, r3, #7
 800069a:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 800069c:	7c3b      	ldrb	r3, [r7, #16]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d11d      	bne.n	80006de <GPIO_Init+0x312>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	6a1a      	ldr	r2, [r3, #32]
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	210f      	movs	r1, #15
 80006ae:	fa01 f303 	lsl.w	r3, r1, r3
 80006b2:	43db      	mvns	r3, r3
 80006b4:	4619      	mov	r1, r3
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	400a      	ands	r2, r1
 80006bc:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	6a1a      	ldr	r2, [r3, #32]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	7a5b      	ldrb	r3, [r3, #9]
 80006c8:	4619      	mov	r1, r3
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	4619      	mov	r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	430a      	orrs	r2, r1
 80006da:	621a      	str	r2, [r3, #32]
		}


	}

}
 80006dc:	e01c      	b.n	8000718 <GPIO_Init+0x34c>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	210f      	movs	r1, #15
 80006ea:	fa01 f303 	lsl.w	r3, r1, r3
 80006ee:	43db      	mvns	r3, r3
 80006f0:	4619      	mov	r1, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	400a      	ands	r2, r1
 80006f8:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	7a5b      	ldrb	r3, [r3, #9]
 8000704:	4619      	mov	r1, r3
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	4619      	mov	r1, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	430a      	orrs	r2, r1
 8000716:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000718:	bf00      	nop
 800071a:	3718      	adds	r7, #24
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40023800 	.word	0x40023800
 8000724:	40013800 	.word	0x40013800
 8000728:	40013c00 	.word	0x40013c00

0800072c <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	460b      	mov	r3, r1
 8000736:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000738:	78fb      	ldrb	r3, [r7, #3]
 800073a:	2b01      	cmp	r3, #1
 800073c:	d162      	bne.n	8000804 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a64      	ldr	r2, [pc, #400]	@ (80008d4 <GPIO_PeripheralClockControl+0x1a8>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d106      	bne.n	8000754 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 8000746:	4b64      	ldr	r3, [pc, #400]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a63      	ldr	r2, [pc, #396]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 8000752:	e0b9      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a61      	ldr	r2, [pc, #388]	@ (80008dc <GPIO_PeripheralClockControl+0x1b0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d106      	bne.n	800076a <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 800075c:	4b5e      	ldr	r3, [pc, #376]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800075e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000760:	4a5d      	ldr	r2, [pc, #372]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000762:	f043 0302 	orr.w	r3, r3, #2
 8000766:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000768:	e0ae      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4a5c      	ldr	r2, [pc, #368]	@ (80008e0 <GPIO_PeripheralClockControl+0x1b4>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d106      	bne.n	8000780 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000772:	4b59      	ldr	r3, [pc, #356]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a58      	ldr	r2, [pc, #352]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800077e:	e0a3      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a58      	ldr	r2, [pc, #352]	@ (80008e4 <GPIO_PeripheralClockControl+0x1b8>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d106      	bne.n	8000796 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000788:	4b53      	ldr	r3, [pc, #332]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800078a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078c:	4a52      	ldr	r2, [pc, #328]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800078e:	f043 0308 	orr.w	r3, r3, #8
 8000792:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000794:	e098      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4a53      	ldr	r2, [pc, #332]	@ (80008e8 <GPIO_PeripheralClockControl+0x1bc>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d106      	bne.n	80007ac <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 800079e:	4b4e      	ldr	r3, [pc, #312]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a4d      	ldr	r2, [pc, #308]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007a4:	f043 0310 	orr.w	r3, r3, #16
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007aa:	e08d      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4a4f      	ldr	r2, [pc, #316]	@ (80008ec <GPIO_PeripheralClockControl+0x1c0>)
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d106      	bne.n	80007c2 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80007b4:	4b48      	ldr	r3, [pc, #288]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b8:	4a47      	ldr	r2, [pc, #284]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007ba:	f043 0320 	orr.w	r3, r3, #32
 80007be:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007c0:	e082      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4a4a      	ldr	r2, [pc, #296]	@ (80008f0 <GPIO_PeripheralClockControl+0x1c4>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d106      	bne.n	80007d8 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 80007ca:	4b43      	ldr	r3, [pc, #268]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a42      	ldr	r2, [pc, #264]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007d6:	e077      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	4a46      	ldr	r2, [pc, #280]	@ (80008f4 <GPIO_PeripheralClockControl+0x1c8>)
 80007dc:	4293      	cmp	r3, r2
 80007de:	d106      	bne.n	80007ee <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 80007e0:	4b3d      	ldr	r3, [pc, #244]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e4:	4a3c      	ldr	r2, [pc, #240]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ea:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ec:	e06c      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4a41      	ldr	r2, [pc, #260]	@ (80008f8 <GPIO_PeripheralClockControl+0x1cc>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d168      	bne.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 80007f6:	4b38      	ldr	r3, [pc, #224]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a37      	ldr	r2, [pc, #220]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80007fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000802:	e061      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a33      	ldr	r2, [pc, #204]	@ (80008d4 <GPIO_PeripheralClockControl+0x1a8>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d106      	bne.n	800081a <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 800080c:	4b32      	ldr	r3, [pc, #200]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800080e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000810:	4a31      	ldr	r2, [pc, #196]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000812:	f023 0301 	bic.w	r3, r3, #1
 8000816:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000818:	e056      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4a2f      	ldr	r2, [pc, #188]	@ (80008dc <GPIO_PeripheralClockControl+0x1b0>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d106      	bne.n	8000830 <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 8000822:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a2c      	ldr	r2, [pc, #176]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000828:	f023 0302 	bic.w	r3, r3, #2
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800082e:	e04b      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4a2b      	ldr	r2, [pc, #172]	@ (80008e0 <GPIO_PeripheralClockControl+0x1b4>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d106      	bne.n	8000846 <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000838:	4b27      	ldr	r3, [pc, #156]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800083a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083c:	4a26      	ldr	r2, [pc, #152]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800083e:	f023 0304 	bic.w	r3, r3, #4
 8000842:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000844:	e040      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a26      	ldr	r2, [pc, #152]	@ (80008e4 <GPIO_PeripheralClockControl+0x1b8>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d106      	bne.n	800085c <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 800084e:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a21      	ldr	r2, [pc, #132]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000854:	f023 0308 	bic.w	r3, r3, #8
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800085a:	e035      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a22      	ldr	r2, [pc, #136]	@ (80008e8 <GPIO_PeripheralClockControl+0x1bc>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d106      	bne.n	8000872 <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000868:	4a1b      	ldr	r2, [pc, #108]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800086a:	f023 0310 	bic.w	r3, r3, #16
 800086e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000870:	e02a      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4a1d      	ldr	r2, [pc, #116]	@ (80008ec <GPIO_PeripheralClockControl+0x1c0>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d106      	bne.n	8000888 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a16      	ldr	r2, [pc, #88]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000880:	f023 0320 	bic.w	r3, r3, #32
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000886:	e01f      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <GPIO_PeripheralClockControl+0x1c4>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d106      	bne.n	800089e <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000894:	4a10      	ldr	r2, [pc, #64]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 8000896:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800089a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800089c:	e014      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4a14      	ldr	r2, [pc, #80]	@ (80008f4 <GPIO_PeripheralClockControl+0x1c8>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d106      	bne.n	80008b4 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a0b      	ldr	r2, [pc, #44]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80008ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008b2:	e009      	b.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4a10      	ldr	r2, [pc, #64]	@ (80008f8 <GPIO_PeripheralClockControl+0x1cc>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d105      	bne.n	80008c8 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 80008bc:	4b06      	ldr	r3, [pc, #24]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c0:	4a05      	ldr	r2, [pc, #20]	@ (80008d8 <GPIO_PeripheralClockControl+0x1ac>)
 80008c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80008c6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40020000 	.word	0x40020000
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40020400 	.word	0x40020400
 80008e0:	40020800 	.word	0x40020800
 80008e4:	40020c00 	.word	0x40020c00
 80008e8:	40021000 	.word	0x40021000
 80008ec:	40021400 	.word	0x40021400
 80008f0:	40021800 	.word	0x40021800
 80008f4:	40021c00 	.word	0x40021c00
 80008f8:	40022000 	.word	0x40022000

080008fc <GPIO_ReadFromInputPin>:
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber){
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber)&0x1); // this logic is more suitable rather than shifting 1 to the right , because return value is 0 or 1
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	691a      	ldr	r2, [r3, #16]
 800090c:	78fb      	ldrb	r3, [r7, #3]
 800090e:	fa22 f303 	lsr.w	r3, r2, r3
 8000912:	b2db      	uxtb	r3, r3
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	73fb      	strb	r3, [r7, #15]
	return value; //either 0 or 1
 800091a:	7bfb      	ldrb	r3, [r7, #15]
} // Read a bit from IDR of GPIO port
 800091c:	4618      	mov	r0, r3
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr

08000926 <getTXEBitStatus>:
//Adding Definition for  API Prototypes for SPI peripherals

/*Peripheral clock control */

uint8_t getTXEBitStatus(SPI_RegDef_t *pSPIx)
{
 8000926:	b480      	push	{r7}
 8000928:	b083      	sub	sp, #12
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (1 << SPI_SR_TXE))
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <getTXEBitStatus+0x18>
	{
		return TXE_EMPTY;
 800093a:	2301      	movs	r3, #1
 800093c:	e000      	b.n	8000940 <getTXEBitStatus+0x1a>
	}
	else
	{
		return TXE_NOT_EMPTY;
 800093e:	2300      	movs	r3, #0
	}
}
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <SPI_SR_BSY_Status>:
	return RXNE_EMPTY;

}

uint8_t SPI_SR_BSY_Status(SPI_RegDef_t *pSPIx)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (SPI_BUSY_FLAG))
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SPI_SR_BSY_Status+0x18>
	{
		return SPI_BSY_BUSY;
 800095e:	2301      	movs	r3, #1
 8000960:	e000      	b.n	8000964 <SPI_SR_BSY_Status+0x1a>

	}
	return SPI_BSY_NOT_BUSY;
 8000962:	2300      	movs	r3, #0

}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr
	...

08000970 <SPI_PeripheralClockControl>:


void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi){
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	70fb      	strb	r3, [r7, #3]

	if(EnorDi==ENABLE)
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	2b01      	cmp	r3, #1
 8000980:	d12b      	bne.n	80009da <SPI_PeripheralClockControl+0x6a>
	{
		if(pSPIx==SPI1)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a2d      	ldr	r2, [pc, #180]	@ (8000a3c <SPI_PeripheralClockControl+0xcc>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d106      	bne.n	8000998 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 800098a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a2c      	ldr	r2, [pc, #176]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 8000990:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pSPIx==SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 8000996:	e04b      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4a2a      	ldr	r2, [pc, #168]	@ (8000a44 <SPI_PeripheralClockControl+0xd4>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d106      	bne.n	80009ae <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 80009a0:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a4:	4a26      	ldr	r2, [pc, #152]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009aa:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009ac:	e040      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a25      	ldr	r2, [pc, #148]	@ (8000a48 <SPI_PeripheralClockControl+0xd8>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d106      	bne.n	80009c4 <SPI_PeripheralClockControl+0x54>
			SPI3_PCLK_EN();
 80009b6:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	4a21      	ldr	r2, [pc, #132]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009c0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009c2:	e035      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a21      	ldr	r2, [pc, #132]	@ (8000a4c <SPI_PeripheralClockControl+0xdc>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d131      	bne.n	8000a30 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_EN();
 80009cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009d6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009d8:	e02a      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		if(pSPIx==SPI1)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a17      	ldr	r2, [pc, #92]	@ (8000a3c <SPI_PeripheralClockControl+0xcc>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d106      	bne.n	80009f0 <SPI_PeripheralClockControl+0x80>
			SPI1_PCLK_DI();
 80009e2:	4b17      	ldr	r3, [pc, #92]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009e6:	4a16      	ldr	r2, [pc, #88]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009ec:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009ee:	e01f      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a14      	ldr	r2, [pc, #80]	@ (8000a44 <SPI_PeripheralClockControl+0xd4>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d106      	bne.n	8000a06 <SPI_PeripheralClockControl+0x96>
			SPI2_PCLK_DI();
 80009f8:	4b11      	ldr	r3, [pc, #68]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fc:	4a10      	ldr	r2, [pc, #64]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 80009fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a02:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a04:	e014      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a0f      	ldr	r2, [pc, #60]	@ (8000a48 <SPI_PeripheralClockControl+0xd8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d106      	bne.n	8000a1c <SPI_PeripheralClockControl+0xac>
			SPI3_PCLK_DI();
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a12:	4a0b      	ldr	r2, [pc, #44]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 8000a14:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a18:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a1a:	e009      	b.n	8000a30 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a4c <SPI_PeripheralClockControl+0xdc>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d105      	bne.n	8000a30 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_DI();
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a28:	4a05      	ldr	r2, [pc, #20]	@ (8000a40 <SPI_PeripheralClockControl+0xd0>)
 8000a2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000a2e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40013000 	.word	0x40013000
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40003800 	.word	0x40003800
 8000a48:	40003c00 	.word	0x40003c00
 8000a4c:	40013400 	.word	0x40013400

08000a50 <SPI_Init>:

/* Initialization and De-Init*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	// configure the CR1 register
	// 1. Configure the device Mode :
	// Method is to build the Temp-register and than do an OR with the actual Peripheral register
	uint32_t tempReg = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]

	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2101      	movs	r1, #1
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff ff84 	bl	8000970 <SPI_PeripheralClockControl>

	tempReg|=(pSPIHandle->SPIConfig.SPI_DeviceMode <<2);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	791b      	ldrb	r3, [r3, #4]
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]

	//2.configure the BUS configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_FD)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	795b      	ldrb	r3, [r3, #5]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d104      	bne.n	8000a86 <SPI_Init+0x36>
	{
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	e014      	b.n	8000ab0 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_HD)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	795b      	ldrb	r3, [r3, #5]
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d104      	bne.n	8000a98 <SPI_Init+0x48>
	{
		tempReg |=(1<<SPI_CR1_BIDI_MODE);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	e00b      	b.n	8000ab0 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	795b      	ldrb	r3, [r3, #5]
 8000a9c:	2b03      	cmp	r3, #3
 8000a9e:	d107      	bne.n	8000ab0 <SPI_Init+0x60>
	{
		// for both TX and RX mode,the connection is like 2 line only , we only need not connect 1 line
		// clear the BIDI mode first
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000aa6:	60fb      	str	r3, [r7, #12]
		// set the RX only bit
		tempReg |=(1<<SPI_CR1_RX_ONLY);
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000aae:	60fb      	str	r3, [r7, #12]
	}

	//3.configure the SCLK speed in BR[2:0]
	tempReg |=(pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR3_5);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	799b      	ldrb	r3, [r3, #6]
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]
	//4.configure the DFF bit
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	79db      	ldrb	r3, [r3, #7]
 8000ac0:	02db      	lsls	r3, r3, #11
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	60fb      	str	r3, [r7, #12]
	//5. configure CPOL
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7a1b      	ldrb	r3, [r3, #8]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]
	//6. configure CPHA
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	7a5b      	ldrb	r3, [r3, #9]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM<<SPI_CR1_SSM);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	7a9b      	ldrb	r3, [r3, #10]
 8000ae4:	025b      	lsls	r3, r3, #9
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
	// save the tempReg to actual CR register
	pSPIHandle->pSPIx->SPI_CR1 = tempReg; // fresh value so can use = operator
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	601a      	str	r2, [r3, #0]



}
 8000af4:	bf00      	nop
 8000af6:	3710      	adds	r7, #16
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <SPI_SendData>:
	}

}

/*Send data and receive data */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer,uint32_t len){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
	//find the related algorithm for this from the net
	//Blocking API - Polling method
	while(len > 0) // in Bytes
 8000b08:	e026      	b.n	8000b58 <SPI_SendData+0x5c>
	{
		// check if TX Buffer is empty , only than load the data into the DR (use the SPI_SR register for this)
		while(getTXEBitStatus(pSPIx) == TXE_NOT_EMPTY); // till the TXE is not empty keep hanging , only once empty push the new data
 8000b0a:	bf00      	nop
 8000b0c:	68f8      	ldr	r0, [r7, #12]
 8000b0e:	f7ff ff0a 	bl	8000926 <getTXEBitStatus>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d0f9      	beq.n	8000b0c <SPI_SendData+0x10>

		// we are here indicates : ready to load Data to DR,TX empty
		if((pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF)))
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d00e      	beq.n	8000b42 <SPI_SendData+0x46>
		{
			 //DFF is 16 Bit
			pSPIx->SPI_DR = *((uint16_t*)pTxBuffer);
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	60da      	str	r2, [r3, #12]

			(uint16_t*)pTxBuffer++;
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	3301      	adds	r3, #1
 8000b32:	60bb      	str	r3, [r7, #8]
			len--;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	607b      	str	r3, [r7, #4]
			len--;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	e00a      	b.n	8000b58 <SPI_SendData+0x5c>

		}
		else
		{
			//DFF is 8 Bit
			pSPIx->SPI_DR = *(pTxBuffer);
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	461a      	mov	r2, r3
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	60da      	str	r2, [r3, #12]
			pTxBuffer++;
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
			len --;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	3b01      	subs	r3, #1
 8000b56:	607b      	str	r3, [r7, #4]
	while(len > 0) // in Bytes
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d1d5      	bne.n	8000b0a <SPI_SendData+0xe>

		}

	}

}
 8000b5e:	bf00      	nop
 8000b60:	bf00      	nop
 8000b62:	3710      	adds	r7, #16
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <SPI_PeripheralControl>:


	}
}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIX,uint8_t EnorDi){
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	460b      	mov	r3, r1
 8000b72:	70fb      	strb	r3, [r7, #3]

	if(EnorDi ==ENABLE)
 8000b74:	78fb      	ldrb	r3, [r7, #3]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d106      	bne.n	8000b88 <SPI_PeripheralControl+0x20>
	{
		pSPIX->SPI_CR1 |=(1 << SPI_CR1_SPE);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000b86:	e005      	b.n	8000b94 <SPI_PeripheralControl+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	601a      	str	r2, [r3, #0]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr

08000b9e <SPI_SSOE_Config>:
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
void SPI_SSOE_Config(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000baa:	78fb      	ldrb	r3, [r7, #3]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d106      	bne.n	8000bbe <SPI_SSOE_Config+0x20>
	{
		pSPIx->SPI_CR2|=(1 << SPI_CR2_SSOE);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f043 0204 	orr.w	r2, r3, #4
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
	}
}
 8000bbc:	e005      	b.n	8000bca <SPI_SSOE_Config+0x2c>
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f063 0204 	orn	r2, r3, #4
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	605a      	str	r2, [r3, #4]
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr

08000bd4 <__libc_init_array>:
 8000bd4:	b570      	push	{r4, r5, r6, lr}
 8000bd6:	4d0d      	ldr	r5, [pc, #52]	@ (8000c0c <__libc_init_array+0x38>)
 8000bd8:	4c0d      	ldr	r4, [pc, #52]	@ (8000c10 <__libc_init_array+0x3c>)
 8000bda:	1b64      	subs	r4, r4, r5
 8000bdc:	10a4      	asrs	r4, r4, #2
 8000bde:	2600      	movs	r6, #0
 8000be0:	42a6      	cmp	r6, r4
 8000be2:	d109      	bne.n	8000bf8 <__libc_init_array+0x24>
 8000be4:	4d0b      	ldr	r5, [pc, #44]	@ (8000c14 <__libc_init_array+0x40>)
 8000be6:	4c0c      	ldr	r4, [pc, #48]	@ (8000c18 <__libc_init_array+0x44>)
 8000be8:	f000 f818 	bl	8000c1c <_init>
 8000bec:	1b64      	subs	r4, r4, r5
 8000bee:	10a4      	asrs	r4, r4, #2
 8000bf0:	2600      	movs	r6, #0
 8000bf2:	42a6      	cmp	r6, r4
 8000bf4:	d105      	bne.n	8000c02 <__libc_init_array+0x2e>
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
 8000bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bfc:	4798      	blx	r3
 8000bfe:	3601      	adds	r6, #1
 8000c00:	e7ee      	b.n	8000be0 <__libc_init_array+0xc>
 8000c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c06:	4798      	blx	r3
 8000c08:	3601      	adds	r6, #1
 8000c0a:	e7f2      	b.n	8000bf2 <__libc_init_array+0x1e>
 8000c0c:	08000c78 	.word	0x08000c78
 8000c10:	08000c78 	.word	0x08000c78
 8000c14:	08000c78 	.word	0x08000c78
 8000c18:	08000c7c 	.word	0x08000c7c

08000c1c <_init>:
 8000c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c1e:	bf00      	nop
 8000c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c22:	bc08      	pop	{r3}
 8000c24:	469e      	mov	lr, r3
 8000c26:	4770      	bx	lr

08000c28 <_fini>:
 8000c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c2a:	bf00      	nop
 8000c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c2e:	bc08      	pop	{r3}
 8000c30:	469e      	mov	lr, r3
 8000c32:	4770      	bx	lr
