Register file
clock
Nodes
n0 (50,116); n1 (50,180); n2 (50,320); n3 (50,380); n4 (110,100); n5 (110,116); n6 (150,146); n7 (120,278); n8 (150,320); n9 (180,108); n10 (180,270); n11 (180,286); n12 (210,120); n13 (225,135); n14 (240,120); n15 (280,120); n16 (280,152); n17 (280,256); n18 (280,286); n19 (340,136); n20 (340,270); n21 (380,136); n22 (380,152); n23 (410,198); n24 (440,144); n25 (470,156); n26 (485,171); n27 (500,156); n28 (530,156); n29 (530,226); n30 (590,156); n31 (590,226); n32 (600,226); n33 (660,226); n34 (690,156); n35 (690,168); n36 (750,162) 
Wires
w0 (n0,n5); w1 (n1,n6) (150,180); w2 (n2,n8); w3 (n3,n23) (410,380); w4 (n9,n12) (200,108):(200,120); w5 (n10,n16) (205,270):(205,152); w6 (n11,n18); w7 (n13,n17) (225,256); w8 (n14,n15); w9 (n19,n21); w10 (n20,n22) (360,270):(360,152); w11 (n24,n25) (455,144):(455,156); w12 (n26,n29) (485,226); w13 (n27,n28); w14 (n30,n34); w15 (n31,n32); w16 (n33,n35) (675,226):(675,168); w17 (n36,n4) (750,50):(110,50)
Components
mux1 "1_mux" (n4,n5,n6) (n9) (150,108)
demux1 "1demux" (n7,n8) (n10,n11) (150,278)
fork12 "1_fork" (n12) (n13,n14) (225,120)
reg1 "1_reg" (n15,n16,clock) (n19) (310,136)
reg1 "2_reg" (n17,n18,clock) (n20) (310,270)
mux1 "2_mux" (n21,n22,n23) (n24) (410,144)
fork12 "2_fork" (n25) (n26,n27) (485,156)
buf1 "1_buf" (n28) (n30) (560,156)
inv1 "1_inv" (n29) (n31) (560,226)
inv1 "2_inv" (n32) (n33) (630,226)
and1 "1_and" (n34,n35) (n36) (720,162)
Start
n0 n1 n2 n3 n7

End

Close

