{"Source Block": ["serv/rtl/serv_regfile.v@12:25@HdlStmProcess", "   input wire \t    i_rs_en,\n   output wire \t    o_rs1,\n   output wire \t    o_rs2);\n\n   reg \t\t    t;\n   always @(posedge i_clk) begin\n     o_ready <= t;\n     t <= i_go;\n   end\n\n   reg rd_r;\n\n   reg [4:0] rcnt;\n   reg [4:0] wcnt;\n"], "Clone Blocks": [["serv/rtl/serv_regfile.v@11:21", "   input wire [4:0] i_rs2_addr,\n   input wire \t    i_rs_en,\n   output wire \t    o_rs1,\n   output wire \t    o_rs2);\n\n   reg \t\t    t;\n   always @(posedge i_clk) begin\n     o_ready <= t;\n     t <= i_go;\n   end\n\n"]], "Diff Content": {"Delete": [], "Add": [[19, "      if (i_rst) begin\n"], [19, "\t o_ready <= 1'b0;\n"], [19, "\t t <= 1'b0;\n"], [19, "      end\n"]]}}