#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-60-gdb82380c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x5f412e5ad450 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x5f412e5ad5e0 .scope module, "tb" "tb" 3 7;
 .timescale -9 -12;
v0x5f412e5d7030_0 .var "clk", 0 0;
v0x5f412e5d70f0_0 .var "ena", 0 0;
v0x5f412e5d71b0_0 .var "rst_n", 0 0;
v0x5f412e5d7280_0 .var "ui_in", 7 0;
v0x5f412e5d7370_0 .var "uio_in", 7 0;
L_0x76798e6a0018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5f412e5d7460_0 .net "uio_oe", 7 0, L_0x76798e6a0018;  1 drivers
o0x76798e6e96a8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5f412e5d7500_0 .net "uio_out", 7 0, o0x76798e6e96a8;  0 drivers
v0x5f412e5d75d0_0 .net "uo_out", 7 0, L_0x5f412e5d77b0;  1 drivers
S_0x5f412e5ad770 .scope module, "tt_um_jamesbuchanan_silly" "tt_um_jamesbuchanan_silly" 3 27, 4 8 0, S_0x5f412e5ad5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
v0x5f412e5d6810_0 .net "clk", 0 0, v0x5f412e5d7030_0;  1 drivers
v0x5f412e5d6920_0 .net "ena", 0 0, v0x5f412e5d70f0_0;  1 drivers
v0x5f412e5d69e0_0 .net "rst_n", 0 0, v0x5f412e5d71b0_0;  1 drivers
v0x5f412e5d6ad0_0 .net "ui_in", 7 0, v0x5f412e5d7280_0;  1 drivers
v0x5f412e5d6b70_0 .net "uio_in", 7 0, v0x5f412e5d7370_0;  1 drivers
v0x5f412e5d6c80_0 .net "uio_oe", 7 0, L_0x76798e6a0018;  alias, 1 drivers
v0x5f412e5d6d60_0 .net "uio_out", 7 0, o0x76798e6e96a8;  alias, 0 drivers
v0x5f412e5d6e40_0 .net "uo_out", 7 0, L_0x5f412e5d77b0;  alias, 1 drivers
S_0x5f412e5b9660 .scope module, "silly1" "silly1" 4 21, 5 33 0, S_0x5f412e5ad770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "ui_in";
    .port_info 3 /OUTPUT 8 "uo_out";
L_0x5f412e5d77b0 .functor BUFZ 8, v0x5f412e5d6240_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5f412e5d61a0_0 .net "clk", 0 0, v0x5f412e5d7030_0;  alias, 1 drivers
v0x5f412e5d6240_0 .var "output_signal", 7 0;
v0x5f412e5d6300_0 .net "reset", 0 0, L_0x5f412e5d7710;  1 drivers
v0x5f412e5d63a0_0 .net "rst_n", 0 0, v0x5f412e5d71b0_0;  alias, 1 drivers
v0x5f412e5d6440_0 .net "signal_gen_in", 7 0, L_0x5f412e5d7f20;  1 drivers
v0x5f412e5d64e0_0 .var "signal_mask", 7 0;
v0x5f412e5d65a0_0 .net "ui_in", 7 0, v0x5f412e5d7280_0;  alias, 1 drivers
v0x5f412e5d6680_0 .net "uo_out", 7 0, L_0x5f412e5d77b0;  alias, 1 drivers
L_0x5f412e5d7710 .reduce/nor v0x5f412e5d71b0_0;
S_0x5f412e5b9840 .scope module, "silly2" "silly2" 5 50, 6 35 0, S_0x5f412e5b9660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "signal_gen_out";
v0x5f412e59f480_0 .net *"_ivl_13", 0 0, v0x5f412e5d5e00_0;  1 drivers
v0x5f412e5d51b0_0 .net *"_ivl_17", 0 0, v0x5f412e5d5980_0;  1 drivers
v0x5f412e5d5290_0 .net *"_ivl_21", 0 0, v0x5f412e5d5bc0_0;  1 drivers
v0x5f412e5d5350_0 .net *"_ivl_25", 0 0, v0x5f412e5d5d40_0;  1 drivers
v0x5f412e5d5430_0 .net *"_ivl_29", 0 0, v0x5f412e5d58c0_0;  1 drivers
v0x5f412e5d5560_0 .net *"_ivl_34", 0 0, v0x5f412e5d5b00_0;  1 drivers
v0x5f412e5d5640_0 .net *"_ivl_5", 0 0, v0x5f412e5d5a40_0;  1 drivers
v0x5f412e5d5720_0 .net *"_ivl_9", 0 0, v0x5f412e5d5c80_0;  1 drivers
v0x5f412e5d5800_0 .net "clk", 0 0, v0x5f412e5d7030_0;  alias, 1 drivers
v0x5f412e5d58c0_0 .var "clk_div128", 0 0;
v0x5f412e5d5980_0 .var "clk_div16", 0 0;
v0x5f412e5d5a40_0 .var "clk_div2", 0 0;
v0x5f412e5d5b00_0 .var "clk_div256", 0 0;
v0x5f412e5d5bc0_0 .var "clk_div32", 0 0;
v0x5f412e5d5c80_0 .var "clk_div4", 0 0;
v0x5f412e5d5d40_0 .var "clk_div64", 0 0;
v0x5f412e5d5e00_0 .var "clk_div8", 0 0;
v0x5f412e5d5ec0_0 .net "reset", 0 0, L_0x5f412e5d7840;  1 drivers
v0x5f412e5d5f80_0 .net "rst_n", 0 0, v0x5f412e5d71b0_0;  alias, 1 drivers
v0x5f412e5d6040_0 .net "signal_gen_out", 7 0, L_0x5f412e5d7f20;  alias, 1 drivers
E_0x5f412e5aacc0 .event posedge, v0x5f412e5d58c0_0;
E_0x5f412e5aa0d0 .event posedge, v0x5f412e5d5d40_0;
E_0x5f412e5aa550 .event posedge, v0x5f412e5d5bc0_0;
E_0x5f412e592c70 .event posedge, v0x5f412e5d5980_0;
E_0x5f412e5a00a0 .event posedge, v0x5f412e5d5e00_0;
E_0x5f412e5a00e0 .event posedge, v0x5f412e5d5c80_0;
E_0x5f412e598e90 .event posedge, v0x5f412e5d5a40_0;
E_0x5f412e5abc30 .event posedge, v0x5f412e5d5800_0;
L_0x5f412e5d7840 .reduce/nor v0x5f412e5d71b0_0;
LS_0x5f412e5d7f20_0_0 .concat8 [ 1 1 1 1], v0x5f412e5d5a40_0, v0x5f412e5d5c80_0, v0x5f412e5d5e00_0, v0x5f412e5d5980_0;
LS_0x5f412e5d7f20_0_4 .concat8 [ 1 1 1 1], v0x5f412e5d5bc0_0, v0x5f412e5d5d40_0, v0x5f412e5d58c0_0, v0x5f412e5d5b00_0;
L_0x5f412e5d7f20 .concat8 [ 4 4 0 0], LS_0x5f412e5d7f20_0_0, LS_0x5f412e5d7f20_0_4;
    .scope S_0x5f412e5b9840;
T_0 ;
    %wait E_0x5f412e5abc30;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f412e5d5a40_0;
    %inv;
    %assign/vec4 v0x5f412e5d5a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f412e5b9840;
T_1 ;
    %wait E_0x5f412e598e90;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f412e5d5c80_0;
    %inv;
    %assign/vec4 v0x5f412e5d5c80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f412e5b9840;
T_2 ;
    %wait E_0x5f412e5a00e0;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5e00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f412e5d5e00_0;
    %inv;
    %assign/vec4 v0x5f412e5d5e00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f412e5b9840;
T_3 ;
    %wait E_0x5f412e5a00a0;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5f412e5d5980_0;
    %inv;
    %assign/vec4 v0x5f412e5d5980_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f412e5b9840;
T_4 ;
    %wait E_0x5f412e592c70;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5bc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f412e5d5bc0_0;
    %inv;
    %assign/vec4 v0x5f412e5d5bc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f412e5b9840;
T_5 ;
    %wait E_0x5f412e5aa550;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5d40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f412e5d5d40_0;
    %inv;
    %assign/vec4 v0x5f412e5d5d40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f412e5b9840;
T_6 ;
    %wait E_0x5f412e5aa0d0;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d58c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f412e5d58c0_0;
    %inv;
    %assign/vec4 v0x5f412e5d58c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f412e5b9840;
T_7 ;
    %wait E_0x5f412e5aacc0;
    %load/vec4 v0x5f412e5d5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f412e5d5b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5f412e5d5b00_0;
    %inv;
    %assign/vec4 v0x5f412e5d5b00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f412e5b9840;
T_8 ;
    %vpi_call/w 6 124 "$dumpfile", "dump_silly2.vcd" {0 0 0};
    %vpi_call/w 6 125 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5f412e5b9840 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5f412e5b9660;
T_9 ;
    %wait E_0x5f412e5abc30;
    %load/vec4 v0x5f412e5d6300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f412e5d64e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5f412e5d65a0_0;
    %assign/vec4 v0x5f412e5d64e0_0, 0;
    %load/vec4 v0x5f412e5d64e0_0;
    %load/vec4 v0x5f412e5d6440_0;
    %and;
    %assign/vec4 v0x5f412e5d6240_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5f412e5b9660;
T_10 ;
    %vpi_call/w 5 63 "$dumpfile", "dump_silly1.vcd" {0 0 0};
    %vpi_call/w 5 64 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5f412e5b9660 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5f412e5ad5e0;
T_11 ;
    %vpi_call/w 3 11 "$dumpfile", "tb.fst" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f412e5ad5e0 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/foss/designs/Tiny_Tapeout_Submissions/silly/ttihp_submission/test/tb.v";
    "/foss/designs/Tiny_Tapeout_Submissions/silly/ttihp_submission/test/../src/tt_um_jamesbuchanan_silly.v";
    "/foss/designs/Tiny_Tapeout_Submissions/silly/ttihp_submission/test/../src/silly1.v";
    "/foss/designs/Tiny_Tapeout_Submissions/silly/ttihp_submission/test/../src/silly2.v";
