INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minh
INFO: [VRFC 10-311] analyzing module main_fsm
ERROR: [VRFC 10-1280] procedural assignment to a non-register Hour0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:152]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Hour1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:153]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Min0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:154]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Min1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:155]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Sec0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:156]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Sec1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:157]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A_Hour0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:159]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A_Hour1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:160]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A_Min0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:161]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A_Min1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:162]
ERROR: [VRFC 10-2787] module main_fsm ignored due to previous errors [D:/Study/HDL/ASS/Logic design project/Code/LDProject/LDProject.srcs/sources_1/new/main_fsm.v:32]
