{
    "filename": "machine0/init.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export DistributedReferenceCounting.machine0.machine.",
            "VernacRequire",
            "02d02cb90c2a9394fc6dd25974defda9191b41b3"
        ],
        [
            "Require Export counting.",
            "VernacRequire",
            "b817be94ce23b5498eafaf231930312d0772a9ec"
        ],
        [
            "Section INITIALIZATION.",
            "VernacBeginSection",
            "ca9a7e5973a459cc65ceed19ce933e5993dc4bb9"
        ],
        [
            "Definition time_init : nat := 0.",
            "VernacDefinition",
            "c74823e52a08802a8e38a5bc018256f433069260"
        ],
        [
            "Definition date_init : Date_table := fun _ : Site => 0.",
            "VernacDefinition",
            "bbe555e9867c95207c85048b235832df689f007a"
        ],
        [
            "Definition send_init : Send_table := fun _ : Site => 0%Z.",
            "VernacDefinition",
            "b2350b68e3330bfd6a2df93f37b68010caa56b65"
        ],
        [
            "Definition rec_init : Rec_table := fun _ : Site => false.",
            "VernacDefinition",
            "594c5b0d378fe5d7a7dbe11c4681c727d15bc4ad"
        ],
        [
            "Definition bag_init : Bag_of_message := fun _ _ : Site => empty Message.",
            "VernacDefinition",
            "bf271ee655fc37e3c1e4a42ae3d9ecb597316411"
        ],
        [
            "Definition config_init : Config := mkconfig time_init date_init send_init rec_init bag_init.",
            "VernacDefinition",
            "91004c63b2e74a6156abd8e9c74f544e7b40be3c"
        ],
        [
            "End INITIALIZATION.",
            "VernacEndSegment",
            "afb1ef666d1e3c575ed77d17ac57d3c4d8760e8b"
        ],
        [
            "Section INIT_COUNT.",
            "VernacBeginSection",
            "bf4203c064885a3a1ba850d9c6e3ed24a4188472"
        ],
        [
            "Lemma init_le_dt_time : forall s0 : Site, dt config_init s0 <= time config_init.",
            "VernacStartTheoremProof",
            "e571a351e9c4eaff0d9b4896c66c0c43e6339008"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma init_copy_diff_site : forall s1 s2 : Site, In_queue Message copy (bm config_init s1 s2) -> s1 <> s2.",
            "VernacStartTheoremProof",
            "f482506821615d8583b917b3d746dd1cc0c37962"
        ],
        [
            "simpl in |- *; contradiction.",
            "VernacExtend",
            "6aa12dee4b20832450420890411241677af51e37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma st_rt_init : forall s0 : Site, (st config_init s0 > 0)%Z -> rt config_init s0 = true.",
            "VernacStartTheoremProof",
            "0342aa49d2dec1026343e15ccd7f5ccd319045e4"
        ],
        [
            "intro; unfold config_init in |- *; simpl in |- *; unfold send_init in |- *; intros.",
            "VernacExtend",
            "46a6c76c405e36502b6231539ed3ccd7f6368871"
        ],
        [
            "absurd (0 > 0)%Z; omega.",
            "VernacExtend",
            "d537518bf53948f16dceba3bbe3091401c3ca208"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark sigma_ctrl_copy_init : forall s0 : Site, sigma_ctrl_copy s0 bag_init = 0%Z.",
            "VernacStartTheoremProof",
            "04bb74ac728ef7293a0f9d626d8b116cb451b71d"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *; apply sigma_null.",
            "VernacExtend",
            "7bdeac4980452afe992131cc08dd2f1d425b52c2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark sigma_ctrl_dec_init : forall s0 : Site, sigma_ctrl_dec s0 bag_init = 0%Z.",
            "VernacStartTheoremProof",
            "e6bc4bc96f1599ca30dfad4cf961729ddd2fd275"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *; apply sigma_null.",
            "VernacExtend",
            "0443e2b35ff977050e75af737b9d562935a5f34c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark sigma_ctrl_inc_init : forall s0 : Site, sigma_ctrl_inc s0 bag_init = 0%Z.",
            "VernacStartTheoremProof",
            "9cc733fb2a3133e2794674552cef1da9da971a3e"
        ],
        [
            "intros; unfold sigma_ctrl_inc in |- *; apply sigma_null.",
            "VernacExtend",
            "3da2c108432fee2f5db1d38151cb99c722b78cea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma sigma_ctrl_init : forall s0 : Site, sigma_ctrl s0 bag_init = 0%Z.",
            "VernacStartTheoremProof",
            "2c87a12626a3c467f9f38ec6ece8f8f5ab391a4b"
        ],
        [
            "intros; unfold sigma_ctrl in |- *; rewrite sigma_ctrl_copy_init; rewrite sigma_ctrl_dec_init; rewrite sigma_ctrl_inc_init; omega.",
            "VernacExtend",
            "8cd0fcb33f41be76226d540b6ded460474797c41"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End INIT_COUNT.",
            "VernacEndSegment",
            "d59c976cf571dbc84bdd96da2cb64199c677c804"
        ],
        [
            "Section INIT_XY.",
            "VernacBeginSection",
            "dcec7494c63bc75968283623c460dba532481b59"
        ],
        [
            "Remark yi_init : (fun s0 : Site => yi config_init s0) = (fun s0 : Site => 0%Z).",
            "VernacStartTheoremProof",
            "abcf44fe0723db7423da06ef59cb1e20295e0159"
        ],
        [
            "apply funct_eq; intros; unfold yi in |- *; simpl in |- *; apply sigma_null.",
            "VernacExtend",
            "4679ef281c5554fe670357f3f499cdd92cdde75c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma sigma_xi_init : sigma_xi config_init = 0%Z.",
            "VernacStartTheoremProof",
            "0a5626a46873a46fd87f13a23e84f0d4f5909fdf"
        ],
        [
            "intros; unfold sigma_xi in |- *; apply sigma_null.",
            "VernacExtend",
            "6ee007e7e5280f8e4efc5976137a61d46490b14c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma sigma_yi_init : sigma_yi config_init = 0%Z.",
            "VernacStartTheoremProof",
            "6885e08cb1f46811b5f9989b02946c6ad2afccbb"
        ],
        [
            "intros; unfold sigma_yi in |- *; simpl in |- *.",
            "VernacExtend",
            "e6335e038447c734f0b00aa411f5d6e1327b6e59"
        ],
        [
            "rewrite yi_init; apply sigma_null.",
            "VernacExtend",
            "f67804f44cf3c20f4a8f11344535c8be09dc555e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End INIT_XY.",
            "VernacEndSegment",
            "39935fee75a9cdbf306d29d4f7051b5f508f5c8c"
        ],
        [
            "Section INIT_ALT.",
            "VernacBeginSection",
            "1b7b909892b920245ded83a0ea5fa24f8120fa2c"
        ],
        [
            "Variable s0 : Site.",
            "VernacAssumption",
            "0a02227b4f29783d409fcef0d1a1c1d730e7c8f0"
        ],
        [
            "Lemma D_init : D_queue (bm config_init s0 owner).",
            "VernacStartTheoremProof",
            "3a80d179ceeb2fc6f4c9895dbf48de4aa05997ce"
        ],
        [
            "apply D_empty.",
            "VernacExtend",
            "b2f80f16e7e50c5837da9888403ee3f17ff33118"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma alt_init : alternate (bm config_init s0 owner).",
            "VernacStartTheoremProof",
            "723ba17d946b49186317d506469db16827e65fc6"
        ],
        [
            "apply alt_null.",
            "VernacExtend",
            "4339aeb9057509357fe733f4e53cf87570cb95a3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End INIT_ALT.",
            "VernacEndSegment",
            "dcf9ca5b4d6cbbbee3e2e13efe912c59531b710f"
        ],
        [
            "Section INIT_RELAT.",
            "VernacBeginSection",
            "9df9dbd1b84dac1b608710b1cc1a283e820cf8b6"
        ],
        [
            "Remark init_no_parent : forall s1 s2 : Site, ~ parent config_init s1 s2.",
            "VernacStartTheoremProof",
            "34f6621fe441ac56a52d1f6e901a22ae49178d89"
        ],
        [
            "intros; red in |- *; intro.",
            "VernacExtend",
            "8efb0e8eb13e9c212c108e6c3da452eb08ee81d1"
        ],
        [
            "elim H; simpl in |- *; trivial.",
            "VernacExtend",
            "bd8145877beecd05089584db837516fb60898986"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma init_parent_cr : forall s1 s2 : Site, parent config_init s1 s2 -> dt config_init s1 < dt config_init s2.",
            "VernacStartTheoremProof",
            "5b8cd96bea6e29ca8fc90d92fb421e170cdfa821"
        ],
        [
            "intros; absurd (parent config_init s1 s2).",
            "VernacExtend",
            "55167b6c2acd80de94e40f2662cfb0333e8dcc5f"
        ],
        [
            "apply init_no_parent.",
            "VernacExtend",
            "a82c13c5d26e967294bd0d976b0708c6227982c8"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End INIT_RELAT.",
            "VernacEndSegment",
            "3fa99b16a32ffe351b95f0f15fe7aee440a4517d"
        ]
    ],
    "proofs": [
        {
            "name": "init_le_dt_time",
            "line_nb": 11,
            "steps": [
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "init_copy_diff_site",
            "line_nb": 14,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; contradiction.",
                        "VernacExtend",
                        "6aa12dee4b20832450420890411241677af51e37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "st_rt_init",
            "line_nb": 17,
            "steps": [
                {
                    "command": [
                        "intro; unfold config_init in |- *; simpl in |- *; unfold send_init in |- *; intros.",
                        "VernacExtend",
                        "46a6c76c405e36502b6231539ed3ccd7f6368871"
                    ]
                },
                {
                    "command": [
                        "absurd (0 > 0)%Z; omega.",
                        "VernacExtend",
                        "d537518bf53948f16dceba3bbe3091401c3ca208"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_ctrl_copy_init",
            "line_nb": 21,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *; apply sigma_null.",
                        "VernacExtend",
                        "7bdeac4980452afe992131cc08dd2f1d425b52c2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_ctrl_dec_init",
            "line_nb": 24,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *; apply sigma_null.",
                        "VernacExtend",
                        "0443e2b35ff977050e75af737b9d562935a5f34c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_ctrl_inc_init",
            "line_nb": 27,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_inc in |- *; apply sigma_null.",
                        "VernacExtend",
                        "3da2c108432fee2f5db1d38151cb99c722b78cea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_ctrl_init",
            "line_nb": 30,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl in |- *; rewrite sigma_ctrl_copy_init; rewrite sigma_ctrl_dec_init; rewrite sigma_ctrl_inc_init; omega.",
                        "VernacExtend",
                        "8cd0fcb33f41be76226d540b6ded460474797c41"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "yi_init",
            "line_nb": 35,
            "steps": [
                {
                    "command": [
                        "apply funct_eq; intros; unfold yi in |- *; simpl in |- *; apply sigma_null.",
                        "VernacExtend",
                        "4679ef281c5554fe670357f3f499cdd92cdde75c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_xi_init",
            "line_nb": 38,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_xi in |- *; apply sigma_null.",
                        "VernacExtend",
                        "6ee007e7e5280f8e4efc5976137a61d46490b14c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sigma_yi_init",
            "line_nb": 41,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_yi in |- *; simpl in |- *.",
                        "VernacExtend",
                        "e6335e038447c734f0b00aa411f5d6e1327b6e59"
                    ]
                },
                {
                    "command": [
                        "rewrite yi_init; apply sigma_null.",
                        "VernacExtend",
                        "f67804f44cf3c20f4a8f11344535c8be09dc555e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "D_init",
            "line_nb": 48,
            "steps": [
                {
                    "command": [
                        "apply D_empty.",
                        "VernacExtend",
                        "b2f80f16e7e50c5837da9888403ee3f17ff33118"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "alt_init",
            "line_nb": 51,
            "steps": [
                {
                    "command": [
                        "apply alt_null.",
                        "VernacExtend",
                        "4339aeb9057509357fe733f4e53cf87570cb95a3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "init_no_parent",
            "line_nb": 56,
            "steps": [
                {
                    "command": [
                        "intros; red in |- *; intro.",
                        "VernacExtend",
                        "8efb0e8eb13e9c212c108e6c3da452eb08ee81d1"
                    ]
                },
                {
                    "command": [
                        "elim H; simpl in |- *; trivial.",
                        "VernacExtend",
                        "bd8145877beecd05089584db837516fb60898986"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "init_parent_cr",
            "line_nb": 60,
            "steps": [
                {
                    "command": [
                        "intros; absurd (parent config_init s1 s2).",
                        "VernacExtend",
                        "55167b6c2acd80de94e40f2662cfb0333e8dcc5f"
                    ]
                },
                {
                    "command": [
                        "apply init_no_parent.",
                        "VernacExtend",
                        "a82c13c5d26e967294bd0d976b0708c6227982c8"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}