{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 18:11:48 2022 " "Info: Processing started: Fri Dec 23 18:11:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(48) " "Warning (10268): Verilog HDL information at RegisterFile.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/RegisterFile.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/registerfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "../ARM_System/ARM/RegisterFile.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/RegisterFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/controlunit.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ControlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ConditionalLogic " "Info: Found entity 2: ConditionalLogic" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ControlUnit.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ControlUnit " "Info: Found entity 3: ControlUnit" {  } { { "../ARM_System/ARM/ControlUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ControlUnit.v" 140 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Info: Found entity 1: Extend" {  } { { "../ARM_System/ARM/Extend.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/Extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ARM_System/ARM/ALU.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite MemWrite ARMProcessor.v(9) " "Info (10281): Verilog HDL Declaration information at ARMProcessor.v(9): object \"memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/armprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm/armprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARMProcessor " "Info: Found entity 1: ARMProcessor" {  } { { "../ARM_System/ARM/ARMProcessor.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/alera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/alera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/arm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_System " "Info: Found entity 1: ARM_System" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/GPIO/GPIO.v" 258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86139/desktop/ca2_termproject_for_fpga/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/86139/desktop/ca2_termproject_for_fpga/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_System " "Info: Elaborating entity \"ARM_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/ARM_System.v" "pll0" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMProcessor ARMProcessor:arm_cpu " "Info: Elaborating entity \"ARMProcessor\" for hierarchy \"ARMProcessor:arm_cpu\"" {  } { { "../ARM_System/ARM_System.v" "arm_cpu" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "_ControlUnit" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit\|Decoder:_decoder " "Info: Elaborating entity \"Decoder\" for hierarchy \"ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit\|Decoder:_decoder\"" {  } { { "../ARM_System/ARM/ControlUnit.v" "_decoder" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ControlUnit.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit\|ConditionalLogic:_conditional " "Info: Elaborating entity \"ConditionalLogic\" for hierarchy \"ARMProcessor:arm_cpu\|ControlUnit:_ControlUnit\|ConditionalLogic:_conditional\"" {  } { { "../ARM_System/ARM/ControlUnit.v" "_conditional" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ControlUnit.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARMProcessor:arm_cpu\|RegisterFile:_RegisterFile " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"ARMProcessor:arm_cpu\|RegisterFile:_RegisterFile\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "_RegisterFile" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend ARMProcessor:arm_cpu\|Extend:_Extend " "Info: Elaborating entity \"Extend\" for hierarchy \"ARMProcessor:arm_cpu\|Extend:_Extend\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "_Extend" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARMProcessor:arm_cpu\|ALU:_ALU " "Info: Elaborating entity \"ALU\" for hierarchy \"ARMProcessor:arm_cpu\|ALU:_ALU\"" {  } { { "../ARM_System/ARM/ARMProcessor.v" "_ALU" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM/ARMProcessor.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/ARM_System.v" "Inst_Data_Mem" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_s9d2.tdf" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System_Syn/db/altsyncram_s9d2.tdf" 1410 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s9d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d2 " "Info: Found entity 1: altsyncram_s9d2" {  } { { "db/altsyncram_s9d2.tdf" "" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System_Syn/db/altsyncram_s9d2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9d2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_s9d2:auto_generated " "Info: Elaborating entity \"altsyncram_s9d2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_s9d2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/ARM_System.v" "Decoder" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/ARM_System.v" "Timer" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/ARM_System.v" "UART" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/ARM_System.v" "uGPIO" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/ARM_System.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 105 " "Info: 105 registers lost all their fanouts during netlist optimizations. The first 105 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System_Syn/ARM_System.map.smsg " "Info: Generated suppressed messages file C:/Users/86139/Desktop/CA2_TermProject_for_FPGA/ARM_System_Syn/ARM_System.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2675 " "Info: Implemented 2675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2534 " "Info: Implemented 2534 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 18:12:01 2022 " "Info: Processing ended: Fri Dec 23 18:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
