[N
4
4
1 N
2
10 param_clah
1
62 D:/RTL_FPGA/VHDL/aula32_pontofixo_pontoflutuante/sim_clah/work
3
9 behaviour
]
[G
1
2
3
1
4
1
0
8
0
0 0
0
0
]
