<profile>

<ReportVersion>
<Version>2023.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>dft</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>10.418</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>376993</Best-caseLatency>
<Average-caseLatency>376993</Average-caseLatency>
<Worst-caseLatency>376993</Worst-caseLatency>
<Best-caseRealTimeLatency>3.928 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.928 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.928 ms</Worst-caseRealTimeLatency>
<Interval-min>376994</Interval-min>
<Interval-max>376994</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_16_1>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>376864</Latency>
<AbsoluteTimeLatency>3926214</AbsoluteTimeLatency>
<IterationLatency>23554</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1456</Latency>
<AbsoluteTimeLatency>15168</AbsoluteTimeLatency>
<IterationLatency>91</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
<VITIS_LOOP_22_2>
<Slack>7.30</Slack>
<TripCount>16</TripCount>
<Latency>1472</Latency>
<AbsoluteTimeLatency>15335</AbsoluteTimeLatency>
<IterationLatency>92</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_22_2>
</VITIS_LOOP_16_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>36</BRAM_18K>
<DSP>36</DSP>
<FF>11593</FF>
<LUT>35832</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dft</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_address0</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_ce0</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_q0</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_address1</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_ce1</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_in_q1</name>
<Object>real_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_address0</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_ce0</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_q0</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_address1</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_ce1</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_in_q1</name>
<Object>imag_sample_in</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_address0</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_ce0</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_we0</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_d0</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_address1</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_ce1</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_we1</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>real_sample_out_d1</name>
<Object>real_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_address0</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_ce0</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_we0</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_d0</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_address1</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_ce1</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_we1</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imag_sample_out_d1</name>
<Object>imag_sample_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
