<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Global buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="global-buffers"><a class="header" href="#global-buffers">Global buffers</a></h1>
<h2 id="tile-clk_bufg"><a class="header" href="#tile-clk_bufg">Tile CLK_BUFG</a></h2>
<p>Cells: 18</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[8].GCLK[0]</td><td>CELL[8].OUT_BUFG[0]</td></tr>

<tr><td>CELL[8].GCLK[1]</td><td>CELL[8].OUT_BUFG[1]</td></tr>

<tr><td>CELL[8].GCLK[2]</td><td>CELL[8].OUT_BUFG[2]</td></tr>

<tr><td>CELL[8].GCLK[3]</td><td>CELL[8].OUT_BUFG[3]</td></tr>

<tr><td>CELL[8].GCLK[4]</td><td>CELL[8].OUT_BUFG[4]</td></tr>

<tr><td>CELL[8].GCLK[5]</td><td>CELL[8].OUT_BUFG[5]</td></tr>

<tr><td>CELL[8].GCLK[6]</td><td>CELL[8].OUT_BUFG[6]</td></tr>

<tr><td>CELL[8].GCLK[7]</td><td>CELL[8].OUT_BUFG[7]</td></tr>

<tr><td>CELL[8].GCLK[8]</td><td>CELL[8].OUT_BUFG[8]</td></tr>

<tr><td>CELL[8].GCLK[9]</td><td>CELL[8].OUT_BUFG[9]</td></tr>

<tr><td>CELL[8].GCLK[10]</td><td>CELL[8].OUT_BUFG[10]</td></tr>

<tr><td>CELL[8].GCLK[11]</td><td>CELL[8].OUT_BUFG[11]</td></tr>

<tr><td>CELL[8].GCLK[12]</td><td>CELL[8].OUT_BUFG[12]</td></tr>

<tr><td>CELL[8].GCLK[13]</td><td>CELL[8].OUT_BUFG[13]</td></tr>

<tr><td>CELL[8].GCLK[14]</td><td>CELL[8].OUT_BUFG[14]</td></tr>

<tr><td>CELL[8].GCLK[15]</td><td>CELL[8].OUT_BUFG[15]</td></tr>

<tr><td>CELL[8].GCLK[16]</td><td>CELL[8].OUT_BUFG[16]</td></tr>

<tr><td>CELL[8].GCLK[17]</td><td>CELL[8].OUT_BUFG[17]</td></tr>

<tr><td>CELL[8].GCLK[18]</td><td>CELL[8].OUT_BUFG[18]</td></tr>

<tr><td>CELL[8].GCLK[19]</td><td>CELL[8].OUT_BUFG[19]</td></tr>

<tr><td>CELL[8].GCLK[20]</td><td>CELL[8].OUT_BUFG[20]</td></tr>

<tr><td>CELL[8].GCLK[21]</td><td>CELL[8].OUT_BUFG[21]</td></tr>

<tr><td>CELL[8].GCLK[22]</td><td>CELL[8].OUT_BUFG[22]</td></tr>

<tr><td>CELL[8].GCLK[23]</td><td>CELL[8].OUT_BUFG[23]</td></tr>

<tr><td>CELL[8].GCLK[24]</td><td>CELL[8].OUT_BUFG[24]</td></tr>

<tr><td>CELL[8].GCLK[25]</td><td>CELL[8].OUT_BUFG[25]</td></tr>

<tr><td>CELL[8].GCLK[26]</td><td>CELL[8].OUT_BUFG[26]</td></tr>

<tr><td>CELL[8].GCLK[27]</td><td>CELL[8].OUT_BUFG[27]</td></tr>

<tr><td>CELL[8].GCLK[28]</td><td>CELL[8].OUT_BUFG[28]</td></tr>

<tr><td>CELL[8].GCLK[29]</td><td>CELL[8].OUT_BUFG[29]</td></tr>

<tr><td>CELL[8].GCLK[30]</td><td>CELL[8].OUT_BUFG[30]</td></tr>

<tr><td>CELL[8].GCLK[31]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG switchbox SPEC_INT muxes IMUX_SPEC[0]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="16">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][28]">MAIN[1][1][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][29]">MAIN[1][1][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][26]">MAIN[1][1][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][30]">MAIN[1][0][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][27]">MAIN[1][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][22]">MAIN[1][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][23]">MAIN[1][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][24]">MAIN[1][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][25]">MAIN[1][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][20]">MAIN[1][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][21]">MAIN[1][1][21]</a></td><td>CELL[0].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][60]">MAIN[1][1][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][61]">MAIN[1][1][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][58]">MAIN[1][1][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][62]">MAIN[1][0][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][59]">MAIN[1][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][54]">MAIN[1][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][55]">MAIN[1][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][56]">MAIN[1][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][57]">MAIN[1][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][63]">MAIN[1][0][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][52]">MAIN[1][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][53]">MAIN[1][1][53]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][28]">MAIN[2][1][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][29]">MAIN[2][1][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][26]">MAIN[2][1][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][30]">MAIN[2][0][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][27]">MAIN[2][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][22]">MAIN[2][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][23]">MAIN[2][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][24]">MAIN[2][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][25]">MAIN[2][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][31]">MAIN[2][0][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][20]">MAIN[2][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][21]">MAIN[2][1][21]</a></td><td>-</td><td>-</td><td>CELL[2].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][60]">MAIN[2][1][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][61]">MAIN[2][1][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][58]">MAIN[2][1][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][62]">MAIN[2][0][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][59]">MAIN[2][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][54]">MAIN[2][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][55]">MAIN[2][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][56]">MAIN[2][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][57]">MAIN[2][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][52]">MAIN[2][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][53]">MAIN[2][1][53]</a></td><td>-</td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][28]">MAIN[3][1][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][29]">MAIN[3][1][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][26]">MAIN[3][1][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][30]">MAIN[3][0][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][27]">MAIN[3][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][22]">MAIN[3][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][23]">MAIN[3][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][24]">MAIN[3][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][25]">MAIN[3][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][31]">MAIN[3][0][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][20]">MAIN[3][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][21]">MAIN[3][1][21]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[4].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][60]">MAIN[3][1][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][61]">MAIN[3][1][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][58]">MAIN[3][1][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][62]">MAIN[3][0][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][59]">MAIN[3][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][54]">MAIN[3][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][55]">MAIN[3][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][56]">MAIN[3][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][57]">MAIN[3][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][52]">MAIN[3][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][53]">MAIN[3][1][53]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[5].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][28]">MAIN[4][1][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][29]">MAIN[4][1][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][26]">MAIN[4][1][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][30]">MAIN[4][0][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][27]">MAIN[4][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][22]">MAIN[4][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][23]">MAIN[4][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][24]">MAIN[4][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][25]">MAIN[4][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][31]">MAIN[4][0][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][20]">MAIN[4][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][21]">MAIN[4][1][21]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[6].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][60]">MAIN[4][1][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][61]">MAIN[4][1][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][58]">MAIN[4][1][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][62]">MAIN[4][0][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][59]">MAIN[4][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][54]">MAIN[4][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][55]">MAIN[4][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][56]">MAIN[4][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][57]">MAIN[4][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][63]">MAIN[4][0][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][52]">MAIN[4][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][53]">MAIN[4][1][53]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[7].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][5]">MAIN[11][1][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][0]">MAIN[11][0][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][3]">MAIN[11][1][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][2]">MAIN[11][1][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][4]">MAIN[11][1][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][1]">MAIN[11][0][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][9]">MAIN[11][1][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][8]">MAIN[11][1][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][7]">MAIN[11][1][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][6]">MAIN[11][1][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][11]">MAIN[11][1][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][10]">MAIN[11][1][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][37]">MAIN[11][1][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][32]">MAIN[11][0][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][35]">MAIN[11][1][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][34]">MAIN[11][1][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][36]">MAIN[11][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][33]">MAIN[11][0][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][41]">MAIN[11][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][40]">MAIN[11][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][39]">MAIN[11][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][38]">MAIN[11][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][43]">MAIN[11][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][42]">MAIN[11][1][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[9].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][5]">MAIN[12][1][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][0]">MAIN[12][0][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][3]">MAIN[12][1][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][2]">MAIN[12][1][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][4]">MAIN[12][1][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][1]">MAIN[12][0][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][9]">MAIN[12][1][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][8]">MAIN[12][1][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][7]">MAIN[12][1][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][6]">MAIN[12][1][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][11]">MAIN[12][1][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][10]">MAIN[12][1][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[10].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][37]">MAIN[12][1][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][32]">MAIN[12][0][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][35]">MAIN[12][1][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][34]">MAIN[12][1][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][36]">MAIN[12][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][33]">MAIN[12][0][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][41]">MAIN[12][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][40]">MAIN[12][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][39]">MAIN[12][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][38]">MAIN[12][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][43]">MAIN[12][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][42]">MAIN[12][1][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][5]">MAIN[13][1][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][0]">MAIN[13][0][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][3]">MAIN[13][1][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][2]">MAIN[13][1][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][4]">MAIN[13][1][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][1]">MAIN[13][0][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][9]">MAIN[13][1][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][8]">MAIN[13][1][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][7]">MAIN[13][1][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][6]">MAIN[13][1][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][11]">MAIN[13][1][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][10]">MAIN[13][1][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[12].IMUX_SPEC[0]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][37]">MAIN[13][1][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][32]">MAIN[13][0][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][35]">MAIN[13][1][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][34]">MAIN[13][1][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][36]">MAIN[13][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][33]">MAIN[13][0][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][41]">MAIN[13][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][40]">MAIN[13][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][39]">MAIN[13][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][38]">MAIN[13][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][43]">MAIN[13][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][42]">MAIN[13][1][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[13].IMUX_SPEC[0]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][5]">MAIN[14][1][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][0]">MAIN[14][0][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][3]">MAIN[14][1][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][2]">MAIN[14][1][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][4]">MAIN[14][1][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][1]">MAIN[14][0][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][9]">MAIN[14][1][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][8]">MAIN[14][1][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][7]">MAIN[14][1][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][6]">MAIN[14][1][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][11]">MAIN[14][1][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][10]">MAIN[14][1][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[14].IMUX_SPEC[0]</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][37]">MAIN[14][1][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][32]">MAIN[14][0][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][35]">MAIN[14][1][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][34]">MAIN[14][1][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][36]">MAIN[14][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][33]">MAIN[14][0][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][41]">MAIN[14][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][40]">MAIN[14][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][39]">MAIN[14][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][38]">MAIN[14][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][43]">MAIN[14][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][42]">MAIN[14][1][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[15].IMUX_SPEC[0]</td></tr>

<tr><th colspan="12"></th><th colspan="16">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_S[1]</td><td>CELL[0].IMUX_BUFG_S[5]</td><td>CELL[0].IMUX_BUFG_S[9]</td><td>CELL[0].IMUX_BUFG_S[13]</td><td>CELL[0].IMUX_BUFG_S[17]</td><td>CELL[0].IMUX_BUFG_S[21]</td><td>CELL[0].IMUX_BUFG_S[25]</td><td>CELL[0].IMUX_BUFG_S[29]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[3]</td><td>CELL[1].IMUX_IMUX[19]</td><td>CELL[2].IMUX_IMUX[3]</td><td>CELL[2].IMUX_IMUX[19]</td><td>CELL[3].IMUX_IMUX[3]</td><td>CELL[3].IMUX_IMUX[19]</td><td>CELL[4].IMUX_IMUX[3]</td><td>CELL[4].IMUX_IMUX[19]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[27]</td><td>CELL[2].IMUX_IMUX[11]</td><td>CELL[2].IMUX_IMUX[27]</td><td>CELL[3].IMUX_IMUX[11]</td><td>CELL[3].IMUX_IMUX[27]</td><td>CELL[4].IMUX_IMUX[11]</td><td>CELL[4].IMUX_IMUX[27]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].IMUX_BUFG_N[31]</td><td>CELL[8].IMUX_BUFG_N[27]</td><td>CELL[8].IMUX_BUFG_N[23]</td><td>CELL[8].IMUX_BUFG_N[19]</td><td>CELL[8].IMUX_BUFG_N[15]</td><td>CELL[8].IMUX_BUFG_N[11]</td><td>CELL[8].IMUX_BUFG_N[7]</td><td>CELL[8].IMUX_BUFG_N[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_IMUX[3]</td><td>CELL[11].IMUX_IMUX[19]</td><td>CELL[12].IMUX_IMUX[3]</td><td>CELL[12].IMUX_IMUX[19]</td><td>CELL[13].IMUX_IMUX[3]</td><td>CELL[13].IMUX_IMUX[19]</td><td>CELL[14].IMUX_IMUX[3]</td><td>CELL[14].IMUX_IMUX[19]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[11].IMUX_IMUX[11]</td><td>CELL[11].IMUX_IMUX[27]</td><td>CELL[12].IMUX_IMUX[11]</td><td>CELL[12].IMUX_IMUX[27]</td><td>CELL[13].IMUX_IMUX[11]</td><td>CELL[13].IMUX_IMUX[27]</td><td>CELL[14].IMUX_IMUX[11]</td><td>CELL[14].IMUX_IMUX[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG switchbox SPEC_INT muxes IMUX_SPEC[1]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="16">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][28]">MAIN[1][0][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][29]">MAIN[1][0][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][26]">MAIN[1][0][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][30]">MAIN[1][1][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][27]">MAIN[1][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][22]">MAIN[1][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][24]">MAIN[1][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][25]">MAIN[1][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][31]">MAIN[1][1][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][20]">MAIN[1][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][21]">MAIN[1][0][21]</a></td><td>CELL[0].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][60]">MAIN[1][0][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][61]">MAIN[1][0][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][58]">MAIN[1][0][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][62]">MAIN[1][1][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][59]">MAIN[1][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][54]">MAIN[1][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][55]">MAIN[1][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][56]">MAIN[1][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][57]">MAIN[1][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][63]">MAIN[1][1][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][52]">MAIN[1][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][53]">MAIN[1][0][53]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][28]">MAIN[2][0][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][29]">MAIN[2][0][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][26]">MAIN[2][0][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][30]">MAIN[2][1][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][27]">MAIN[2][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][22]">MAIN[2][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][23]">MAIN[2][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][24]">MAIN[2][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][25]">MAIN[2][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][31]">MAIN[2][1][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][20]">MAIN[2][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][21]">MAIN[2][0][21]</a></td><td>-</td><td>-</td><td>CELL[2].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][61]">MAIN[2][0][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][58]">MAIN[2][0][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][62]">MAIN[2][1][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][57]">MAIN[2][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][63]">MAIN[2][1][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td><td>-</td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][28]">MAIN[3][0][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][29]">MAIN[3][0][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][30]">MAIN[3][1][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][22]">MAIN[3][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][31]">MAIN[3][1][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][21]">MAIN[3][0][21]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[4].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][61]">MAIN[3][0][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][58]">MAIN[3][0][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][62]">MAIN[3][1][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][56]">MAIN[3][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][57]">MAIN[3][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][63]">MAIN[3][1][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[5].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][28]">MAIN[4][0][28]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][29]">MAIN[4][0][29]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][26]">MAIN[4][0][26]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][30]">MAIN[4][1][30]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][27]">MAIN[4][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][22]">MAIN[4][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][23]">MAIN[4][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][24]">MAIN[4][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][25]">MAIN[4][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][31]">MAIN[4][1][31]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][20]">MAIN[4][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][21]">MAIN[4][0][21]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[6].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][60]">MAIN[4][0][60]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][61]">MAIN[4][0][61]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][58]">MAIN[4][0][58]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][62]">MAIN[4][1][62]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][59]">MAIN[4][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][56]">MAIN[4][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][57]">MAIN[4][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][63]">MAIN[4][1][63]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[7].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][5]">MAIN[11][0][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][0]">MAIN[11][1][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][3]">MAIN[11][0][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][2]">MAIN[11][0][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][4]">MAIN[11][0][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][1]">MAIN[11][1][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][9]">MAIN[11][0][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][8]">MAIN[11][0][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][7]">MAIN[11][0][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][6]">MAIN[11][0][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][11]">MAIN[11][0][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][10]">MAIN[11][0][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][37]">MAIN[11][0][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][32]">MAIN[11][1][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][35]">MAIN[11][0][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][34]">MAIN[11][0][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][36]">MAIN[11][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][33]">MAIN[11][1][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][41]">MAIN[11][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][40]">MAIN[11][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][39]">MAIN[11][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][38]">MAIN[11][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][43]">MAIN[11][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][42]">MAIN[11][0][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[9].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][5]">MAIN[12][0][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][0]">MAIN[12][1][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][3]">MAIN[12][0][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][2]">MAIN[12][0][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][4]">MAIN[12][0][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][1]">MAIN[12][1][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][9]">MAIN[12][0][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][8]">MAIN[12][0][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][7]">MAIN[12][0][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][6]">MAIN[12][0][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][11]">MAIN[12][0][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][10]">MAIN[12][0][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[10].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][37]">MAIN[12][0][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][32]">MAIN[12][1][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][35]">MAIN[12][0][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][34]">MAIN[12][0][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][36]">MAIN[12][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][33]">MAIN[12][1][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][41]">MAIN[12][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][40]">MAIN[12][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][39]">MAIN[12][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][38]">MAIN[12][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][43]">MAIN[12][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][42]">MAIN[12][0][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][5]">MAIN[13][0][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][0]">MAIN[13][1][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][3]">MAIN[13][0][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][2]">MAIN[13][0][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][4]">MAIN[13][0][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][1]">MAIN[13][1][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][9]">MAIN[13][0][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][8]">MAIN[13][0][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][7]">MAIN[13][0][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][6]">MAIN[13][0][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][11]">MAIN[13][0][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][10]">MAIN[13][0][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[12].IMUX_SPEC[1]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][37]">MAIN[13][0][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][32]">MAIN[13][1][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][35]">MAIN[13][0][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][34]">MAIN[13][0][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][36]">MAIN[13][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][33]">MAIN[13][1][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][41]">MAIN[13][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][40]">MAIN[13][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][39]">MAIN[13][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][38]">MAIN[13][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][43]">MAIN[13][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][42]">MAIN[13][0][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[13].IMUX_SPEC[1]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][5]">MAIN[14][0][5]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][0]">MAIN[14][1][0]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][3]">MAIN[14][0][3]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][2]">MAIN[14][0][2]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][4]">MAIN[14][0][4]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][1]">MAIN[14][1][1]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][9]">MAIN[14][0][9]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][8]">MAIN[14][0][8]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][7]">MAIN[14][0][7]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][6]">MAIN[14][0][6]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][11]">MAIN[14][0][11]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][10]">MAIN[14][0][10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[14].IMUX_SPEC[1]</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][37]">MAIN[14][0][37]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][32]">MAIN[14][1][32]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][35]">MAIN[14][0][35]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][34]">MAIN[14][0][34]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][36]">MAIN[14][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][33]">MAIN[14][1][33]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][41]">MAIN[14][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][40]">MAIN[14][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][39]">MAIN[14][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][38]">MAIN[14][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][43]">MAIN[14][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][42]">MAIN[14][0][42]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[15].IMUX_SPEC[1]</td></tr>

<tr><th colspan="12"></th><th colspan="16">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_S[0]</td><td>CELL[0].IMUX_BUFG_S[4]</td><td>CELL[0].IMUX_BUFG_S[8]</td><td>CELL[0].IMUX_BUFG_S[12]</td><td>CELL[0].IMUX_BUFG_S[16]</td><td>CELL[0].IMUX_BUFG_S[20]</td><td>CELL[0].IMUX_BUFG_S[24]</td><td>CELL[0].IMUX_BUFG_S[28]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[3]</td><td>CELL[1].IMUX_IMUX[19]</td><td>CELL[2].IMUX_IMUX[3]</td><td>CELL[2].IMUX_IMUX[19]</td><td>CELL[3].IMUX_IMUX[3]</td><td>CELL[3].IMUX_IMUX[19]</td><td>CELL[4].IMUX_IMUX[3]</td><td>CELL[4].IMUX_IMUX[19]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[1].IMUX_IMUX[27]</td><td>CELL[2].IMUX_IMUX[11]</td><td>CELL[2].IMUX_IMUX[27]</td><td>CELL[3].IMUX_IMUX[11]</td><td>CELL[3].IMUX_IMUX[27]</td><td>CELL[4].IMUX_IMUX[11]</td><td>CELL[4].IMUX_IMUX[27]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].IMUX_BUFG_N[30]</td><td>CELL[8].IMUX_BUFG_N[26]</td><td>CELL[8].IMUX_BUFG_N[22]</td><td>CELL[8].IMUX_BUFG_N[18]</td><td>CELL[8].IMUX_BUFG_N[14]</td><td>CELL[8].IMUX_BUFG_N[10]</td><td>CELL[8].IMUX_BUFG_N[6]</td><td>CELL[8].IMUX_BUFG_N[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_IMUX[3]</td><td>CELL[11].IMUX_IMUX[19]</td><td>CELL[12].IMUX_IMUX[3]</td><td>CELL[12].IMUX_IMUX[19]</td><td>CELL[13].IMUX_IMUX[3]</td><td>CELL[13].IMUX_IMUX[19]</td><td>CELL[14].IMUX_IMUX[3]</td><td>CELL[14].IMUX_IMUX[19]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[11].IMUX_IMUX[11]</td><td>CELL[11].IMUX_IMUX[27]</td><td>CELL[12].IMUX_IMUX[11]</td><td>CELL[12].IMUX_IMUX[27]</td><td>CELL[13].IMUX_IMUX[11]</td><td>CELL[13].IMUX_IMUX[27]</td><td>CELL[14].IMUX_IMUX[11]</td><td>CELL[14].IMUX_IMUX[27]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG switchbox SPEC_INT muxes IMUX_SPEC[2]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="16">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][44]">MAIN[1][1][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][45]">MAIN[1][1][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][42]">MAIN[1][1][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][46]">MAIN[1][0][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][43]">MAIN[1][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][38]">MAIN[1][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][39]">MAIN[1][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][40]">MAIN[1][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][41]">MAIN[1][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][47]">MAIN[1][0][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][36]">MAIN[1][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][37]">MAIN[1][1][37]</a></td><td>CELL[0].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][76]">MAIN[1][1][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][77]">MAIN[1][1][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][74]">MAIN[1][1][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][78]">MAIN[1][0][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][75]">MAIN[1][1][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][70]">MAIN[1][1][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][71]">MAIN[1][1][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][72]">MAIN[1][1][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][73]">MAIN[1][1][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][79]">MAIN[1][0][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][68]">MAIN[1][1][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][69]">MAIN[1][1][69]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][44]">MAIN[2][1][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][45]">MAIN[2][1][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][42]">MAIN[2][1][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][43]">MAIN[2][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][38]">MAIN[2][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][39]">MAIN[2][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][40]">MAIN[2][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][41]">MAIN[2][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][36]">MAIN[2][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][37]">MAIN[2][1][37]</a></td><td>-</td><td>-</td><td>CELL[2].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][76]">MAIN[2][1][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][77]">MAIN[2][1][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][74]">MAIN[2][1][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][78]">MAIN[2][0][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][75]">MAIN[2][1][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][70]">MAIN[2][1][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][71]">MAIN[2][1][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][72]">MAIN[2][1][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][73]">MAIN[2][1][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][68]">MAIN[2][1][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][69]">MAIN[2][1][69]</a></td><td>-</td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][44]">MAIN[3][1][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][45]">MAIN[3][1][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][42]">MAIN[3][1][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][43]">MAIN[3][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][38]">MAIN[3][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][39]">MAIN[3][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][40]">MAIN[3][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][41]">MAIN[3][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][36]">MAIN[3][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][37]">MAIN[3][1][37]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[4].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][76]">MAIN[3][1][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][77]">MAIN[3][1][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][74]">MAIN[3][1][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][78]">MAIN[3][0][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][75]">MAIN[3][1][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][70]">MAIN[3][1][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][71]">MAIN[3][1][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][72]">MAIN[3][1][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][73]">MAIN[3][1][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][68]">MAIN[3][1][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][69]">MAIN[3][1][69]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[5].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][44]">MAIN[4][1][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][45]">MAIN[4][1][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][42]">MAIN[4][1][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][46]">MAIN[4][0][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][43]">MAIN[4][1][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][38]">MAIN[4][1][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][39]">MAIN[4][1][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][40]">MAIN[4][1][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][41]">MAIN[4][1][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][47]">MAIN[4][0][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][36]">MAIN[4][1][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][37]">MAIN[4][1][37]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[6].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][76]">MAIN[4][1][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][77]">MAIN[4][1][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][74]">MAIN[4][1][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][78]">MAIN[4][0][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][75]">MAIN[4][1][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][70]">MAIN[4][1][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][71]">MAIN[4][1][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][72]">MAIN[4][1][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][73]">MAIN[4][1][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][79]">MAIN[4][0][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][68]">MAIN[4][1][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][69]">MAIN[4][1][69]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[7].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][21]">MAIN[11][1][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][16]">MAIN[11][0][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][19]">MAIN[11][1][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][18]">MAIN[11][1][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][20]">MAIN[11][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][17]">MAIN[11][0][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][25]">MAIN[11][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][24]">MAIN[11][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][23]">MAIN[11][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][22]">MAIN[11][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][27]">MAIN[11][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][26]">MAIN[11][1][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][53]">MAIN[11][1][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][48]">MAIN[11][0][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][51]">MAIN[11][1][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][50]">MAIN[11][1][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][52]">MAIN[11][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][49]">MAIN[11][0][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][57]">MAIN[11][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][56]">MAIN[11][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][55]">MAIN[11][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][54]">MAIN[11][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][59]">MAIN[11][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][58]">MAIN[11][1][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[9].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][21]">MAIN[12][1][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][16]">MAIN[12][0][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][19]">MAIN[12][1][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][18]">MAIN[12][1][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][20]">MAIN[12][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][17]">MAIN[12][0][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][25]">MAIN[12][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][24]">MAIN[12][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][23]">MAIN[12][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][22]">MAIN[12][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][27]">MAIN[12][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][26]">MAIN[12][1][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[10].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][53]">MAIN[12][1][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][48]">MAIN[12][0][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][51]">MAIN[12][1][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][50]">MAIN[12][1][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][52]">MAIN[12][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][49]">MAIN[12][0][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][57]">MAIN[12][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][56]">MAIN[12][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][55]">MAIN[12][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][54]">MAIN[12][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][59]">MAIN[12][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][58]">MAIN[12][1][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][21]">MAIN[13][1][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][16]">MAIN[13][0][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][19]">MAIN[13][1][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][18]">MAIN[13][1][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][20]">MAIN[13][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][17]">MAIN[13][0][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][25]">MAIN[13][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][24]">MAIN[13][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][23]">MAIN[13][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][22]">MAIN[13][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][27]">MAIN[13][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][26]">MAIN[13][1][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[12].IMUX_SPEC[2]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][53]">MAIN[13][1][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][48]">MAIN[13][0][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][51]">MAIN[13][1][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][50]">MAIN[13][1][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][52]">MAIN[13][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][49]">MAIN[13][0][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][57]">MAIN[13][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][56]">MAIN[13][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][55]">MAIN[13][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][54]">MAIN[13][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][59]">MAIN[13][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][58]">MAIN[13][1][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[13].IMUX_SPEC[2]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][21]">MAIN[14][1][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][16]">MAIN[14][0][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][19]">MAIN[14][1][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][18]">MAIN[14][1][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][20]">MAIN[14][1][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][17]">MAIN[14][0][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][25]">MAIN[14][1][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][24]">MAIN[14][1][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][23]">MAIN[14][1][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][22]">MAIN[14][1][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][27]">MAIN[14][1][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][26]">MAIN[14][1][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[14].IMUX_SPEC[2]</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][53]">MAIN[14][1][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][48]">MAIN[14][0][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][51]">MAIN[14][1][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][50]">MAIN[14][1][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][52]">MAIN[14][1][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][49]">MAIN[14][0][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][57]">MAIN[14][1][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][56]">MAIN[14][1][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][55]">MAIN[14][1][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][54]">MAIN[14][1][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][59]">MAIN[14][1][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][58]">MAIN[14][1][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[15].IMUX_SPEC[2]</td></tr>

<tr><th colspan="12"></th><th colspan="16">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_S[3]</td><td>CELL[0].IMUX_BUFG_S[7]</td><td>CELL[0].IMUX_BUFG_S[11]</td><td>CELL[0].IMUX_BUFG_S[15]</td><td>CELL[0].IMUX_BUFG_S[19]</td><td>CELL[0].IMUX_BUFG_S[23]</td><td>CELL[0].IMUX_BUFG_S[27]</td><td>CELL[0].IMUX_BUFG_S[31]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[23]</td><td>CELL[2].IMUX_IMUX[7]</td><td>CELL[2].IMUX_IMUX[23]</td><td>CELL[3].IMUX_IMUX[7]</td><td>CELL[3].IMUX_IMUX[23]</td><td>CELL[4].IMUX_IMUX[7]</td><td>CELL[4].IMUX_IMUX[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[15]</td><td>CELL[1].IMUX_IMUX[31]</td><td>CELL[2].IMUX_IMUX[15]</td><td>CELL[2].IMUX_IMUX[31]</td><td>CELL[3].IMUX_IMUX[15]</td><td>CELL[3].IMUX_IMUX[31]</td><td>CELL[4].IMUX_IMUX[15]</td><td>CELL[4].IMUX_IMUX[31]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].IMUX_BUFG_N[29]</td><td>CELL[8].IMUX_BUFG_N[25]</td><td>CELL[8].IMUX_BUFG_N[21]</td><td>CELL[8].IMUX_BUFG_N[17]</td><td>CELL[8].IMUX_BUFG_N[13]</td><td>CELL[8].IMUX_BUFG_N[9]</td><td>CELL[8].IMUX_BUFG_N[5]</td><td>CELL[8].IMUX_BUFG_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_IMUX[7]</td><td>CELL[11].IMUX_IMUX[23]</td><td>CELL[12].IMUX_IMUX[7]</td><td>CELL[12].IMUX_IMUX[23]</td><td>CELL[13].IMUX_IMUX[7]</td><td>CELL[13].IMUX_IMUX[23]</td><td>CELL[14].IMUX_IMUX[7]</td><td>CELL[14].IMUX_IMUX[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[11].IMUX_IMUX[15]</td><td>CELL[11].IMUX_IMUX[31]</td><td>CELL[12].IMUX_IMUX[15]</td><td>CELL[12].IMUX_IMUX[31]</td><td>CELL[13].IMUX_IMUX[15]</td><td>CELL[13].IMUX_IMUX[31]</td><td>CELL[14].IMUX_IMUX[15]</td><td>CELL[14].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG switchbox SPEC_INT muxes IMUX_SPEC[3]</caption>
<thead>
<tr><th colspan="12">Bits</th><th colspan="16">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][44]">MAIN[1][0][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][45]">MAIN[1][0][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][42]">MAIN[1][0][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][46]">MAIN[1][1][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][43]">MAIN[1][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][38]">MAIN[1][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][39]">MAIN[1][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][40]">MAIN[1][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][41]">MAIN[1][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][47]">MAIN[1][1][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][36]">MAIN[1][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][37]">MAIN[1][0][37]</a></td><td>CELL[0].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][76]">MAIN[1][0][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][77]">MAIN[1][0][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][74]">MAIN[1][0][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][78]">MAIN[1][1][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][75]">MAIN[1][0][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][70]">MAIN[1][0][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][71]">MAIN[1][0][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][72]">MAIN[1][0][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][73]">MAIN[1][0][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][79]">MAIN[1][1][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][68]">MAIN[1][0][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][69]">MAIN[1][0][69]</a></td><td>-</td><td>CELL[1].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][42]">MAIN[2][0][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][46]">MAIN[2][1][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][38]">MAIN[2][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][41]">MAIN[2][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][47]">MAIN[2][1][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][37]">MAIN[2][0][37]</a></td><td>-</td><td>-</td><td>CELL[2].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][77]">MAIN[2][0][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][78]">MAIN[2][1][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][70]">MAIN[2][0][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][79]">MAIN[2][1][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][68]">MAIN[2][0][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][0][69]">MAIN[2][0][69]</a></td><td>-</td><td>-</td><td>-</td><td>CELL[3].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][42]">MAIN[3][0][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][46]">MAIN[3][1][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][38]">MAIN[3][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][41]">MAIN[3][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][47]">MAIN[3][1][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][36]">MAIN[3][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][37]">MAIN[3][0][37]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[4].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][76]">MAIN[3][0][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][77]">MAIN[3][0][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][78]">MAIN[3][1][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][70]">MAIN[3][0][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][71]">MAIN[3][0][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][79]">MAIN[3][1][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][68]">MAIN[3][0][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][0][69]">MAIN[3][0][69]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[5].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][44]">MAIN[4][0][44]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][45]">MAIN[4][0][45]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][42]">MAIN[4][0][42]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][46]">MAIN[4][1][46]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][43]">MAIN[4][0][43]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][38]">MAIN[4][0][38]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][39]">MAIN[4][0][39]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][40]">MAIN[4][0][40]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][41]">MAIN[4][0][41]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][47]">MAIN[4][1][47]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][36]">MAIN[4][0][36]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][37]">MAIN[4][0][37]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[6].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][76]">MAIN[4][0][76]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][77]">MAIN[4][0][77]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][74]">MAIN[4][0][74]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][78]">MAIN[4][1][78]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][75]">MAIN[4][0][75]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][70]">MAIN[4][0][70]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][71]">MAIN[4][0][71]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][72]">MAIN[4][0][72]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][73]">MAIN[4][0][73]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][79]">MAIN[4][1][79]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][68]">MAIN[4][0][68]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][0][69]">MAIN[4][0][69]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[7].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][21]">MAIN[11][0][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][16]">MAIN[11][1][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][19]">MAIN[11][0][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][18]">MAIN[11][0][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][20]">MAIN[11][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][17]">MAIN[11][1][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][25]">MAIN[11][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][24]">MAIN[11][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][23]">MAIN[11][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][22]">MAIN[11][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][27]">MAIN[11][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][26]">MAIN[11][0][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][53]">MAIN[11][0][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][48]">MAIN[11][1][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][51]">MAIN[11][0][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][50]">MAIN[11][0][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][52]">MAIN[11][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][49]">MAIN[11][1][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][57]">MAIN[11][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][56]">MAIN[11][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][55]">MAIN[11][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][54]">MAIN[11][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][59]">MAIN[11][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][0][58]">MAIN[11][0][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[9].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][21]">MAIN[12][0][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][16]">MAIN[12][1][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][19]">MAIN[12][0][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][18]">MAIN[12][0][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][20]">MAIN[12][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][17]">MAIN[12][1][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][25]">MAIN[12][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][24]">MAIN[12][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][23]">MAIN[12][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][22]">MAIN[12][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][27]">MAIN[12][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][26]">MAIN[12][0][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[10].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][53]">MAIN[12][0][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][48]">MAIN[12][1][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][51]">MAIN[12][0][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][50]">MAIN[12][0][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][52]">MAIN[12][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][49]">MAIN[12][1][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][57]">MAIN[12][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][56]">MAIN[12][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][55]">MAIN[12][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][54]">MAIN[12][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][59]">MAIN[12][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][0][58]">MAIN[12][0][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][21]">MAIN[13][0][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][16]">MAIN[13][1][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][19]">MAIN[13][0][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][18]">MAIN[13][0][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][20]">MAIN[13][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][17]">MAIN[13][1][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][25]">MAIN[13][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][24]">MAIN[13][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][23]">MAIN[13][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][22]">MAIN[13][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][27]">MAIN[13][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][26]">MAIN[13][0][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[12].IMUX_SPEC[3]</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][53]">MAIN[13][0][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][48]">MAIN[13][1][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][51]">MAIN[13][0][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][50]">MAIN[13][0][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][52]">MAIN[13][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][49]">MAIN[13][1][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][57]">MAIN[13][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][56]">MAIN[13][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][55]">MAIN[13][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][54]">MAIN[13][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][59]">MAIN[13][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][0][58]">MAIN[13][0][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[13].IMUX_SPEC[3]</td><td>-</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][21]">MAIN[14][0][21]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][16]">MAIN[14][1][16]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][19]">MAIN[14][0][19]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][18]">MAIN[14][0][18]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][20]">MAIN[14][0][20]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][17]">MAIN[14][1][17]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][25]">MAIN[14][0][25]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][24]">MAIN[14][0][24]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][23]">MAIN[14][0][23]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][22]">MAIN[14][0][22]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][27]">MAIN[14][0][27]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][26]">MAIN[14][0][26]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[14].IMUX_SPEC[3]</td><td>-</td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-11"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][53]">MAIN[14][0][53]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-10"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][48]">MAIN[14][1][48]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-9"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][51]">MAIN[14][0][51]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-8"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][50]">MAIN[14][0][50]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-7"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][52]">MAIN[14][0][52]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-6"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][49]">MAIN[14][1][49]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-5"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][57]">MAIN[14][0][57]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][56]">MAIN[14][0][56]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][55]">MAIN[14][0][55]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][54]">MAIN[14][0][54]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][59]">MAIN[14][0][59]</a></td><td id="virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][58]">MAIN[14][0][58]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[15].IMUX_SPEC[3]</td></tr>

<tr><th colspan="12"></th><th colspan="16">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[0].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td><td>CELL[8].MGT_ROW[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[0].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td><td>CELL[8].MGT_ROW[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[15]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_BUFG_S[2]</td><td>CELL[0].IMUX_BUFG_S[6]</td><td>CELL[0].IMUX_BUFG_S[10]</td><td>CELL[0].IMUX_BUFG_S[14]</td><td>CELL[0].IMUX_BUFG_S[18]</td><td>CELL[0].IMUX_BUFG_S[22]</td><td>CELL[0].IMUX_BUFG_S[26]</td><td>CELL[0].IMUX_BUFG_S[30]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL_E0.MGT_ROW[0]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[26]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL_E0.MGT_ROW[1]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[27]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[22]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[7]</td><td>CELL[1].IMUX_IMUX[23]</td><td>CELL[2].IMUX_IMUX[7]</td><td>CELL[2].IMUX_IMUX[23]</td><td>CELL[3].IMUX_IMUX[7]</td><td>CELL[3].IMUX_IMUX[23]</td><td>CELL[4].IMUX_IMUX[7]</td><td>CELL[4].IMUX_IMUX[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[23]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_IMUX[15]</td><td>CELL[1].IMUX_IMUX[31]</td><td>CELL[2].IMUX_IMUX[15]</td><td>CELL[2].IMUX_IMUX[31]</td><td>CELL[3].IMUX_IMUX[15]</td><td>CELL[3].IMUX_IMUX[31]</td><td>CELL[4].IMUX_IMUX[15]</td><td>CELL[4].IMUX_IMUX[31]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[24]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[25]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[4]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[5]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[0]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[1]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[2]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].IMUX_BUFG_N[28]</td><td>CELL[8].IMUX_BUFG_N[24]</td><td>CELL[8].IMUX_BUFG_N[20]</td><td>CELL[8].IMUX_BUFG_N[16]</td><td>CELL[8].IMUX_BUFG_N[12]</td><td>CELL[8].IMUX_BUFG_N[8]</td><td>CELL[8].IMUX_BUFG_N[4]</td><td>CELL[8].IMUX_BUFG_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td><td>CELL_E8.MGT_ROW[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td><td>CELL_E8.MGT_ROW[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CELL[11].IMUX_IMUX[7]</td><td>CELL[11].IMUX_IMUX[23]</td><td>CELL[12].IMUX_IMUX[7]</td><td>CELL[12].IMUX_IMUX[23]</td><td>CELL[13].IMUX_IMUX[7]</td><td>CELL[13].IMUX_IMUX[23]</td><td>CELL[14].IMUX_IMUX[7]</td><td>CELL[14].IMUX_IMUX[23]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[11].IMUX_IMUX[15]</td><td>CELL[11].IMUX_IMUX[31]</td><td>CELL[12].IMUX_IMUX[15]</td><td>CELL[12].IMUX_IMUX[31]</td><td>CELL[13].IMUX_IMUX[15]</td><td>CELL[13].IMUX_IMUX[31]</td><td>CELL[14].IMUX_IMUX[15]</td><td>CELL[14].IMUX_IMUX[31]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[7]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[8]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[9]</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[0].IMUX_SPEC[0], CELL[0].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].IMUX_SPEC[0]-CELL[0].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][19]">MAIN[1][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[0].IMUX_SPEC[2], CELL[0].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].IMUX_SPEC[2]-CELL[0].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][35]">MAIN[1][1][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[0].MGT_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].MGT_ROW[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[0].MGT_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].MGT_ROW[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[1].IMUX_SPEC[0], CELL[1].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[1].IMUX_SPEC[0]-CELL[1].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][51]">MAIN[1][1][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[1].IMUX_SPEC[2], CELL[1].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[1].IMUX_SPEC[2]-CELL[1].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][1][67]">MAIN[1][1][67]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[2].IMUX_SPEC[0], CELL[2].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[2].IMUX_SPEC[0]-CELL[2].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][19]">MAIN[2][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[2].IMUX_SPEC[2], CELL[2].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[2].IMUX_SPEC[2]-CELL[2].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][35]">MAIN[2][1][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[3].IMUX_SPEC[0], CELL[3].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[3].IMUX_SPEC[0]-CELL[3].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][51]">MAIN[2][1][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[3].IMUX_SPEC[2], CELL[3].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[3].IMUX_SPEC[2]-CELL[3].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[2][1][67]">MAIN[2][1][67]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[4].IMUX_SPEC[0], CELL[4].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[4].IMUX_SPEC[0]-CELL[4].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][19]">MAIN[3][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[4].IMUX_SPEC[2], CELL[4].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[4].IMUX_SPEC[2]-CELL[4].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][35]">MAIN[3][1][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[5].IMUX_SPEC[0], CELL[5].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[5].IMUX_SPEC[0]-CELL[5].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][51]">MAIN[3][1][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[5].IMUX_SPEC[2], CELL[5].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[5].IMUX_SPEC[2]-CELL[5].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[3][1][67]">MAIN[3][1][67]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[6].IMUX_SPEC[0], CELL[6].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[6].IMUX_SPEC[0]-CELL[6].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][19]">MAIN[4][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[6].IMUX_SPEC[2], CELL[6].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[6].IMUX_SPEC[2]-CELL[6].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][35]">MAIN[4][1][35]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[7].IMUX_SPEC[0], CELL[7].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[7].IMUX_SPEC[0]-CELL[7].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][51]">MAIN[4][1][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[7].IMUX_SPEC[2], CELL[7].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[7].IMUX_SPEC[2]-CELL[7].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[4][1][67]">MAIN[4][1][67]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].IMUX_SPEC[0], CELL[8].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].IMUX_SPEC[0]-CELL[8].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][12]">MAIN[11][1][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].IMUX_SPEC[2], CELL[8].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].IMUX_SPEC[2]-CELL[8].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][28]">MAIN[11][1][28]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].MGT_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].MGT_ROW[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][64]">MAIN[14][0][64]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].MGT_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].MGT_ROW[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][65]">MAIN[14][0][65]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][7]">MAIN[6][0][7]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][6]">MAIN[6][1][6]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][7]">MAIN[6][1][7]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][8]">MAIN[6][1][8]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][9]">MAIN[6][1][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][17]">MAIN[6][0][17]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][16]">MAIN[6][1][16]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][17]">MAIN[6][1][17]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][18]">MAIN[6][1][18]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][19]">MAIN[6][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[2]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][27]">MAIN[6][0][27]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][26]">MAIN[6][1][26]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][27]">MAIN[6][1][27]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][28]">MAIN[6][1][28]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][29]">MAIN[6][1][29]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][37]">MAIN[6][0][37]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][36]">MAIN[6][1][36]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][37]">MAIN[6][1][37]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][38]">MAIN[6][1][38]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][39]">MAIN[6][1][39]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[4]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][47]">MAIN[6][0][47]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][46]">MAIN[6][1][46]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][47]">MAIN[6][1][47]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][48]">MAIN[6][1][48]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][49]">MAIN[6][1][49]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[5]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][57]">MAIN[6][0][57]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][56]">MAIN[6][1][56]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][57]">MAIN[6][1][57]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][58]">MAIN[6][1][58]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][59]">MAIN[6][1][59]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[6]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][67]">MAIN[6][0][67]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][66]">MAIN[6][1][66]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][67]">MAIN[6][1][67]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][68]">MAIN[6][1][68]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][69]">MAIN[6][1][69]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[7]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][0][77]">MAIN[6][0][77]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][76]">MAIN[6][1][76]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][77]">MAIN[6][1][77]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][78]">MAIN[6][1][78]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[6][1][79]">MAIN[6][1][79]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[8]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][7]">MAIN[7][0][7]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][6]">MAIN[7][1][6]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][7]">MAIN[7][1][7]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][8]">MAIN[7][1][8]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][9]">MAIN[7][1][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[9]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][17]">MAIN[7][0][17]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][16]">MAIN[7][1][16]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][17]">MAIN[7][1][17]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][18]">MAIN[7][1][18]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][19]">MAIN[7][1][19]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[10]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][27]">MAIN[7][0][27]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][26]">MAIN[7][1][26]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][27]">MAIN[7][1][27]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][28]">MAIN[7][1][28]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][29]">MAIN[7][1][29]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[11]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][37]">MAIN[7][0][37]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][36]">MAIN[7][1][36]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][37]">MAIN[7][1][37]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][38]">MAIN[7][1][38]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][39]">MAIN[7][1][39]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[12]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][47]">MAIN[7][0][47]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][46]">MAIN[7][1][46]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][47]">MAIN[7][1][47]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][48]">MAIN[7][1][48]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][49]">MAIN[7][1][49]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[13]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][57]">MAIN[7][0][57]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][56]">MAIN[7][1][56]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][57]">MAIN[7][1][57]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][58]">MAIN[7][1][58]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][59]">MAIN[7][1][59]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[14]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][67]">MAIN[7][0][67]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][66]">MAIN[7][1][66]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][67]">MAIN[7][1][67]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][68]">MAIN[7][1][68]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][69]">MAIN[7][1][69]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[15]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][0][77]">MAIN[7][0][77]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][76]">MAIN[7][1][76]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][77]">MAIN[7][1][77]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][78]">MAIN[7][1][78]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[7][1][79]">MAIN[7][1][79]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[16]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][72]">MAIN[9][0][72]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][70]">MAIN[9][1][70]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][71]">MAIN[9][1][71]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][72]">MAIN[9][1][72]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][73]">MAIN[9][1][73]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[17]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][62]">MAIN[9][0][62]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][60]">MAIN[9][1][60]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][61]">MAIN[9][1][61]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][62]">MAIN[9][1][62]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][63]">MAIN[9][1][63]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[18]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][52]">MAIN[9][0][52]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][50]">MAIN[9][1][50]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][51]">MAIN[9][1][51]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][52]">MAIN[9][1][52]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][53]">MAIN[9][1][53]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[19]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][42]">MAIN[9][0][42]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][40]">MAIN[9][1][40]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][41]">MAIN[9][1][41]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][42]">MAIN[9][1][42]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][43]">MAIN[9][1][43]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[20]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][32]">MAIN[9][0][32]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][30]">MAIN[9][1][30]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][31]">MAIN[9][1][31]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][32]">MAIN[9][1][32]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][33]">MAIN[9][1][33]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[21]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][22]">MAIN[9][0][22]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][20]">MAIN[9][1][20]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][21]">MAIN[9][1][21]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][22]">MAIN[9][1][22]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][23]">MAIN[9][1][23]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[22]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][12]">MAIN[9][0][12]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][10]">MAIN[9][1][10]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][11]">MAIN[9][1][11]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][12]">MAIN[9][1][12]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][13]">MAIN[9][1][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[23]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][0][2]">MAIN[9][0][2]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][0]">MAIN[9][1][0]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][1]">MAIN[9][1][1]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][2]">MAIN[9][1][2]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[9][1][3]">MAIN[9][1][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[24]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][72]">MAIN[8][0][72]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][70]">MAIN[8][1][70]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][71]">MAIN[8][1][71]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][72]">MAIN[8][1][72]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][73]">MAIN[8][1][73]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[25]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][62]">MAIN[8][0][62]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][60]">MAIN[8][1][60]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][61]">MAIN[8][1][61]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][62]">MAIN[8][1][62]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][63]">MAIN[8][1][63]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[26]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][52]">MAIN[8][0][52]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][50]">MAIN[8][1][50]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][51]">MAIN[8][1][51]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][52]">MAIN[8][1][52]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][53]">MAIN[8][1][53]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[27]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][42]">MAIN[8][0][42]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][40]">MAIN[8][1][40]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][41]">MAIN[8][1][41]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][42]">MAIN[8][1][42]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][43]">MAIN[8][1][43]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[28]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][32]">MAIN[8][0][32]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][30]">MAIN[8][1][30]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][31]">MAIN[8][1][31]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][32]">MAIN[8][1][32]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][33]">MAIN[8][1][33]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[29]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][22]">MAIN[8][0][22]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][20]">MAIN[8][1][20]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][21]">MAIN[8][1][21]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][22]">MAIN[8][1][22]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][23]">MAIN[8][1][23]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[30]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][12]">MAIN[8][0][12]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][10]">MAIN[8][1][10]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][11]">MAIN[8][1][11]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][12]">MAIN[8][1][12]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][13]">MAIN[8][1][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[8].OUT_BUFG[31]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][0][2]">MAIN[8][0][2]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-1"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][0]">MAIN[8][1][0]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-2"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][1]">MAIN[8][1][1]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-3"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][2]">MAIN[8][1][2]</a></td></tr>

<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-4"><a href="#virtex4-CLK_BUFG-bit-MAIN[8][1][3]">MAIN[8][1][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[9].IMUX_SPEC[0], CELL[9].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[9].IMUX_SPEC[0]-CELL[9].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][44]">MAIN[11][1][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[9].IMUX_SPEC[2], CELL[9].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[9].IMUX_SPEC[2]-CELL[9].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[11][1][60]">MAIN[11][1][60]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[10].IMUX_SPEC[0], CELL[10].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[10].IMUX_SPEC[0]-CELL[10].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][12]">MAIN[12][1][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[10].IMUX_SPEC[2], CELL[10].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[10].IMUX_SPEC[2]-CELL[10].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][28]">MAIN[12][1][28]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[11].IMUX_SPEC[0], CELL[11].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[11].IMUX_SPEC[0]-CELL[11].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][44]">MAIN[12][1][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[11].IMUX_SPEC[2], CELL[11].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[11].IMUX_SPEC[2]-CELL[11].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[12][1][60]">MAIN[12][1][60]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[12].IMUX_SPEC[0], CELL[12].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[12].IMUX_SPEC[0]-CELL[12].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][12]">MAIN[13][1][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[12].IMUX_SPEC[2], CELL[12].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[12].IMUX_SPEC[2]-CELL[12].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][28]">MAIN[13][1][28]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[13].IMUX_SPEC[0], CELL[13].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[13].IMUX_SPEC[0]-CELL[13].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][44]">MAIN[13][1][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[13].IMUX_SPEC[2], CELL[13].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[13].IMUX_SPEC[2]-CELL[13].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[13][1][60]">MAIN[13][1][60]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[14].IMUX_SPEC[0], CELL[14].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[14].IMUX_SPEC[0]-CELL[14].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][12]">MAIN[14][1][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[14].IMUX_SPEC[2], CELL[14].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[14].IMUX_SPEC[2]-CELL[14].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][28]">MAIN[14][1][28]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[15].IMUX_SPEC[0], CELL[15].IMUX_SPEC[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[15].IMUX_SPEC[0]-CELL[15].IMUX_SPEC[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][44]">MAIN[14][1][44]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL[15].IMUX_SPEC[2], CELL[15].IMUX_SPEC[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL[15].IMUX_SPEC[2]-CELL[15].IMUX_SPEC[3]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][1][60]">MAIN[14][1][60]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL_E0.MGT_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL_E0.MGT_ROW[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][17]">MAIN[1][0][17]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL_E0.MGT_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL_E0.MGT_ROW[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[1][0][16]">MAIN[1][0][16]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL_E8.MGT_ROW[0]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL_E8.MGT_ROW[0]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][62]">MAIN[14][0][62]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG wire support CELL_E8.MGT_ROW[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_BUFG-SPEC_INT-support-CELL_E8.MGT_ROW[1]-0"><a href="#virtex4-CLK_BUFG-bit-MAIN[14][0][63]">MAIN[14][0][63]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufgctrl"><a class="header" href="#bels-bufgctrl">Bels BUFGCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG bel BUFGCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFGCTRL[0]</th><th>BUFGCTRL[1]</th><th>BUFGCTRL[2]</th><th>BUFGCTRL[3]</th><th>BUFGCTRL[4]</th><th>BUFGCTRL[5]</th><th>BUFGCTRL[6]</th><th>BUFGCTRL[7]</th><th>BUFGCTRL[8]</th><th>BUFGCTRL[9]</th><th>BUFGCTRL[10]</th><th>BUFGCTRL[11]</th><th>BUFGCTRL[12]</th><th>BUFGCTRL[13]</th><th>BUFGCTRL[14]</th><th>BUFGCTRL[15]</th><th>BUFGCTRL[16]</th><th>BUFGCTRL[17]</th><th>BUFGCTRL[18]</th><th>BUFGCTRL[19]</th><th>BUFGCTRL[20]</th><th>BUFGCTRL[21]</th><th>BUFGCTRL[22]</th><th>BUFGCTRL[23]</th><th>BUFGCTRL[24]</th><th>BUFGCTRL[25]</th><th>BUFGCTRL[26]</th><th>BUFGCTRL[27]</th><th>BUFGCTRL[28]</th><th>BUFGCTRL[29]</th><th>BUFGCTRL[30]</th><th>BUFGCTRL[31]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>CELL[0].IMUX_SPEC[1]</td><td>CELL[0].IMUX_SPEC[3]</td><td>CELL[1].IMUX_SPEC[1]</td><td>CELL[1].IMUX_SPEC[3]</td><td>CELL[2].IMUX_SPEC[1]</td><td>CELL[2].IMUX_SPEC[3]</td><td>CELL[3].IMUX_SPEC[1]</td><td>CELL[3].IMUX_SPEC[3]</td><td>CELL[4].IMUX_SPEC[1]</td><td>CELL[4].IMUX_SPEC[3]</td><td>CELL[5].IMUX_SPEC[1]</td><td>CELL[5].IMUX_SPEC[3]</td><td>CELL[6].IMUX_SPEC[1]</td><td>CELL[6].IMUX_SPEC[3]</td><td>CELL[7].IMUX_SPEC[1]</td><td>CELL[7].IMUX_SPEC[3]</td><td>CELL[15].IMUX_SPEC[3]</td><td>CELL[15].IMUX_SPEC[1]</td><td>CELL[14].IMUX_SPEC[3]</td><td>CELL[14].IMUX_SPEC[1]</td><td>CELL[13].IMUX_SPEC[3]</td><td>CELL[13].IMUX_SPEC[1]</td><td>CELL[12].IMUX_SPEC[3]</td><td>CELL[12].IMUX_SPEC[1]</td><td>CELL[11].IMUX_SPEC[3]</td><td>CELL[11].IMUX_SPEC[1]</td><td>CELL[10].IMUX_SPEC[3]</td><td>CELL[10].IMUX_SPEC[1]</td><td>CELL[9].IMUX_SPEC[3]</td><td>CELL[9].IMUX_SPEC[1]</td><td>CELL[8].IMUX_SPEC[3]</td><td>CELL[8].IMUX_SPEC[1]</td></tr>

<tr><td>I1</td><td>in</td><td>CELL[0].IMUX_SPEC[0]</td><td>CELL[0].IMUX_SPEC[2]</td><td>CELL[1].IMUX_SPEC[0]</td><td>CELL[1].IMUX_SPEC[2]</td><td>CELL[2].IMUX_SPEC[0]</td><td>CELL[2].IMUX_SPEC[2]</td><td>CELL[3].IMUX_SPEC[0]</td><td>CELL[3].IMUX_SPEC[2]</td><td>CELL[4].IMUX_SPEC[0]</td><td>CELL[4].IMUX_SPEC[2]</td><td>CELL[5].IMUX_SPEC[0]</td><td>CELL[5].IMUX_SPEC[2]</td><td>CELL[6].IMUX_SPEC[0]</td><td>CELL[6].IMUX_SPEC[2]</td><td>CELL[7].IMUX_SPEC[0]</td><td>CELL[7].IMUX_SPEC[2]</td><td>CELL[15].IMUX_SPEC[2]</td><td>CELL[15].IMUX_SPEC[0]</td><td>CELL[14].IMUX_SPEC[2]</td><td>CELL[14].IMUX_SPEC[0]</td><td>CELL[13].IMUX_SPEC[2]</td><td>CELL[13].IMUX_SPEC[0]</td><td>CELL[12].IMUX_SPEC[2]</td><td>CELL[12].IMUX_SPEC[0]</td><td>CELL[11].IMUX_SPEC[2]</td><td>CELL[11].IMUX_SPEC[0]</td><td>CELL[10].IMUX_SPEC[2]</td><td>CELL[10].IMUX_SPEC[0]</td><td>CELL[9].IMUX_SPEC[2]</td><td>CELL[9].IMUX_SPEC[0]</td><td>CELL[8].IMUX_SPEC[2]</td><td>CELL[8].IMUX_SPEC[0]</td></tr>

<tr><td>S0</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-S0">CELL[1].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][9]">!MAIN[5][0][9]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-S0">CELL[1].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][4]">!MAIN[5][0][4]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-S0">CELL[1].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][19]">!MAIN[5][0][19]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-S0">CELL[1].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][14]">!MAIN[5][0][14]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-S0">CELL[2].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][29]">!MAIN[5][0][29]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-S0">CELL[2].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][24]">!MAIN[5][0][24]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-S0">CELL[2].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][39]">!MAIN[5][0][39]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-S0">CELL[2].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][34]">!MAIN[5][0][34]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-S0">CELL[3].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][49]">!MAIN[5][0][49]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-S0">CELL[3].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][44]">!MAIN[5][0][44]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-S0">CELL[3].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][59]">!MAIN[5][0][59]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-S0">CELL[3].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][54]">!MAIN[5][0][54]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-S0">CELL[4].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][69]">!MAIN[5][0][69]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-S0">CELL[4].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][64]">!MAIN[5][0][64]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-S0">CELL[4].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][79]">!MAIN[5][0][79]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-S0">CELL[4].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][74]">!MAIN[5][0][74]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-S0">CELL[14].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][70]">!MAIN[10][0][70]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-S0">CELL[14].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][75]">!MAIN[10][0][75]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-S0">CELL[14].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][60]">!MAIN[10][0][60]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-S0">CELL[14].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][65]">!MAIN[10][0][65]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-S0">CELL[13].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][50]">!MAIN[10][0][50]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-S0">CELL[13].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][55]">!MAIN[10][0][55]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-S0">CELL[13].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][40]">!MAIN[10][0][40]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-S0">CELL[13].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][45]">!MAIN[10][0][45]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-S0">CELL[12].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][30]">!MAIN[10][0][30]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-S0">CELL[12].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][35]">!MAIN[10][0][35]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-S0">CELL[12].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][20]">!MAIN[10][0][20]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-S0">CELL[12].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][25]">!MAIN[10][0][25]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-S0">CELL[11].IMUX_IMUX[20] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][10]">!MAIN[10][0][10]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-S0">CELL[11].IMUX_IMUX[16] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][15]">!MAIN[10][0][15]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-S0">CELL[11].IMUX_IMUX[4] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][0]">!MAIN[10][0][0]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-S0">CELL[11].IMUX_IMUX[0] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][5]">!MAIN[10][0][5]</a></td></tr>

<tr><td>S1</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-S1">CELL[1].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][5]">!MAIN[5][0][5]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-S1">CELL[1].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][0]">!MAIN[5][0][0]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-S1">CELL[1].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][15]">!MAIN[5][0][15]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-S1">CELL[1].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][10]">!MAIN[5][0][10]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-S1">CELL[2].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][25]">!MAIN[5][0][25]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-S1">CELL[2].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][20]">!MAIN[5][0][20]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-S1">CELL[2].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][35]">!MAIN[5][0][35]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-S1">CELL[2].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][30]">!MAIN[5][0][30]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-S1">CELL[3].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][45]">!MAIN[5][0][45]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-S1">CELL[3].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][40]">!MAIN[5][0][40]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-S1">CELL[3].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][55]">!MAIN[5][0][55]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-S1">CELL[3].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][50]">!MAIN[5][0][50]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-S1">CELL[4].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][65]">!MAIN[5][0][65]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-S1">CELL[4].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][60]">!MAIN[5][0][60]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-S1">CELL[4].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][75]">!MAIN[5][0][75]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-S1">CELL[4].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][70]">!MAIN[5][0][70]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-S1">CELL[14].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][74]">!MAIN[10][0][74]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-S1">CELL[14].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][79]">!MAIN[10][0][79]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-S1">CELL[14].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][64]">!MAIN[10][0][64]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-S1">CELL[14].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][69]">!MAIN[10][0][69]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-S1">CELL[13].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][54]">!MAIN[10][0][54]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-S1">CELL[13].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][59]">!MAIN[10][0][59]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-S1">CELL[13].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][44]">!MAIN[10][0][44]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-S1">CELL[13].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][49]">!MAIN[10][0][49]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-S1">CELL[12].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][34]">!MAIN[10][0][34]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-S1">CELL[12].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][39]">!MAIN[10][0][39]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-S1">CELL[12].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][24]">!MAIN[10][0][24]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-S1">CELL[12].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][29]">!MAIN[10][0][29]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-S1">CELL[11].IMUX_IMUX[28] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][14]">!MAIN[10][0][14]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-S1">CELL[11].IMUX_IMUX[24] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][19]">!MAIN[10][0][19]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-S1">CELL[11].IMUX_IMUX[12] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][4]">!MAIN[10][0][4]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-S1">CELL[11].IMUX_IMUX[8] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][9]">!MAIN[10][0][9]</a></td></tr>

<tr><td>CE0</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-CE0">CELL[1].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][9]">!MAIN[5][1][9]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-CE0">CELL[1].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][4]">!MAIN[5][1][4]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-CE0">CELL[1].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][19]">!MAIN[5][1][19]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-CE0">CELL[1].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][14]">!MAIN[5][1][14]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-CE0">CELL[2].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][29]">!MAIN[5][1][29]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-CE0">CELL[2].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][24]">!MAIN[5][1][24]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-CE0">CELL[2].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][39]">!MAIN[5][1][39]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-CE0">CELL[2].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][34]">!MAIN[5][1][34]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-CE0">CELL[3].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][49]">!MAIN[5][1][49]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-CE0">CELL[3].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][44]">!MAIN[5][1][44]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-CE0">CELL[3].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][59]">!MAIN[5][1][59]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-CE0">CELL[3].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][54]">!MAIN[5][1][54]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-CE0">CELL[4].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][69]">!MAIN[5][1][69]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-CE0">CELL[4].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][64]">!MAIN[5][1][64]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-CE0">CELL[4].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][79]">!MAIN[5][1][79]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-CE0">CELL[4].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][74]">!MAIN[5][1][74]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-CE0">CELL[14].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][70]">!MAIN[10][1][70]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-CE0">CELL[14].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][75]">!MAIN[10][1][75]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-CE0">CELL[14].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][60]">!MAIN[10][1][60]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-CE0">CELL[14].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][65]">!MAIN[10][1][65]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-CE0">CELL[13].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][50]">!MAIN[10][1][50]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-CE0">CELL[13].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][55]">!MAIN[10][1][55]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-CE0">CELL[13].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][40]">!MAIN[10][1][40]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-CE0">CELL[13].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][45]">!MAIN[10][1][45]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-CE0">CELL[12].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][30]">!MAIN[10][1][30]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-CE0">CELL[12].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][35]">!MAIN[10][1][35]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-CE0">CELL[12].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][20]">!MAIN[10][1][20]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-CE0">CELL[12].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][25]">!MAIN[10][1][25]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-CE0">CELL[11].IMUX_IMUX[21] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][10]">!MAIN[10][1][10]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-CE0">CELL[11].IMUX_IMUX[17] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][15]">!MAIN[10][1][15]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-CE0">CELL[11].IMUX_IMUX[5] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][0]">!MAIN[10][1][0]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-CE0">CELL[11].IMUX_IMUX[1] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][5]">!MAIN[10][1][5]</a></td></tr>

<tr><td>CE1</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-CE1">CELL[1].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][5]">!MAIN[5][1][5]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-CE1">CELL[1].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][0]">!MAIN[5][1][0]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-CE1">CELL[1].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][15]">!MAIN[5][1][15]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-CE1">CELL[1].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][10]">!MAIN[5][1][10]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-CE1">CELL[2].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][25]">!MAIN[5][1][25]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-CE1">CELL[2].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][20]">!MAIN[5][1][20]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-CE1">CELL[2].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][35]">!MAIN[5][1][35]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-CE1">CELL[2].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][30]">!MAIN[5][1][30]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-CE1">CELL[3].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][45]">!MAIN[5][1][45]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-CE1">CELL[3].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][40]">!MAIN[5][1][40]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-CE1">CELL[3].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][55]">!MAIN[5][1][55]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-CE1">CELL[3].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][50]">!MAIN[5][1][50]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-CE1">CELL[4].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][65]">!MAIN[5][1][65]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-CE1">CELL[4].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][60]">!MAIN[5][1][60]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-CE1">CELL[4].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][75]">!MAIN[5][1][75]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-CE1">CELL[4].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][70]">!MAIN[5][1][70]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-CE1">CELL[14].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][74]">!MAIN[10][1][74]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-CE1">CELL[14].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][79]">!MAIN[10][1][79]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-CE1">CELL[14].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][64]">!MAIN[10][1][64]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-CE1">CELL[14].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][69]">!MAIN[10][1][69]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-CE1">CELL[13].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][54]">!MAIN[10][1][54]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-CE1">CELL[13].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][59]">!MAIN[10][1][59]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-CE1">CELL[13].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][44]">!MAIN[10][1][44]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-CE1">CELL[13].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][49]">!MAIN[10][1][49]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-CE1">CELL[12].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][34]">!MAIN[10][1][34]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-CE1">CELL[12].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][39]">!MAIN[10][1][39]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-CE1">CELL[12].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][24]">!MAIN[10][1][24]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-CE1">CELL[12].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][29]">!MAIN[10][1][29]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-CE1">CELL[11].IMUX_IMUX[29] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][14]">!MAIN[10][1][14]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-CE1">CELL[11].IMUX_IMUX[25] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][19]">!MAIN[10][1][19]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-CE1">CELL[11].IMUX_IMUX[13] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][4]">!MAIN[10][1][4]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-CE1">CELL[11].IMUX_IMUX[9] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][9]">!MAIN[10][1][9]</a></td></tr>

<tr><td>IGNORE0</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][7]">!MAIN[5][1][7]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][2]">!MAIN[5][1][2]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][17]">!MAIN[5][1][17]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-IGNORE0">CELL[1].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][12]">!MAIN[5][1][12]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][27]">!MAIN[5][1][27]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][22]">!MAIN[5][1][22]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][37]">!MAIN[5][1][37]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-IGNORE0">CELL[2].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][32]">!MAIN[5][1][32]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-IGNORE0">CELL[3].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][47]">!MAIN[5][1][47]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-IGNORE0">CELL[3].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][42]">!MAIN[5][1][42]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-IGNORE0">CELL[3].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][57]">!MAIN[5][1][57]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-IGNORE0">CELL[3].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][52]">!MAIN[5][1][52]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-IGNORE0">CELL[4].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][67]">!MAIN[5][1][67]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-IGNORE0">CELL[4].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][62]">!MAIN[5][1][62]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-IGNORE0">CELL[4].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][77]">!MAIN[5][1][77]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-IGNORE0">CELL[4].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][72]">!MAIN[5][1][72]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-IGNORE0">CELL[14].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][72]">!MAIN[10][1][72]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-IGNORE0">CELL[14].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][77]">!MAIN[10][1][77]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-IGNORE0">CELL[14].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][62]">!MAIN[10][1][62]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-IGNORE0">CELL[14].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][67]">!MAIN[10][1][67]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-IGNORE0">CELL[13].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][52]">!MAIN[10][1][52]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-IGNORE0">CELL[13].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][57]">!MAIN[10][1][57]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-IGNORE0">CELL[13].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][42]">!MAIN[10][1][42]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-IGNORE0">CELL[13].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][47]">!MAIN[10][1][47]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-IGNORE0">CELL[12].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][32]">!MAIN[10][1][32]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-IGNORE0">CELL[12].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][37]">!MAIN[10][1][37]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-IGNORE0">CELL[12].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][22]">!MAIN[10][1][22]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-IGNORE0">CELL[12].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][27]">!MAIN[10][1][27]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-IGNORE0">CELL[11].IMUX_IMUX[22] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][12]">!MAIN[10][1][12]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-IGNORE0">CELL[11].IMUX_IMUX[18] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][17]">!MAIN[10][1][17]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-IGNORE0">CELL[11].IMUX_IMUX[6] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][2]">!MAIN[10][1][2]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-IGNORE0">CELL[11].IMUX_IMUX[2] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][7]">!MAIN[10][1][7]</a></td></tr>

<tr><td>IGNORE1</td><td>in</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][7]">!MAIN[5][0][7]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][2]">!MAIN[5][0][2]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][17]">!MAIN[5][0][17]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-IGNORE1">CELL[1].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][12]">!MAIN[5][0][12]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][27]">!MAIN[5][0][27]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][22]">!MAIN[5][0][22]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][37]">!MAIN[5][0][37]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-IGNORE1">CELL[2].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][32]">!MAIN[5][0][32]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-IGNORE1">CELL[3].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][47]">!MAIN[5][0][47]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-IGNORE1">CELL[3].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][42]">!MAIN[5][0][42]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-IGNORE1">CELL[3].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][57]">!MAIN[5][0][57]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-IGNORE1">CELL[3].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][52]">!MAIN[5][0][52]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-IGNORE1">CELL[4].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][67]">!MAIN[5][0][67]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-IGNORE1">CELL[4].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][62]">!MAIN[5][0][62]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-IGNORE1">CELL[4].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][77]">!MAIN[5][0][77]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-IGNORE1">CELL[4].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][72]">!MAIN[5][0][72]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-IGNORE1">CELL[14].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][72]">!MAIN[10][0][72]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-IGNORE1">CELL[14].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][77]">!MAIN[10][0][77]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-IGNORE1">CELL[14].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][62]">!MAIN[10][0][62]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-IGNORE1">CELL[14].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][67]">!MAIN[10][0][67]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-IGNORE1">CELL[13].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][52]">!MAIN[10][0][52]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-IGNORE1">CELL[13].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][57]">!MAIN[10][0][57]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-IGNORE1">CELL[13].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][42]">!MAIN[10][0][42]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-IGNORE1">CELL[13].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][47]">!MAIN[10][0][47]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-IGNORE1">CELL[12].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][32]">!MAIN[10][0][32]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-IGNORE1">CELL[12].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][37]">!MAIN[10][0][37]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-IGNORE1">CELL[12].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][22]">!MAIN[10][0][22]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-IGNORE1">CELL[12].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][27]">!MAIN[10][0][27]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-IGNORE1">CELL[11].IMUX_IMUX[30] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][12]">!MAIN[10][0][12]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-IGNORE1">CELL[11].IMUX_IMUX[26] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][17]">!MAIN[10][0][17]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-IGNORE1">CELL[11].IMUX_IMUX[14] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][2]">!MAIN[10][0][2]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-IGNORE1">CELL[11].IMUX_IMUX[10] invert by <a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][7]">!MAIN[10][0][7]</a></td></tr>

<tr><td>O</td><td>out</td><td>CELL[8].OUT_BUFG[0]</td><td>CELL[8].OUT_BUFG[1]</td><td>CELL[8].OUT_BUFG[2]</td><td>CELL[8].OUT_BUFG[3]</td><td>CELL[8].OUT_BUFG[4]</td><td>CELL[8].OUT_BUFG[5]</td><td>CELL[8].OUT_BUFG[6]</td><td>CELL[8].OUT_BUFG[7]</td><td>CELL[8].OUT_BUFG[8]</td><td>CELL[8].OUT_BUFG[9]</td><td>CELL[8].OUT_BUFG[10]</td><td>CELL[8].OUT_BUFG[11]</td><td>CELL[8].OUT_BUFG[12]</td><td>CELL[8].OUT_BUFG[13]</td><td>CELL[8].OUT_BUFG[14]</td><td>CELL[8].OUT_BUFG[15]</td><td>CELL[8].OUT_BUFG[16]</td><td>CELL[8].OUT_BUFG[17]</td><td>CELL[8].OUT_BUFG[18]</td><td>CELL[8].OUT_BUFG[19]</td><td>CELL[8].OUT_BUFG[20]</td><td>CELL[8].OUT_BUFG[21]</td><td>CELL[8].OUT_BUFG[22]</td><td>CELL[8].OUT_BUFG[23]</td><td>CELL[8].OUT_BUFG[24]</td><td>CELL[8].OUT_BUFG[25]</td><td>CELL[8].OUT_BUFG[26]</td><td>CELL[8].OUT_BUFG[27]</td><td>CELL[8].OUT_BUFG[28]</td><td>CELL[8].OUT_BUFG[29]</td><td>CELL[8].OUT_BUFG[30]</td><td>CELL[8].OUT_BUFG[31]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG bel BUFGCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFGCTRL[0]</th><th>BUFGCTRL[1]</th><th>BUFGCTRL[2]</th><th>BUFGCTRL[3]</th><th>BUFGCTRL[4]</th><th>BUFGCTRL[5]</th><th>BUFGCTRL[6]</th><th>BUFGCTRL[7]</th><th>BUFGCTRL[8]</th><th>BUFGCTRL[9]</th><th>BUFGCTRL[10]</th><th>BUFGCTRL[11]</th><th>BUFGCTRL[12]</th><th>BUFGCTRL[13]</th><th>BUFGCTRL[14]</th><th>BUFGCTRL[15]</th><th>BUFGCTRL[16]</th><th>BUFGCTRL[17]</th><th>BUFGCTRL[18]</th><th>BUFGCTRL[19]</th><th>BUFGCTRL[20]</th><th>BUFGCTRL[21]</th><th>BUFGCTRL[22]</th><th>BUFGCTRL[23]</th><th>BUFGCTRL[24]</th><th>BUFGCTRL[25]</th><th>BUFGCTRL[26]</th><th>BUFGCTRL[27]</th><th>BUFGCTRL[28]</th><th>BUFGCTRL[29]</th><th>BUFGCTRL[30]</th><th>BUFGCTRL[31]</th></tr>

</thead>

<tbody>
<tr><td>CREATE_EDGE</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][6]">!MAIN[5][0][6]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][1]">!MAIN[5][0][1]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][16]">!MAIN[5][0][16]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][11]">!MAIN[5][0][11]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][26]">!MAIN[5][0][26]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][21]">!MAIN[5][0][21]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][36]">!MAIN[5][0][36]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][31]">!MAIN[5][0][31]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][46]">!MAIN[5][0][46]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][41]">!MAIN[5][0][41]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][56]">!MAIN[5][0][56]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][51]">!MAIN[5][0][51]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][66]">!MAIN[5][0][66]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][61]">!MAIN[5][0][61]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][76]">!MAIN[5][0][76]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][71]">!MAIN[5][0][71]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][73]">!MAIN[10][0][73]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][78]">!MAIN[10][0][78]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][63]">!MAIN[10][0][63]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][68]">!MAIN[10][0][68]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][53]">!MAIN[10][0][53]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][58]">!MAIN[10][0][58]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][43]">!MAIN[10][0][43]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][48]">!MAIN[10][0][48]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][33]">!MAIN[10][0][33]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][38]">!MAIN[10][0][38]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][23]">!MAIN[10][0][23]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][28]">!MAIN[10][0][28]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][13]">!MAIN[10][0][13]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][18]">!MAIN[10][0][18]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][3]">!MAIN[10][0][3]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-CREATE_EDGE"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][8]">!MAIN[10][0][8]</a></td></tr>

<tr><td>INIT_OUT bit 0</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][8]">MAIN[5][0][8]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][3]">MAIN[5][0][3]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][18]">MAIN[5][0][18]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][13]">MAIN[5][0][13]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][28]">MAIN[5][0][28]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][23]">MAIN[5][0][23]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][38]">MAIN[5][0][38]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][33]">MAIN[5][0][33]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][48]">MAIN[5][0][48]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][43]">MAIN[5][0][43]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][58]">MAIN[5][0][58]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][53]">MAIN[5][0][53]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][68]">MAIN[5][0][68]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][63]">MAIN[5][0][63]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][78]">MAIN[5][0][78]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][0][73]">MAIN[5][0][73]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][71]">MAIN[10][0][71]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][76]">MAIN[10][0][76]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][61]">MAIN[10][0][61]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][66]">MAIN[10][0][66]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][51]">MAIN[10][0][51]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][56]">MAIN[10][0][56]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][41]">MAIN[10][0][41]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][46]">MAIN[10][0][46]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][31]">MAIN[10][0][31]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][36]">MAIN[10][0][36]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][21]">MAIN[10][0][21]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][26]">MAIN[10][0][26]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][11]">MAIN[10][0][11]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][16]">MAIN[10][0][16]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][1]">MAIN[10][0][1]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-INIT_OUT[0]"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][0][6]">MAIN[10][0][6]</a></td></tr>

<tr><td>PRESELECT_I0</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][8]">MAIN[5][1][8]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][3]">MAIN[5][1][3]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][18]">MAIN[5][1][18]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][13]">MAIN[5][1][13]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][28]">MAIN[5][1][28]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][23]">MAIN[5][1][23]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][38]">MAIN[5][1][38]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][33]">MAIN[5][1][33]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][48]">MAIN[5][1][48]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][43]">MAIN[5][1][43]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][58]">MAIN[5][1][58]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][53]">MAIN[5][1][53]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][68]">MAIN[5][1][68]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][63]">MAIN[5][1][63]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][78]">MAIN[5][1][78]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][73]">MAIN[5][1][73]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][71]">MAIN[10][1][71]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][76]">MAIN[10][1][76]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][61]">MAIN[10][1][61]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][66]">MAIN[10][1][66]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][51]">MAIN[10][1][51]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][56]">MAIN[10][1][56]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][41]">MAIN[10][1][41]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][46]">MAIN[10][1][46]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][31]">MAIN[10][1][31]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][36]">MAIN[10][1][36]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][21]">MAIN[10][1][21]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][26]">MAIN[10][1][26]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][11]">MAIN[10][1][11]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][16]">MAIN[10][1][16]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][1]">MAIN[10][1][1]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-PRESELECT_I0"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][6]">MAIN[10][1][6]</a></td></tr>

<tr><td>PRESELECT_I1</td><td id="virtex4-CLK_BUFG-BUFGCTRL[0]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][6]">MAIN[5][1][6]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[1]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][1]">MAIN[5][1][1]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[2]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][16]">MAIN[5][1][16]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[3]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][11]">MAIN[5][1][11]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[4]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][26]">MAIN[5][1][26]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[5]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][21]">MAIN[5][1][21]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[6]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][36]">MAIN[5][1][36]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[7]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][31]">MAIN[5][1][31]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[8]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][46]">MAIN[5][1][46]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[9]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][41]">MAIN[5][1][41]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[10]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][56]">MAIN[5][1][56]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[11]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][51]">MAIN[5][1][51]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[12]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][66]">MAIN[5][1][66]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[13]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][61]">MAIN[5][1][61]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[14]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][76]">MAIN[5][1][76]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[15]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[5][1][71]">MAIN[5][1][71]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[16]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][73]">MAIN[10][1][73]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[17]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][78]">MAIN[10][1][78]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[18]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][63]">MAIN[10][1][63]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[19]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][68]">MAIN[10][1][68]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[20]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][53]">MAIN[10][1][53]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[21]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][58]">MAIN[10][1][58]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[22]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][43]">MAIN[10][1][43]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[23]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][48]">MAIN[10][1][48]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[24]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][33]">MAIN[10][1][33]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[25]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][38]">MAIN[10][1][38]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[26]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][23]">MAIN[10][1][23]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[27]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][28]">MAIN[10][1][28]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[28]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][13]">MAIN[10][1][13]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[29]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][18]">MAIN[10][1][18]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[30]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][3]">MAIN[10][1][3]</a></td><td id="virtex4-CLK_BUFG-BUFGCTRL[31]-PRESELECT_I1"><a href="#virtex4-CLK_BUFG-bit-MAIN[10][1][8]">MAIN[10][1][8]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_SPEC[0]</td><td>BUFGCTRL[0].I1</td></tr>

<tr><td>CELL[0].IMUX_SPEC[1]</td><td>BUFGCTRL[0].I0</td></tr>

<tr><td>CELL[0].IMUX_SPEC[2]</td><td>BUFGCTRL[1].I1</td></tr>

<tr><td>CELL[0].IMUX_SPEC[3]</td><td>BUFGCTRL[1].I0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>BUFGCTRL[0].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>BUFGCTRL[0].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>BUFGCTRL[0].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>BUFGCTRL[1].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>BUFGCTRL[1].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>BUFGCTRL[1].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>BUFGCTRL[0].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>BUFGCTRL[0].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>BUFGCTRL[0].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>BUFGCTRL[1].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>BUFGCTRL[1].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>BUFGCTRL[1].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>BUFGCTRL[2].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>BUFGCTRL[2].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>BUFGCTRL[2].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[20]</td><td>BUFGCTRL[3].S0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>BUFGCTRL[3].CE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[22]</td><td>BUFGCTRL[3].IGNORE0</td></tr>

<tr><td>CELL[1].IMUX_IMUX[24]</td><td>BUFGCTRL[2].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[25]</td><td>BUFGCTRL[2].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[26]</td><td>BUFGCTRL[2].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[28]</td><td>BUFGCTRL[3].S1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[29]</td><td>BUFGCTRL[3].CE1</td></tr>

<tr><td>CELL[1].IMUX_IMUX[30]</td><td>BUFGCTRL[3].IGNORE1</td></tr>

<tr><td>CELL[1].IMUX_SPEC[0]</td><td>BUFGCTRL[2].I1</td></tr>

<tr><td>CELL[1].IMUX_SPEC[1]</td><td>BUFGCTRL[2].I0</td></tr>

<tr><td>CELL[1].IMUX_SPEC[2]</td><td>BUFGCTRL[3].I1</td></tr>

<tr><td>CELL[1].IMUX_SPEC[3]</td><td>BUFGCTRL[3].I0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>BUFGCTRL[4].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>BUFGCTRL[4].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[2]</td><td>BUFGCTRL[4].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>BUFGCTRL[5].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[5]</td><td>BUFGCTRL[5].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>BUFGCTRL[5].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[8]</td><td>BUFGCTRL[4].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[9]</td><td>BUFGCTRL[4].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[10]</td><td>BUFGCTRL[4].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[12]</td><td>BUFGCTRL[5].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[13]</td><td>BUFGCTRL[5].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[14]</td><td>BUFGCTRL[5].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[16]</td><td>BUFGCTRL[6].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[17]</td><td>BUFGCTRL[6].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[18]</td><td>BUFGCTRL[6].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[20]</td><td>BUFGCTRL[7].S0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[21]</td><td>BUFGCTRL[7].CE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[22]</td><td>BUFGCTRL[7].IGNORE0</td></tr>

<tr><td>CELL[2].IMUX_IMUX[24]</td><td>BUFGCTRL[6].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[25]</td><td>BUFGCTRL[6].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[26]</td><td>BUFGCTRL[6].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[28]</td><td>BUFGCTRL[7].S1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[29]</td><td>BUFGCTRL[7].CE1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[30]</td><td>BUFGCTRL[7].IGNORE1</td></tr>

<tr><td>CELL[2].IMUX_SPEC[0]</td><td>BUFGCTRL[4].I1</td></tr>

<tr><td>CELL[2].IMUX_SPEC[1]</td><td>BUFGCTRL[4].I0</td></tr>

<tr><td>CELL[2].IMUX_SPEC[2]</td><td>BUFGCTRL[5].I1</td></tr>

<tr><td>CELL[2].IMUX_SPEC[3]</td><td>BUFGCTRL[5].I0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[0]</td><td>BUFGCTRL[8].S0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[1]</td><td>BUFGCTRL[8].CE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[2]</td><td>BUFGCTRL[8].IGNORE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[4]</td><td>BUFGCTRL[9].S0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[5]</td><td>BUFGCTRL[9].CE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[6]</td><td>BUFGCTRL[9].IGNORE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[8]</td><td>BUFGCTRL[8].S1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[9]</td><td>BUFGCTRL[8].CE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[10]</td><td>BUFGCTRL[8].IGNORE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[12]</td><td>BUFGCTRL[9].S1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[13]</td><td>BUFGCTRL[9].CE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[14]</td><td>BUFGCTRL[9].IGNORE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[16]</td><td>BUFGCTRL[10].S0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[17]</td><td>BUFGCTRL[10].CE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[18]</td><td>BUFGCTRL[10].IGNORE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[20]</td><td>BUFGCTRL[11].S0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[21]</td><td>BUFGCTRL[11].CE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[22]</td><td>BUFGCTRL[11].IGNORE0</td></tr>

<tr><td>CELL[3].IMUX_IMUX[24]</td><td>BUFGCTRL[10].S1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[25]</td><td>BUFGCTRL[10].CE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[26]</td><td>BUFGCTRL[10].IGNORE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[28]</td><td>BUFGCTRL[11].S1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[29]</td><td>BUFGCTRL[11].CE1</td></tr>

<tr><td>CELL[3].IMUX_IMUX[30]</td><td>BUFGCTRL[11].IGNORE1</td></tr>

<tr><td>CELL[3].IMUX_SPEC[0]</td><td>BUFGCTRL[6].I1</td></tr>

<tr><td>CELL[3].IMUX_SPEC[1]</td><td>BUFGCTRL[6].I0</td></tr>

<tr><td>CELL[3].IMUX_SPEC[2]</td><td>BUFGCTRL[7].I1</td></tr>

<tr><td>CELL[3].IMUX_SPEC[3]</td><td>BUFGCTRL[7].I0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[0]</td><td>BUFGCTRL[12].S0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[1]</td><td>BUFGCTRL[12].CE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[2]</td><td>BUFGCTRL[12].IGNORE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[4]</td><td>BUFGCTRL[13].S0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[5]</td><td>BUFGCTRL[13].CE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[6]</td><td>BUFGCTRL[13].IGNORE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[8]</td><td>BUFGCTRL[12].S1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[9]</td><td>BUFGCTRL[12].CE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[10]</td><td>BUFGCTRL[12].IGNORE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[12]</td><td>BUFGCTRL[13].S1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[13]</td><td>BUFGCTRL[13].CE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[14]</td><td>BUFGCTRL[13].IGNORE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[16]</td><td>BUFGCTRL[14].S0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[17]</td><td>BUFGCTRL[14].CE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[18]</td><td>BUFGCTRL[14].IGNORE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[20]</td><td>BUFGCTRL[15].S0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[21]</td><td>BUFGCTRL[15].CE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[22]</td><td>BUFGCTRL[15].IGNORE0</td></tr>

<tr><td>CELL[4].IMUX_IMUX[24]</td><td>BUFGCTRL[14].S1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[25]</td><td>BUFGCTRL[14].CE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[26]</td><td>BUFGCTRL[14].IGNORE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[28]</td><td>BUFGCTRL[15].S1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[29]</td><td>BUFGCTRL[15].CE1</td></tr>

<tr><td>CELL[4].IMUX_IMUX[30]</td><td>BUFGCTRL[15].IGNORE1</td></tr>

<tr><td>CELL[4].IMUX_SPEC[0]</td><td>BUFGCTRL[8].I1</td></tr>

<tr><td>CELL[4].IMUX_SPEC[1]</td><td>BUFGCTRL[8].I0</td></tr>

<tr><td>CELL[4].IMUX_SPEC[2]</td><td>BUFGCTRL[9].I1</td></tr>

<tr><td>CELL[4].IMUX_SPEC[3]</td><td>BUFGCTRL[9].I0</td></tr>

<tr><td>CELL[5].IMUX_SPEC[0]</td><td>BUFGCTRL[10].I1</td></tr>

<tr><td>CELL[5].IMUX_SPEC[1]</td><td>BUFGCTRL[10].I0</td></tr>

<tr><td>CELL[5].IMUX_SPEC[2]</td><td>BUFGCTRL[11].I1</td></tr>

<tr><td>CELL[5].IMUX_SPEC[3]</td><td>BUFGCTRL[11].I0</td></tr>

<tr><td>CELL[6].IMUX_SPEC[0]</td><td>BUFGCTRL[12].I1</td></tr>

<tr><td>CELL[6].IMUX_SPEC[1]</td><td>BUFGCTRL[12].I0</td></tr>

<tr><td>CELL[6].IMUX_SPEC[2]</td><td>BUFGCTRL[13].I1</td></tr>

<tr><td>CELL[6].IMUX_SPEC[3]</td><td>BUFGCTRL[13].I0</td></tr>

<tr><td>CELL[7].IMUX_SPEC[0]</td><td>BUFGCTRL[14].I1</td></tr>

<tr><td>CELL[7].IMUX_SPEC[1]</td><td>BUFGCTRL[14].I0</td></tr>

<tr><td>CELL[7].IMUX_SPEC[2]</td><td>BUFGCTRL[15].I1</td></tr>

<tr><td>CELL[7].IMUX_SPEC[3]</td><td>BUFGCTRL[15].I0</td></tr>

<tr><td>CELL[8].IMUX_SPEC[0]</td><td>BUFGCTRL[31].I1</td></tr>

<tr><td>CELL[8].IMUX_SPEC[1]</td><td>BUFGCTRL[31].I0</td></tr>

<tr><td>CELL[8].IMUX_SPEC[2]</td><td>BUFGCTRL[30].I1</td></tr>

<tr><td>CELL[8].IMUX_SPEC[3]</td><td>BUFGCTRL[30].I0</td></tr>

<tr><td>CELL[8].OUT_BUFG[0]</td><td>BUFGCTRL[0].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[1]</td><td>BUFGCTRL[1].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[2]</td><td>BUFGCTRL[2].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[3]</td><td>BUFGCTRL[3].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[4]</td><td>BUFGCTRL[4].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[5]</td><td>BUFGCTRL[5].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[6]</td><td>BUFGCTRL[6].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[7]</td><td>BUFGCTRL[7].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[8]</td><td>BUFGCTRL[8].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[9]</td><td>BUFGCTRL[9].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[10]</td><td>BUFGCTRL[10].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[11]</td><td>BUFGCTRL[11].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[12]</td><td>BUFGCTRL[12].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[13]</td><td>BUFGCTRL[13].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[14]</td><td>BUFGCTRL[14].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[15]</td><td>BUFGCTRL[15].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[16]</td><td>BUFGCTRL[16].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[17]</td><td>BUFGCTRL[17].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[18]</td><td>BUFGCTRL[18].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[19]</td><td>BUFGCTRL[19].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[20]</td><td>BUFGCTRL[20].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[21]</td><td>BUFGCTRL[21].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[22]</td><td>BUFGCTRL[22].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[23]</td><td>BUFGCTRL[23].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[24]</td><td>BUFGCTRL[24].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[25]</td><td>BUFGCTRL[25].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[26]</td><td>BUFGCTRL[26].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[27]</td><td>BUFGCTRL[27].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[28]</td><td>BUFGCTRL[28].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[29]</td><td>BUFGCTRL[29].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[30]</td><td>BUFGCTRL[30].O</td></tr>

<tr><td>CELL[8].OUT_BUFG[31]</td><td>BUFGCTRL[31].O</td></tr>

<tr><td>CELL[9].IMUX_SPEC[0]</td><td>BUFGCTRL[29].I1</td></tr>

<tr><td>CELL[9].IMUX_SPEC[1]</td><td>BUFGCTRL[29].I0</td></tr>

<tr><td>CELL[9].IMUX_SPEC[2]</td><td>BUFGCTRL[28].I1</td></tr>

<tr><td>CELL[9].IMUX_SPEC[3]</td><td>BUFGCTRL[28].I0</td></tr>

<tr><td>CELL[10].IMUX_SPEC[0]</td><td>BUFGCTRL[27].I1</td></tr>

<tr><td>CELL[10].IMUX_SPEC[1]</td><td>BUFGCTRL[27].I0</td></tr>

<tr><td>CELL[10].IMUX_SPEC[2]</td><td>BUFGCTRL[26].I1</td></tr>

<tr><td>CELL[10].IMUX_SPEC[3]</td><td>BUFGCTRL[26].I0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[0]</td><td>BUFGCTRL[31].S0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[1]</td><td>BUFGCTRL[31].CE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[2]</td><td>BUFGCTRL[31].IGNORE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[4]</td><td>BUFGCTRL[30].S0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[5]</td><td>BUFGCTRL[30].CE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[6]</td><td>BUFGCTRL[30].IGNORE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[8]</td><td>BUFGCTRL[31].S1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[9]</td><td>BUFGCTRL[31].CE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[10]</td><td>BUFGCTRL[31].IGNORE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[12]</td><td>BUFGCTRL[30].S1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[13]</td><td>BUFGCTRL[30].CE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[14]</td><td>BUFGCTRL[30].IGNORE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[16]</td><td>BUFGCTRL[29].S0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[17]</td><td>BUFGCTRL[29].CE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[18]</td><td>BUFGCTRL[29].IGNORE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[20]</td><td>BUFGCTRL[28].S0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[21]</td><td>BUFGCTRL[28].CE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[22]</td><td>BUFGCTRL[28].IGNORE0</td></tr>

<tr><td>CELL[11].IMUX_IMUX[24]</td><td>BUFGCTRL[29].S1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[25]</td><td>BUFGCTRL[29].CE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[26]</td><td>BUFGCTRL[29].IGNORE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[28]</td><td>BUFGCTRL[28].S1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[29]</td><td>BUFGCTRL[28].CE1</td></tr>

<tr><td>CELL[11].IMUX_IMUX[30]</td><td>BUFGCTRL[28].IGNORE1</td></tr>

<tr><td>CELL[11].IMUX_SPEC[0]</td><td>BUFGCTRL[25].I1</td></tr>

<tr><td>CELL[11].IMUX_SPEC[1]</td><td>BUFGCTRL[25].I0</td></tr>

<tr><td>CELL[11].IMUX_SPEC[2]</td><td>BUFGCTRL[24].I1</td></tr>

<tr><td>CELL[11].IMUX_SPEC[3]</td><td>BUFGCTRL[24].I0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[0]</td><td>BUFGCTRL[27].S0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[1]</td><td>BUFGCTRL[27].CE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[2]</td><td>BUFGCTRL[27].IGNORE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[4]</td><td>BUFGCTRL[26].S0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[5]</td><td>BUFGCTRL[26].CE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[6]</td><td>BUFGCTRL[26].IGNORE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[8]</td><td>BUFGCTRL[27].S1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[9]</td><td>BUFGCTRL[27].CE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[10]</td><td>BUFGCTRL[27].IGNORE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[12]</td><td>BUFGCTRL[26].S1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[13]</td><td>BUFGCTRL[26].CE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[14]</td><td>BUFGCTRL[26].IGNORE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[16]</td><td>BUFGCTRL[25].S0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[17]</td><td>BUFGCTRL[25].CE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[18]</td><td>BUFGCTRL[25].IGNORE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[20]</td><td>BUFGCTRL[24].S0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[21]</td><td>BUFGCTRL[24].CE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[22]</td><td>BUFGCTRL[24].IGNORE0</td></tr>

<tr><td>CELL[12].IMUX_IMUX[24]</td><td>BUFGCTRL[25].S1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[25]</td><td>BUFGCTRL[25].CE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[26]</td><td>BUFGCTRL[25].IGNORE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[28]</td><td>BUFGCTRL[24].S1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[29]</td><td>BUFGCTRL[24].CE1</td></tr>

<tr><td>CELL[12].IMUX_IMUX[30]</td><td>BUFGCTRL[24].IGNORE1</td></tr>

<tr><td>CELL[12].IMUX_SPEC[0]</td><td>BUFGCTRL[23].I1</td></tr>

<tr><td>CELL[12].IMUX_SPEC[1]</td><td>BUFGCTRL[23].I0</td></tr>

<tr><td>CELL[12].IMUX_SPEC[2]</td><td>BUFGCTRL[22].I1</td></tr>

<tr><td>CELL[12].IMUX_SPEC[3]</td><td>BUFGCTRL[22].I0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[0]</td><td>BUFGCTRL[23].S0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[1]</td><td>BUFGCTRL[23].CE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[2]</td><td>BUFGCTRL[23].IGNORE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[4]</td><td>BUFGCTRL[22].S0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[5]</td><td>BUFGCTRL[22].CE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[6]</td><td>BUFGCTRL[22].IGNORE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[8]</td><td>BUFGCTRL[23].S1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[9]</td><td>BUFGCTRL[23].CE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[10]</td><td>BUFGCTRL[23].IGNORE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[12]</td><td>BUFGCTRL[22].S1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[13]</td><td>BUFGCTRL[22].CE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[14]</td><td>BUFGCTRL[22].IGNORE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[16]</td><td>BUFGCTRL[21].S0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[17]</td><td>BUFGCTRL[21].CE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[18]</td><td>BUFGCTRL[21].IGNORE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[20]</td><td>BUFGCTRL[20].S0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[21]</td><td>BUFGCTRL[20].CE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[22]</td><td>BUFGCTRL[20].IGNORE0</td></tr>

<tr><td>CELL[13].IMUX_IMUX[24]</td><td>BUFGCTRL[21].S1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[25]</td><td>BUFGCTRL[21].CE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[26]</td><td>BUFGCTRL[21].IGNORE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[28]</td><td>BUFGCTRL[20].S1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[29]</td><td>BUFGCTRL[20].CE1</td></tr>

<tr><td>CELL[13].IMUX_IMUX[30]</td><td>BUFGCTRL[20].IGNORE1</td></tr>

<tr><td>CELL[13].IMUX_SPEC[0]</td><td>BUFGCTRL[21].I1</td></tr>

<tr><td>CELL[13].IMUX_SPEC[1]</td><td>BUFGCTRL[21].I0</td></tr>

<tr><td>CELL[13].IMUX_SPEC[2]</td><td>BUFGCTRL[20].I1</td></tr>

<tr><td>CELL[13].IMUX_SPEC[3]</td><td>BUFGCTRL[20].I0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[0]</td><td>BUFGCTRL[19].S0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[1]</td><td>BUFGCTRL[19].CE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[2]</td><td>BUFGCTRL[19].IGNORE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[4]</td><td>BUFGCTRL[18].S0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[5]</td><td>BUFGCTRL[18].CE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[6]</td><td>BUFGCTRL[18].IGNORE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[8]</td><td>BUFGCTRL[19].S1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[9]</td><td>BUFGCTRL[19].CE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[10]</td><td>BUFGCTRL[19].IGNORE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[12]</td><td>BUFGCTRL[18].S1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[13]</td><td>BUFGCTRL[18].CE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[14]</td><td>BUFGCTRL[18].IGNORE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[16]</td><td>BUFGCTRL[17].S0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[17]</td><td>BUFGCTRL[17].CE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[18]</td><td>BUFGCTRL[17].IGNORE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[20]</td><td>BUFGCTRL[16].S0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[21]</td><td>BUFGCTRL[16].CE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[22]</td><td>BUFGCTRL[16].IGNORE0</td></tr>

<tr><td>CELL[14].IMUX_IMUX[24]</td><td>BUFGCTRL[17].S1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[25]</td><td>BUFGCTRL[17].CE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[26]</td><td>BUFGCTRL[17].IGNORE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[28]</td><td>BUFGCTRL[16].S1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[29]</td><td>BUFGCTRL[16].CE1</td></tr>

<tr><td>CELL[14].IMUX_IMUX[30]</td><td>BUFGCTRL[16].IGNORE1</td></tr>

<tr><td>CELL[14].IMUX_SPEC[0]</td><td>BUFGCTRL[19].I1</td></tr>

<tr><td>CELL[14].IMUX_SPEC[1]</td><td>BUFGCTRL[19].I0</td></tr>

<tr><td>CELL[14].IMUX_SPEC[2]</td><td>BUFGCTRL[18].I1</td></tr>

<tr><td>CELL[14].IMUX_SPEC[3]</td><td>BUFGCTRL[18].I0</td></tr>

<tr><td>CELL[15].IMUX_SPEC[0]</td><td>BUFGCTRL[17].I1</td></tr>

<tr><td>CELL[15].IMUX_SPEC[1]</td><td>BUFGCTRL[17].I0</td></tr>

<tr><td>CELL[15].IMUX_SPEC[2]</td><td>BUFGCTRL[16].I1</td></tr>

<tr><td>CELL[15].IMUX_SPEC[3]</td><td>BUFGCTRL[16].I0</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][79]" title="MAIN[1][0][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][79]" title="MAIN[1][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][78]" title="MAIN[1][0][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][78]" title="MAIN[1][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][77]" title="MAIN[1][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][77]" title="MAIN[1][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][76]" title="MAIN[1][0][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][76]" title="MAIN[1][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][75]" title="MAIN[1][0][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][75]" title="MAIN[1][1][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][74]" title="MAIN[1][0][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][74]" title="MAIN[1][1][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][73]" title="MAIN[1][0][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][73]" title="MAIN[1][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][72]" title="MAIN[1][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][72]" title="MAIN[1][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][71]" title="MAIN[1][0][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][71]" title="MAIN[1][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][70]" title="MAIN[1][0][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][70]" title="MAIN[1][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][69]" title="MAIN[1][0][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][69]" title="MAIN[1][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][68]" title="MAIN[1][0][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][68]" title="MAIN[1][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][67]" title="MAIN[1][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[1].IMUX_SPEC[2]-CELL[1].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[1].IMUX_SPEC[2], CELL[1].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][63]" title="MAIN[1][0][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][63]" title="MAIN[1][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][62]" title="MAIN[1][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][62]" title="MAIN[1][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][61]" title="MAIN[1][0][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][61]" title="MAIN[1][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][60]" title="MAIN[1][0][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][60]" title="MAIN[1][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][59]" title="MAIN[1][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][59]" title="MAIN[1][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][58]" title="MAIN[1][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][58]" title="MAIN[1][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][57]" title="MAIN[1][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][57]" title="MAIN[1][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][56]" title="MAIN[1][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][56]" title="MAIN[1][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][55]" title="MAIN[1][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][55]" title="MAIN[1][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][54]" title="MAIN[1][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][54]" title="MAIN[1][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][53]" title="MAIN[1][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][53]" title="MAIN[1][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][52]" title="MAIN[1][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][52]" title="MAIN[1][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[1].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[1].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][51]" title="MAIN[1][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[1].IMUX_SPEC[0]-CELL[1].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[1].IMUX_SPEC[0], CELL[1].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][47]" title="MAIN[1][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][47]" title="MAIN[1][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][46]" title="MAIN[1][0][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][46]" title="MAIN[1][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][45]" title="MAIN[1][0][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][45]" title="MAIN[1][1][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][44]" title="MAIN[1][0][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][44]" title="MAIN[1][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][43]" title="MAIN[1][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][43]" title="MAIN[1][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][42]" title="MAIN[1][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][42]" title="MAIN[1][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][41]" title="MAIN[1][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][41]" title="MAIN[1][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][40]" title="MAIN[1][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][40]" title="MAIN[1][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][39]" title="MAIN[1][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][39]" title="MAIN[1][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][38]" title="MAIN[1][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][38]" title="MAIN[1][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][37]" title="MAIN[1][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][37]" title="MAIN[1][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][36]" title="MAIN[1][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][36]" title="MAIN[1][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][35]" title="MAIN[1][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].IMUX_SPEC[2]-CELL[0].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[0].IMUX_SPEC[2], CELL[0].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][31]" title="MAIN[1][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][30]" title="MAIN[1][0][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][30]" title="MAIN[1][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][29]" title="MAIN[1][0][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][29]" title="MAIN[1][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][28]" title="MAIN[1][0][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][28]" title="MAIN[1][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][27]" title="MAIN[1][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][27]" title="MAIN[1][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][26]" title="MAIN[1][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][26]" title="MAIN[1][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][25]" title="MAIN[1][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][25]" title="MAIN[1][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][24]" title="MAIN[1][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][24]" title="MAIN[1][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][23]" title="MAIN[1][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][22]" title="MAIN[1][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][22]" title="MAIN[1][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][21]" title="MAIN[1][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][21]" title="MAIN[1][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][20]" title="MAIN[1][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][20]" title="MAIN[1][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[0].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[0].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][1][19]" title="MAIN[1][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].IMUX_SPEC[0]-CELL[0].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[0].IMUX_SPEC[0], CELL[0].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][17]" title="MAIN[1][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL_E0.MGT_ROW[0]-0">SPEC_INT: wire support (CELL_E0.MGT_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][16]" title="MAIN[1][0][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL_E0.MGT_ROW[1]-0">SPEC_INT: wire support (CELL_E0.MGT_ROW[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].MGT_ROW[0]-0">SPEC_INT: wire support (CELL[0].MGT_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[0].MGT_ROW[1]-0">SPEC_INT: wire support (CELL[0].MGT_ROW[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][79]" title="MAIN[2][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][78]" title="MAIN[2][0][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][78]" title="MAIN[2][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][77]" title="MAIN[2][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][77]" title="MAIN[2][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][76]" title="MAIN[2][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][75]" title="MAIN[2][1][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][74]" title="MAIN[2][1][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][73]" title="MAIN[2][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][72]" title="MAIN[2][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][71]" title="MAIN[2][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][70]" title="MAIN[2][0][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][70]" title="MAIN[2][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][69]" title="MAIN[2][0][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][69]" title="MAIN[2][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][68]" title="MAIN[2][0][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][68]" title="MAIN[2][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][67]" title="MAIN[2][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[3].IMUX_SPEC[2]-CELL[3].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[3].IMUX_SPEC[2], CELL[3].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][63]" title="MAIN[2][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][62]" title="MAIN[2][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][62]" title="MAIN[2][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][61]" title="MAIN[2][0][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][61]" title="MAIN[2][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][60]" title="MAIN[2][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][59]" title="MAIN[2][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][58]" title="MAIN[2][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][58]" title="MAIN[2][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][57]" title="MAIN[2][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][57]" title="MAIN[2][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][56]" title="MAIN[2][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][55]" title="MAIN[2][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][54]" title="MAIN[2][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][53]" title="MAIN[2][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][52]" title="MAIN[2][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[3].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[3].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][51]" title="MAIN[2][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[3].IMUX_SPEC[0]-CELL[3].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[3].IMUX_SPEC[0], CELL[3].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][47]" title="MAIN[2][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][46]" title="MAIN[2][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][45]" title="MAIN[2][1][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][44]" title="MAIN[2][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][43]" title="MAIN[2][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][42]" title="MAIN[2][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][42]" title="MAIN[2][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][41]" title="MAIN[2][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][41]" title="MAIN[2][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][40]" title="MAIN[2][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][39]" title="MAIN[2][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][38]" title="MAIN[2][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][38]" title="MAIN[2][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][37]" title="MAIN[2][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][37]" title="MAIN[2][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][36]" title="MAIN[2][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][35]" title="MAIN[2][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[2].IMUX_SPEC[2]-CELL[2].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[2].IMUX_SPEC[2], CELL[2].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][31]" title="MAIN[2][0][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][31]" title="MAIN[2][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][30]" title="MAIN[2][0][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][30]" title="MAIN[2][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][29]" title="MAIN[2][0][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][29]" title="MAIN[2][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][28]" title="MAIN[2][0][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][28]" title="MAIN[2][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][27]" title="MAIN[2][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][27]" title="MAIN[2][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][26]" title="MAIN[2][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][26]" title="MAIN[2][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][25]" title="MAIN[2][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][25]" title="MAIN[2][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][24]" title="MAIN[2][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][24]" title="MAIN[2][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][23]" title="MAIN[2][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][23]" title="MAIN[2][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][22]" title="MAIN[2][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][22]" title="MAIN[2][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][21]" title="MAIN[2][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][21]" title="MAIN[2][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][0][20]" title="MAIN[2][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][20]" title="MAIN[2][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[2].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[2].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[2][1][19]" title="MAIN[2][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[2].IMUX_SPEC[0]-CELL[2].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[2].IMUX_SPEC[0], CELL[2].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][79]" title="MAIN[3][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][78]" title="MAIN[3][0][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][78]" title="MAIN[3][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][77]" title="MAIN[3][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][77]" title="MAIN[3][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][76]" title="MAIN[3][0][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][76]" title="MAIN[3][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][75]" title="MAIN[3][1][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][74]" title="MAIN[3][1][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][73]" title="MAIN[3][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][72]" title="MAIN[3][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][71]" title="MAIN[3][0][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][71]" title="MAIN[3][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][70]" title="MAIN[3][0][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][70]" title="MAIN[3][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][69]" title="MAIN[3][0][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][69]" title="MAIN[3][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][68]" title="MAIN[3][0][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[5].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][68]" title="MAIN[3][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[5].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][67]" title="MAIN[3][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[5].IMUX_SPEC[2]-CELL[5].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[5].IMUX_SPEC[2], CELL[5].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][63]" title="MAIN[3][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][62]" title="MAIN[3][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][62]" title="MAIN[3][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][61]" title="MAIN[3][0][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][61]" title="MAIN[3][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][60]" title="MAIN[3][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][59]" title="MAIN[3][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][58]" title="MAIN[3][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][58]" title="MAIN[3][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][57]" title="MAIN[3][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][57]" title="MAIN[3][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][56]" title="MAIN[3][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][56]" title="MAIN[3][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][55]" title="MAIN[3][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][54]" title="MAIN[3][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][53]" title="MAIN[3][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[5].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][52]" title="MAIN[3][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[5].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[5].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][51]" title="MAIN[3][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[5].IMUX_SPEC[0]-CELL[5].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[5].IMUX_SPEC[0], CELL[5].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][47]" title="MAIN[3][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][46]" title="MAIN[3][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][45]" title="MAIN[3][1][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][44]" title="MAIN[3][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][43]" title="MAIN[3][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][42]" title="MAIN[3][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][42]" title="MAIN[3][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][41]" title="MAIN[3][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][41]" title="MAIN[3][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][40]" title="MAIN[3][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][39]" title="MAIN[3][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][38]" title="MAIN[3][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][38]" title="MAIN[3][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][37]" title="MAIN[3][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][37]" title="MAIN[3][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][36]" title="MAIN[3][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[4].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][36]" title="MAIN[3][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[4].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][35]" title="MAIN[3][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[4].IMUX_SPEC[2]-CELL[4].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[4].IMUX_SPEC[2], CELL[4].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][31]" title="MAIN[3][0][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][31]" title="MAIN[3][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][30]" title="MAIN[3][0][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][30]" title="MAIN[3][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][29]" title="MAIN[3][0][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][29]" title="MAIN[3][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][28]" title="MAIN[3][0][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][28]" title="MAIN[3][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][27]" title="MAIN[3][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][26]" title="MAIN[3][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][25]" title="MAIN[3][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][24]" title="MAIN[3][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][23]" title="MAIN[3][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][22]" title="MAIN[3][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][22]" title="MAIN[3][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][21]" title="MAIN[3][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][21]" title="MAIN[3][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[4].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][20]" title="MAIN[3][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[4].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[4].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[3][1][19]" title="MAIN[3][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[4].IMUX_SPEC[0]-CELL[4].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[4].IMUX_SPEC[0], CELL[4].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][79]" title="MAIN[4][0][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][79]" title="MAIN[4][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][78]" title="MAIN[4][0][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][78]" title="MAIN[4][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][77]" title="MAIN[4][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][77]" title="MAIN[4][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][76]" title="MAIN[4][0][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][76]" title="MAIN[4][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][75]" title="MAIN[4][0][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][75]" title="MAIN[4][1][75]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][74]" title="MAIN[4][0][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][74]" title="MAIN[4][1][74]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][73]" title="MAIN[4][0][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][73]" title="MAIN[4][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][72]" title="MAIN[4][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][72]" title="MAIN[4][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][71]" title="MAIN[4][0][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][71]" title="MAIN[4][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][70]" title="MAIN[4][0][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][70]" title="MAIN[4][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][69]" title="MAIN[4][0][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][69]" title="MAIN[4][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][68]" title="MAIN[4][0][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[7].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][68]" title="MAIN[4][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[7].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][67]" title="MAIN[4][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[7].IMUX_SPEC[2]-CELL[7].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[7].IMUX_SPEC[2], CELL[7].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][63]" title="MAIN[4][0][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][63]" title="MAIN[4][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][62]" title="MAIN[4][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][62]" title="MAIN[4][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][61]" title="MAIN[4][0][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][61]" title="MAIN[4][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][60]" title="MAIN[4][0][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][60]" title="MAIN[4][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][59]" title="MAIN[4][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][59]" title="MAIN[4][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][58]" title="MAIN[4][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][58]" title="MAIN[4][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][57]" title="MAIN[4][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][57]" title="MAIN[4][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][56]" title="MAIN[4][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][56]" title="MAIN[4][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][55]" title="MAIN[4][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][55]" title="MAIN[4][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][54]" title="MAIN[4][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][54]" title="MAIN[4][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][53]" title="MAIN[4][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][53]" title="MAIN[4][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][52]" title="MAIN[4][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[7].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][52]" title="MAIN[4][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[7].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[7].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][51]" title="MAIN[4][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[7].IMUX_SPEC[0]-CELL[7].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[7].IMUX_SPEC[0], CELL[7].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][47]" title="MAIN[4][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][47]" title="MAIN[4][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][46]" title="MAIN[4][0][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][46]" title="MAIN[4][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][45]" title="MAIN[4][0][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][45]" title="MAIN[4][1][45]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][44]" title="MAIN[4][0][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][44]" title="MAIN[4][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][43]" title="MAIN[4][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][43]" title="MAIN[4][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][42]" title="MAIN[4][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][42]" title="MAIN[4][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][41]" title="MAIN[4][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][41]" title="MAIN[4][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][40]" title="MAIN[4][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][40]" title="MAIN[4][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][39]" title="MAIN[4][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][39]" title="MAIN[4][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][38]" title="MAIN[4][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][38]" title="MAIN[4][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][37]" title="MAIN[4][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][37]" title="MAIN[4][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][36]" title="MAIN[4][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[6].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][36]" title="MAIN[4][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[6].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][35]" title="MAIN[4][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[6].IMUX_SPEC[2]-CELL[6].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[6].IMUX_SPEC[2], CELL[6].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][31]" title="MAIN[4][0][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][31]" title="MAIN[4][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][30]" title="MAIN[4][0][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][30]" title="MAIN[4][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][29]" title="MAIN[4][0][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][29]" title="MAIN[4][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][28]" title="MAIN[4][0][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][28]" title="MAIN[4][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][27]" title="MAIN[4][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][27]" title="MAIN[4][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][26]" title="MAIN[4][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][26]" title="MAIN[4][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][25]" title="MAIN[4][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][25]" title="MAIN[4][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][24]" title="MAIN[4][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][24]" title="MAIN[4][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][23]" title="MAIN[4][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][23]" title="MAIN[4][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][22]" title="MAIN[4][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][22]" title="MAIN[4][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][21]" title="MAIN[4][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][21]" title="MAIN[4][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][0][20]" title="MAIN[4][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[6].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][20]" title="MAIN[4][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[6].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[6].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[4][1][19]" title="MAIN[4][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[6].IMUX_SPEC[0]-CELL[6].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[6].IMUX_SPEC[0], CELL[6].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][79]" title="MAIN[5][0][79]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-S0">BUFGCTRL[14]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][79]" title="MAIN[5][1][79]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-CE0">BUFGCTRL[14]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][78]" title="MAIN[5][0][78]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-INIT_OUT[0]">BUFGCTRL[14]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][78]" title="MAIN[5][1][78]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-PRESELECT_I0">BUFGCTRL[14]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][77]" title="MAIN[5][0][77]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-IGNORE1">BUFGCTRL[14]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][77]" title="MAIN[5][1][77]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-IGNORE0">BUFGCTRL[14]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][76]" title="MAIN[5][0][76]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-CREATE_EDGE">BUFGCTRL[14]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][76]" title="MAIN[5][1][76]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-PRESELECT_I1">BUFGCTRL[14]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][75]" title="MAIN[5][0][75]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-S1">BUFGCTRL[14]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][75]" title="MAIN[5][1][75]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[14]-inpinv-CE1">BUFGCTRL[14]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][74]" title="MAIN[5][0][74]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-S0">BUFGCTRL[15]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][74]" title="MAIN[5][1][74]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-CE0">BUFGCTRL[15]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][73]" title="MAIN[5][0][73]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-INIT_OUT[0]">BUFGCTRL[15]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][73]" title="MAIN[5][1][73]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-PRESELECT_I0">BUFGCTRL[15]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][72]" title="MAIN[5][0][72]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-IGNORE1">BUFGCTRL[15]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][72]" title="MAIN[5][1][72]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-IGNORE0">BUFGCTRL[15]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][71]" title="MAIN[5][0][71]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-CREATE_EDGE">BUFGCTRL[15]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][71]" title="MAIN[5][1][71]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-PRESELECT_I1">BUFGCTRL[15]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][70]" title="MAIN[5][0][70]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-S1">BUFGCTRL[15]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][70]" title="MAIN[5][1][70]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[15]-inpinv-CE1">BUFGCTRL[15]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][69]" title="MAIN[5][0][69]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-S0">BUFGCTRL[12]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][69]" title="MAIN[5][1][69]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-CE0">BUFGCTRL[12]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][68]" title="MAIN[5][0][68]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-INIT_OUT[0]">BUFGCTRL[12]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][68]" title="MAIN[5][1][68]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-PRESELECT_I0">BUFGCTRL[12]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][67]" title="MAIN[5][0][67]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-IGNORE1">BUFGCTRL[12]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][67]" title="MAIN[5][1][67]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-IGNORE0">BUFGCTRL[12]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][66]" title="MAIN[5][0][66]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-CREATE_EDGE">BUFGCTRL[12]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][66]" title="MAIN[5][1][66]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-PRESELECT_I1">BUFGCTRL[12]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][65]" title="MAIN[5][0][65]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-S1">BUFGCTRL[12]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][65]" title="MAIN[5][1][65]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[12]-inpinv-CE1">BUFGCTRL[12]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][64]" title="MAIN[5][0][64]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-S0">BUFGCTRL[13]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][64]" title="MAIN[5][1][64]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-CE0">BUFGCTRL[13]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][63]" title="MAIN[5][0][63]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-INIT_OUT[0]">BUFGCTRL[13]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][63]" title="MAIN[5][1][63]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-PRESELECT_I0">BUFGCTRL[13]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][62]" title="MAIN[5][0][62]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-IGNORE1">BUFGCTRL[13]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][62]" title="MAIN[5][1][62]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-IGNORE0">BUFGCTRL[13]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][61]" title="MAIN[5][0][61]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-CREATE_EDGE">BUFGCTRL[13]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][61]" title="MAIN[5][1][61]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-PRESELECT_I1">BUFGCTRL[13]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][60]" title="MAIN[5][0][60]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-S1">BUFGCTRL[13]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][60]" title="MAIN[5][1][60]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[13]-inpinv-CE1">BUFGCTRL[13]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][59]" title="MAIN[5][0][59]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-S0">BUFGCTRL[10]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][59]" title="MAIN[5][1][59]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-CE0">BUFGCTRL[10]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][58]" title="MAIN[5][0][58]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-INIT_OUT[0]">BUFGCTRL[10]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][58]" title="MAIN[5][1][58]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-PRESELECT_I0">BUFGCTRL[10]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][57]" title="MAIN[5][0][57]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-IGNORE1">BUFGCTRL[10]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][57]" title="MAIN[5][1][57]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-IGNORE0">BUFGCTRL[10]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][56]" title="MAIN[5][0][56]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-CREATE_EDGE">BUFGCTRL[10]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][56]" title="MAIN[5][1][56]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-PRESELECT_I1">BUFGCTRL[10]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][55]" title="MAIN[5][0][55]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-S1">BUFGCTRL[10]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][55]" title="MAIN[5][1][55]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[10]-inpinv-CE1">BUFGCTRL[10]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][54]" title="MAIN[5][0][54]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-S0">BUFGCTRL[11]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][54]" title="MAIN[5][1][54]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-CE0">BUFGCTRL[11]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][53]" title="MAIN[5][0][53]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-INIT_OUT[0]">BUFGCTRL[11]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][53]" title="MAIN[5][1][53]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-PRESELECT_I0">BUFGCTRL[11]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][52]" title="MAIN[5][0][52]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-IGNORE1">BUFGCTRL[11]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][52]" title="MAIN[5][1][52]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-IGNORE0">BUFGCTRL[11]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][51]" title="MAIN[5][0][51]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-CREATE_EDGE">BUFGCTRL[11]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][51]" title="MAIN[5][1][51]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-PRESELECT_I1">BUFGCTRL[11]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][50]" title="MAIN[5][0][50]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-S1">BUFGCTRL[11]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][50]" title="MAIN[5][1][50]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[11]-inpinv-CE1">BUFGCTRL[11]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][49]" title="MAIN[5][0][49]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-S0">BUFGCTRL[8]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][49]" title="MAIN[5][1][49]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-CE0">BUFGCTRL[8]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][48]" title="MAIN[5][0][48]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-INIT_OUT[0]">BUFGCTRL[8]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][48]" title="MAIN[5][1][48]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-PRESELECT_I0">BUFGCTRL[8]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][47]" title="MAIN[5][0][47]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-IGNORE1">BUFGCTRL[8]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][47]" title="MAIN[5][1][47]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-IGNORE0">BUFGCTRL[8]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][46]" title="MAIN[5][0][46]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-CREATE_EDGE">BUFGCTRL[8]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][46]" title="MAIN[5][1][46]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-PRESELECT_I1">BUFGCTRL[8]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][45]" title="MAIN[5][0][45]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-S1">BUFGCTRL[8]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][45]" title="MAIN[5][1][45]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[8]-inpinv-CE1">BUFGCTRL[8]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][44]" title="MAIN[5][0][44]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-S0">BUFGCTRL[9]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][44]" title="MAIN[5][1][44]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-CE0">BUFGCTRL[9]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][43]" title="MAIN[5][0][43]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-INIT_OUT[0]">BUFGCTRL[9]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][43]" title="MAIN[5][1][43]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-PRESELECT_I0">BUFGCTRL[9]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][42]" title="MAIN[5][0][42]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-IGNORE1">BUFGCTRL[9]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][42]" title="MAIN[5][1][42]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-IGNORE0">BUFGCTRL[9]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][41]" title="MAIN[5][0][41]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-CREATE_EDGE">BUFGCTRL[9]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][41]" title="MAIN[5][1][41]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-PRESELECT_I1">BUFGCTRL[9]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][40]" title="MAIN[5][0][40]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-S1">BUFGCTRL[9]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][40]" title="MAIN[5][1][40]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[9]-inpinv-CE1">BUFGCTRL[9]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][39]" title="MAIN[5][0][39]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-S0">BUFGCTRL[6]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][39]" title="MAIN[5][1][39]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-CE0">BUFGCTRL[6]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][38]" title="MAIN[5][0][38]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-INIT_OUT[0]">BUFGCTRL[6]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][38]" title="MAIN[5][1][38]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-PRESELECT_I0">BUFGCTRL[6]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][37]" title="MAIN[5][0][37]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-IGNORE1">BUFGCTRL[6]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][37]" title="MAIN[5][1][37]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-IGNORE0">BUFGCTRL[6]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][36]" title="MAIN[5][0][36]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-CREATE_EDGE">BUFGCTRL[6]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][36]" title="MAIN[5][1][36]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-PRESELECT_I1">BUFGCTRL[6]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][35]" title="MAIN[5][0][35]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-S1">BUFGCTRL[6]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][35]" title="MAIN[5][1][35]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[6]-inpinv-CE1">BUFGCTRL[6]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][34]" title="MAIN[5][0][34]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-S0">BUFGCTRL[7]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][34]" title="MAIN[5][1][34]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-CE0">BUFGCTRL[7]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][33]" title="MAIN[5][0][33]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-INIT_OUT[0]">BUFGCTRL[7]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][33]" title="MAIN[5][1][33]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-PRESELECT_I0">BUFGCTRL[7]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][32]" title="MAIN[5][0][32]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-IGNORE1">BUFGCTRL[7]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][32]" title="MAIN[5][1][32]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-IGNORE0">BUFGCTRL[7]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][31]" title="MAIN[5][0][31]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-CREATE_EDGE">BUFGCTRL[7]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][31]" title="MAIN[5][1][31]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-PRESELECT_I1">BUFGCTRL[7]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][30]" title="MAIN[5][0][30]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-S1">BUFGCTRL[7]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][30]" title="MAIN[5][1][30]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[7]-inpinv-CE1">BUFGCTRL[7]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][29]" title="MAIN[5][0][29]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-S0">BUFGCTRL[4]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][29]" title="MAIN[5][1][29]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-CE0">BUFGCTRL[4]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][28]" title="MAIN[5][0][28]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-INIT_OUT[0]">BUFGCTRL[4]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][28]" title="MAIN[5][1][28]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-PRESELECT_I0">BUFGCTRL[4]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][27]" title="MAIN[5][0][27]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-IGNORE1">BUFGCTRL[4]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][27]" title="MAIN[5][1][27]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-IGNORE0">BUFGCTRL[4]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][26]" title="MAIN[5][0][26]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-CREATE_EDGE">BUFGCTRL[4]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][26]" title="MAIN[5][1][26]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-PRESELECT_I1">BUFGCTRL[4]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][25]" title="MAIN[5][0][25]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-S1">BUFGCTRL[4]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][25]" title="MAIN[5][1][25]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[4]-inpinv-CE1">BUFGCTRL[4]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][24]" title="MAIN[5][0][24]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-S0">BUFGCTRL[5]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][24]" title="MAIN[5][1][24]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-CE0">BUFGCTRL[5]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][23]" title="MAIN[5][0][23]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-INIT_OUT[0]">BUFGCTRL[5]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][23]" title="MAIN[5][1][23]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-PRESELECT_I0">BUFGCTRL[5]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][22]" title="MAIN[5][0][22]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-IGNORE1">BUFGCTRL[5]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][22]" title="MAIN[5][1][22]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-IGNORE0">BUFGCTRL[5]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][21]" title="MAIN[5][0][21]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-CREATE_EDGE">BUFGCTRL[5]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][21]" title="MAIN[5][1][21]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-PRESELECT_I1">BUFGCTRL[5]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][20]" title="MAIN[5][0][20]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-S1">BUFGCTRL[5]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][20]" title="MAIN[5][1][20]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[5]-inpinv-CE1">BUFGCTRL[5]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][19]" title="MAIN[5][0][19]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-S0">BUFGCTRL[2]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][19]" title="MAIN[5][1][19]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-CE0">BUFGCTRL[2]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][18]" title="MAIN[5][0][18]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-INIT_OUT[0]">BUFGCTRL[2]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][18]" title="MAIN[5][1][18]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-PRESELECT_I0">BUFGCTRL[2]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][17]" title="MAIN[5][0][17]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-IGNORE1">BUFGCTRL[2]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][17]" title="MAIN[5][1][17]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-IGNORE0">BUFGCTRL[2]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][16]" title="MAIN[5][0][16]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-CREATE_EDGE">BUFGCTRL[2]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][16]" title="MAIN[5][1][16]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-PRESELECT_I1">BUFGCTRL[2]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][15]" title="MAIN[5][0][15]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-S1">BUFGCTRL[2]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][15]" title="MAIN[5][1][15]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[2]-inpinv-CE1">BUFGCTRL[2]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][14]" title="MAIN[5][0][14]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-S0">BUFGCTRL[3]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][14]" title="MAIN[5][1][14]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-CE0">BUFGCTRL[3]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][13]" title="MAIN[5][0][13]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-INIT_OUT[0]">BUFGCTRL[3]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][13]" title="MAIN[5][1][13]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-PRESELECT_I0">BUFGCTRL[3]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][12]" title="MAIN[5][0][12]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-IGNORE1">BUFGCTRL[3]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][12]" title="MAIN[5][1][12]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-IGNORE0">BUFGCTRL[3]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][11]" title="MAIN[5][0][11]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-CREATE_EDGE">BUFGCTRL[3]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][11]" title="MAIN[5][1][11]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-PRESELECT_I1">BUFGCTRL[3]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][10]" title="MAIN[5][0][10]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-S1">BUFGCTRL[3]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][10]" title="MAIN[5][1][10]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[3]-inpinv-CE1">BUFGCTRL[3]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][9]" title="MAIN[5][0][9]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-S0">BUFGCTRL[0]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][9]" title="MAIN[5][1][9]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-CE0">BUFGCTRL[0]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][8]" title="MAIN[5][0][8]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-INIT_OUT[0]">BUFGCTRL[0]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][8]" title="MAIN[5][1][8]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-PRESELECT_I0">BUFGCTRL[0]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][7]" title="MAIN[5][0][7]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-IGNORE1">BUFGCTRL[0]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][7]" title="MAIN[5][1][7]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-IGNORE0">BUFGCTRL[0]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][6]" title="MAIN[5][0][6]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-CREATE_EDGE">BUFGCTRL[0]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][6]" title="MAIN[5][1][6]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-PRESELECT_I1">BUFGCTRL[0]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][5]" title="MAIN[5][0][5]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-S1">BUFGCTRL[0]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][5]" title="MAIN[5][1][5]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[0]-inpinv-CE1">BUFGCTRL[0]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][4]" title="MAIN[5][0][4]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-S0">BUFGCTRL[1]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][4]" title="MAIN[5][1][4]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-CE0">BUFGCTRL[1]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][3]" title="MAIN[5][0][3]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-INIT_OUT[0]">BUFGCTRL[1]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][3]" title="MAIN[5][1][3]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-PRESELECT_I0">BUFGCTRL[1]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][2]" title="MAIN[5][0][2]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-IGNORE1">BUFGCTRL[1]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][2]" title="MAIN[5][1][2]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-IGNORE0">BUFGCTRL[1]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][1]" title="MAIN[5][0][1]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-CREATE_EDGE">BUFGCTRL[1]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][1]" title="MAIN[5][1][1]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-PRESELECT_I1">BUFGCTRL[1]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][0][0]" title="MAIN[5][0][0]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-S1">BUFGCTRL[1]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[5][1][0]" title="MAIN[5][1][0]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[1]-inpinv-CE1">BUFGCTRL[1]: !invert CE1</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][79]" title="MAIN[6][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[7]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][78]" title="MAIN[6][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[7]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][77]" title="MAIN[6][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[7]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][77]" title="MAIN[6][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[7]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][76]" title="MAIN[6][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[7]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[7]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][69]" title="MAIN[6][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[6]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][68]" title="MAIN[6][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[6]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][67]" title="MAIN[6][0][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[6]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][67]" title="MAIN[6][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[6]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][66]" title="MAIN[6][1][66]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[6]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[6]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][59]" title="MAIN[6][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[5]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][58]" title="MAIN[6][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[5]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][57]" title="MAIN[6][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[5]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][57]" title="MAIN[6][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[5]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][56]" title="MAIN[6][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[5]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[5]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][49]" title="MAIN[6][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[4]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][48]" title="MAIN[6][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[4]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][47]" title="MAIN[6][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[4]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][47]" title="MAIN[6][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[4]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][46]" title="MAIN[6][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[4]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[4]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][39]" title="MAIN[6][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[3]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][38]" title="MAIN[6][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[3]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][37]" title="MAIN[6][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[3]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][37]" title="MAIN[6][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[3]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][36]" title="MAIN[6][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[3]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[3]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][29]" title="MAIN[6][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[2]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][28]" title="MAIN[6][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[2]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][27]" title="MAIN[6][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[2]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][27]" title="MAIN[6][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[2]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][26]" title="MAIN[6][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[2]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[2]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][19]" title="MAIN[6][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[1]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][18]" title="MAIN[6][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[1]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][17]" title="MAIN[6][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[1]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][17]" title="MAIN[6][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[1]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][16]" title="MAIN[6][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[1]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[1]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][9]" title="MAIN[6][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[0]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][8]" title="MAIN[6][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[0]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][0][7]" title="MAIN[6][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[0]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][7]" title="MAIN[6][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[0]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[6][1][6]" title="MAIN[6][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[0]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[0]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][79]" title="MAIN[7][1][79]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[15]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][78]" title="MAIN[7][1][78]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[15]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][77]" title="MAIN[7][0][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[15]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][77]" title="MAIN[7][1][77]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[15]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][76]" title="MAIN[7][1][76]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[15]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[15]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][69]" title="MAIN[7][1][69]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[14]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][68]" title="MAIN[7][1][68]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[14]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][67]" title="MAIN[7][0][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[14]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][67]" title="MAIN[7][1][67]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[14]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][66]" title="MAIN[7][1][66]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[14]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[14]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][59]" title="MAIN[7][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[13]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][58]" title="MAIN[7][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[13]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][57]" title="MAIN[7][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[13]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][57]" title="MAIN[7][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[13]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][56]" title="MAIN[7][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[13]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[13]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][49]" title="MAIN[7][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[12]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][48]" title="MAIN[7][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[12]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][47]" title="MAIN[7][0][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[12]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][47]" title="MAIN[7][1][47]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[12]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][46]" title="MAIN[7][1][46]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[12]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[12]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][39]" title="MAIN[7][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[11]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][38]" title="MAIN[7][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[11]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][37]" title="MAIN[7][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[11]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][37]" title="MAIN[7][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[11]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][36]" title="MAIN[7][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[11]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[11]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][29]" title="MAIN[7][1][29]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[10]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][28]" title="MAIN[7][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[10]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][27]" title="MAIN[7][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[10]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][27]" title="MAIN[7][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[10]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][26]" title="MAIN[7][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[10]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[10]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][19]" title="MAIN[7][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[9]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][18]" title="MAIN[7][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[9]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][17]" title="MAIN[7][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[9]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][17]" title="MAIN[7][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[9]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][16]" title="MAIN[7][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[9]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[9]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][9]" title="MAIN[7][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[8]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][8]" title="MAIN[7][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[8]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][0][7]" title="MAIN[7][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[8]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][7]" title="MAIN[7][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[8]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[7][1][6]" title="MAIN[7][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[8]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[8]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[8]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][73]" title="MAIN[8][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[24]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][72]" title="MAIN[8][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[24]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][72]" title="MAIN[8][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[24]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][71]" title="MAIN[8][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[24]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][70]" title="MAIN[8][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[24]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[24]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][63]" title="MAIN[8][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[25]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][62]" title="MAIN[8][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[25]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][62]" title="MAIN[8][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[25]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][61]" title="MAIN[8][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[25]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][60]" title="MAIN[8][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[25]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[25]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][53]" title="MAIN[8][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[26]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][52]" title="MAIN[8][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[26]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][52]" title="MAIN[8][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[26]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][51]" title="MAIN[8][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[26]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][50]" title="MAIN[8][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[26]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[26]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][43]" title="MAIN[8][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[27]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][42]" title="MAIN[8][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[27]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][42]" title="MAIN[8][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[27]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][41]" title="MAIN[8][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[27]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][40]" title="MAIN[8][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[27]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[27]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][33]" title="MAIN[8][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[28]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][32]" title="MAIN[8][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[28]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][32]" title="MAIN[8][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[28]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][31]" title="MAIN[8][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[28]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][30]" title="MAIN[8][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[28]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[28]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][23]" title="MAIN[8][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[29]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][22]" title="MAIN[8][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[29]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][22]" title="MAIN[8][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[29]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][21]" title="MAIN[8][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[29]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][20]" title="MAIN[8][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[29]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[29]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][13]" title="MAIN[8][1][13]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[30]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][12]" title="MAIN[8][0][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[30]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][12]" title="MAIN[8][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[30]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][11]" title="MAIN[8][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[30]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][10]" title="MAIN[8][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[30]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[30]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][3]" title="MAIN[8][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[31]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][0][2]" title="MAIN[8][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[31]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][2]" title="MAIN[8][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[31]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][1]" title="MAIN[8][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[31]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[8][1][0]" title="MAIN[8][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[31]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[31]) bit 1</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[9]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][73]" title="MAIN[9][1][73]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[16]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][72]" title="MAIN[9][0][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[16]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][72]" title="MAIN[9][1][72]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[16]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][71]" title="MAIN[9][1][71]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[16]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][70]" title="MAIN[9][1][70]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[16]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[16]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][63]" title="MAIN[9][1][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[17]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][62]" title="MAIN[9][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[17]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][62]" title="MAIN[9][1][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[17]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][61]" title="MAIN[9][1][61]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[17]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][60]" title="MAIN[9][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[17]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[17]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][53]" title="MAIN[9][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[18]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][52]" title="MAIN[9][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[18]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][52]" title="MAIN[9][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[18]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][51]" title="MAIN[9][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[18]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][50]" title="MAIN[9][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[18]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[18]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][43]" title="MAIN[9][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[19]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][42]" title="MAIN[9][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[19]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][42]" title="MAIN[9][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[19]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][41]" title="MAIN[9][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[19]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][40]" title="MAIN[9][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[19]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[19]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][33]" title="MAIN[9][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[20]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][32]" title="MAIN[9][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[20]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][32]" title="MAIN[9][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[20]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][31]" title="MAIN[9][1][31]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[20]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][30]" title="MAIN[9][1][30]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[20]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[20]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][23]" title="MAIN[9][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[21]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][22]" title="MAIN[9][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[21]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][22]" title="MAIN[9][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[21]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][21]" title="MAIN[9][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[21]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][20]" title="MAIN[9][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[21]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[21]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][13]" title="MAIN[9][1][13]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[22]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][12]" title="MAIN[9][0][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[22]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][12]" title="MAIN[9][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[22]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][11]" title="MAIN[9][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[22]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][10]" title="MAIN[9][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[22]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[22]) bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][3]" title="MAIN[9][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-4">SPEC_INT: wire support (CELL[8].OUT_BUFG[23]) bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][0][2]" title="MAIN[9][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-0">SPEC_INT: wire support (CELL[8].OUT_BUFG[23]) bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][2]" title="MAIN[9][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-3">SPEC_INT: wire support (CELL[8].OUT_BUFG[23]) bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][1]" title="MAIN[9][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-2">SPEC_INT: wire support (CELL[8].OUT_BUFG[23]) bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[9][1][0]" title="MAIN[9][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].OUT_BUFG[23]-1">SPEC_INT: wire support (CELL[8].OUT_BUFG[23]) bit 1</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[10]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][79]" title="MAIN[10][0][79]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-S1">BUFGCTRL[17]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][79]" title="MAIN[10][1][79]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-CE1">BUFGCTRL[17]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][78]" title="MAIN[10][0][78]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-CREATE_EDGE">BUFGCTRL[17]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][78]" title="MAIN[10][1][78]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-PRESELECT_I1">BUFGCTRL[17]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][77]" title="MAIN[10][0][77]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-IGNORE1">BUFGCTRL[17]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][77]" title="MAIN[10][1][77]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-IGNORE0">BUFGCTRL[17]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][76]" title="MAIN[10][0][76]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-INIT_OUT[0]">BUFGCTRL[17]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][76]" title="MAIN[10][1][76]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-PRESELECT_I0">BUFGCTRL[17]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][75]" title="MAIN[10][0][75]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-S0">BUFGCTRL[17]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][75]" title="MAIN[10][1][75]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[17]-inpinv-CE0">BUFGCTRL[17]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][74]" title="MAIN[10][0][74]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-S1">BUFGCTRL[16]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][74]" title="MAIN[10][1][74]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-CE1">BUFGCTRL[16]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][73]" title="MAIN[10][0][73]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-CREATE_EDGE">BUFGCTRL[16]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][73]" title="MAIN[10][1][73]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-PRESELECT_I1">BUFGCTRL[16]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][72]" title="MAIN[10][0][72]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-IGNORE1">BUFGCTRL[16]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][72]" title="MAIN[10][1][72]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-IGNORE0">BUFGCTRL[16]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][71]" title="MAIN[10][0][71]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-INIT_OUT[0]">BUFGCTRL[16]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][71]" title="MAIN[10][1][71]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-PRESELECT_I0">BUFGCTRL[16]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][70]" title="MAIN[10][0][70]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-S0">BUFGCTRL[16]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][70]" title="MAIN[10][1][70]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[16]-inpinv-CE0">BUFGCTRL[16]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][69]" title="MAIN[10][0][69]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-S1">BUFGCTRL[19]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][69]" title="MAIN[10][1][69]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-CE1">BUFGCTRL[19]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][68]" title="MAIN[10][0][68]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-CREATE_EDGE">BUFGCTRL[19]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][68]" title="MAIN[10][1][68]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-PRESELECT_I1">BUFGCTRL[19]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][67]" title="MAIN[10][0][67]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-IGNORE1">BUFGCTRL[19]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][67]" title="MAIN[10][1][67]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-IGNORE0">BUFGCTRL[19]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][66]" title="MAIN[10][0][66]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-INIT_OUT[0]">BUFGCTRL[19]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][66]" title="MAIN[10][1][66]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-PRESELECT_I0">BUFGCTRL[19]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][65]" title="MAIN[10][0][65]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-S0">BUFGCTRL[19]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][65]" title="MAIN[10][1][65]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[19]-inpinv-CE0">BUFGCTRL[19]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][64]" title="MAIN[10][0][64]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-S1">BUFGCTRL[18]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][64]" title="MAIN[10][1][64]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-CE1">BUFGCTRL[18]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][63]" title="MAIN[10][0][63]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-CREATE_EDGE">BUFGCTRL[18]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][63]" title="MAIN[10][1][63]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-PRESELECT_I1">BUFGCTRL[18]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][62]" title="MAIN[10][0][62]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-IGNORE1">BUFGCTRL[18]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][62]" title="MAIN[10][1][62]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-IGNORE0">BUFGCTRL[18]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][61]" title="MAIN[10][0][61]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-INIT_OUT[0]">BUFGCTRL[18]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][61]" title="MAIN[10][1][61]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-PRESELECT_I0">BUFGCTRL[18]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][60]" title="MAIN[10][0][60]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-S0">BUFGCTRL[18]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][60]" title="MAIN[10][1][60]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[18]-inpinv-CE0">BUFGCTRL[18]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][59]" title="MAIN[10][0][59]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-S1">BUFGCTRL[21]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][59]" title="MAIN[10][1][59]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-CE1">BUFGCTRL[21]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][58]" title="MAIN[10][0][58]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-CREATE_EDGE">BUFGCTRL[21]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][58]" title="MAIN[10][1][58]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-PRESELECT_I1">BUFGCTRL[21]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][57]" title="MAIN[10][0][57]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-IGNORE1">BUFGCTRL[21]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][57]" title="MAIN[10][1][57]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-IGNORE0">BUFGCTRL[21]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][56]" title="MAIN[10][0][56]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-INIT_OUT[0]">BUFGCTRL[21]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][56]" title="MAIN[10][1][56]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-PRESELECT_I0">BUFGCTRL[21]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][55]" title="MAIN[10][0][55]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-S0">BUFGCTRL[21]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][55]" title="MAIN[10][1][55]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[21]-inpinv-CE0">BUFGCTRL[21]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][54]" title="MAIN[10][0][54]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-S1">BUFGCTRL[20]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][54]" title="MAIN[10][1][54]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-CE1">BUFGCTRL[20]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][53]" title="MAIN[10][0][53]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-CREATE_EDGE">BUFGCTRL[20]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][53]" title="MAIN[10][1][53]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-PRESELECT_I1">BUFGCTRL[20]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][52]" title="MAIN[10][0][52]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-IGNORE1">BUFGCTRL[20]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][52]" title="MAIN[10][1][52]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-IGNORE0">BUFGCTRL[20]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][51]" title="MAIN[10][0][51]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-INIT_OUT[0]">BUFGCTRL[20]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][51]" title="MAIN[10][1][51]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-PRESELECT_I0">BUFGCTRL[20]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][50]" title="MAIN[10][0][50]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-S0">BUFGCTRL[20]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][50]" title="MAIN[10][1][50]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[20]-inpinv-CE0">BUFGCTRL[20]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][49]" title="MAIN[10][0][49]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-S1">BUFGCTRL[23]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][49]" title="MAIN[10][1][49]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-CE1">BUFGCTRL[23]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][48]" title="MAIN[10][0][48]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-CREATE_EDGE">BUFGCTRL[23]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][48]" title="MAIN[10][1][48]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-PRESELECT_I1">BUFGCTRL[23]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][47]" title="MAIN[10][0][47]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-IGNORE1">BUFGCTRL[23]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][47]" title="MAIN[10][1][47]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-IGNORE0">BUFGCTRL[23]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][46]" title="MAIN[10][0][46]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-INIT_OUT[0]">BUFGCTRL[23]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][46]" title="MAIN[10][1][46]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-PRESELECT_I0">BUFGCTRL[23]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][45]" title="MAIN[10][0][45]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-S0">BUFGCTRL[23]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][45]" title="MAIN[10][1][45]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[23]-inpinv-CE0">BUFGCTRL[23]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][44]" title="MAIN[10][0][44]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-S1">BUFGCTRL[22]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][44]" title="MAIN[10][1][44]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-CE1">BUFGCTRL[22]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][43]" title="MAIN[10][0][43]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-CREATE_EDGE">BUFGCTRL[22]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][43]" title="MAIN[10][1][43]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-PRESELECT_I1">BUFGCTRL[22]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][42]" title="MAIN[10][0][42]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-IGNORE1">BUFGCTRL[22]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][42]" title="MAIN[10][1][42]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-IGNORE0">BUFGCTRL[22]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][41]" title="MAIN[10][0][41]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-INIT_OUT[0]">BUFGCTRL[22]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][41]" title="MAIN[10][1][41]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-PRESELECT_I0">BUFGCTRL[22]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][40]" title="MAIN[10][0][40]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-S0">BUFGCTRL[22]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][40]" title="MAIN[10][1][40]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[22]-inpinv-CE0">BUFGCTRL[22]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][39]" title="MAIN[10][0][39]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-S1">BUFGCTRL[25]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][39]" title="MAIN[10][1][39]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-CE1">BUFGCTRL[25]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][38]" title="MAIN[10][0][38]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-CREATE_EDGE">BUFGCTRL[25]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][38]" title="MAIN[10][1][38]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-PRESELECT_I1">BUFGCTRL[25]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][37]" title="MAIN[10][0][37]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-IGNORE1">BUFGCTRL[25]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][37]" title="MAIN[10][1][37]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-IGNORE0">BUFGCTRL[25]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][36]" title="MAIN[10][0][36]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-INIT_OUT[0]">BUFGCTRL[25]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][36]" title="MAIN[10][1][36]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-PRESELECT_I0">BUFGCTRL[25]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][35]" title="MAIN[10][0][35]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-S0">BUFGCTRL[25]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][35]" title="MAIN[10][1][35]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[25]-inpinv-CE0">BUFGCTRL[25]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][34]" title="MAIN[10][0][34]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-S1">BUFGCTRL[24]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][34]" title="MAIN[10][1][34]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-CE1">BUFGCTRL[24]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][33]" title="MAIN[10][0][33]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-CREATE_EDGE">BUFGCTRL[24]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][33]" title="MAIN[10][1][33]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-PRESELECT_I1">BUFGCTRL[24]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][32]" title="MAIN[10][0][32]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-IGNORE1">BUFGCTRL[24]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][32]" title="MAIN[10][1][32]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-IGNORE0">BUFGCTRL[24]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][31]" title="MAIN[10][0][31]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-INIT_OUT[0]">BUFGCTRL[24]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][31]" title="MAIN[10][1][31]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-PRESELECT_I0">BUFGCTRL[24]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][30]" title="MAIN[10][0][30]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-S0">BUFGCTRL[24]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][30]" title="MAIN[10][1][30]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[24]-inpinv-CE0">BUFGCTRL[24]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][29]" title="MAIN[10][0][29]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-S1">BUFGCTRL[27]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][29]" title="MAIN[10][1][29]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-CE1">BUFGCTRL[27]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][28]" title="MAIN[10][0][28]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-CREATE_EDGE">BUFGCTRL[27]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][28]" title="MAIN[10][1][28]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-PRESELECT_I1">BUFGCTRL[27]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][27]" title="MAIN[10][0][27]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-IGNORE1">BUFGCTRL[27]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][27]" title="MAIN[10][1][27]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-IGNORE0">BUFGCTRL[27]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][26]" title="MAIN[10][0][26]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-INIT_OUT[0]">BUFGCTRL[27]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][26]" title="MAIN[10][1][26]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-PRESELECT_I0">BUFGCTRL[27]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][25]" title="MAIN[10][0][25]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-S0">BUFGCTRL[27]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][25]" title="MAIN[10][1][25]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[27]-inpinv-CE0">BUFGCTRL[27]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][24]" title="MAIN[10][0][24]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-S1">BUFGCTRL[26]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][24]" title="MAIN[10][1][24]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-CE1">BUFGCTRL[26]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][23]" title="MAIN[10][0][23]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-CREATE_EDGE">BUFGCTRL[26]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][23]" title="MAIN[10][1][23]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-PRESELECT_I1">BUFGCTRL[26]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][22]" title="MAIN[10][0][22]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-IGNORE1">BUFGCTRL[26]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][22]" title="MAIN[10][1][22]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-IGNORE0">BUFGCTRL[26]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][21]" title="MAIN[10][0][21]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-INIT_OUT[0]">BUFGCTRL[26]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][21]" title="MAIN[10][1][21]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-PRESELECT_I0">BUFGCTRL[26]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][20]" title="MAIN[10][0][20]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-S0">BUFGCTRL[26]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][20]" title="MAIN[10][1][20]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[26]-inpinv-CE0">BUFGCTRL[26]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][19]" title="MAIN[10][0][19]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-S1">BUFGCTRL[29]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][19]" title="MAIN[10][1][19]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-CE1">BUFGCTRL[29]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][18]" title="MAIN[10][0][18]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-CREATE_EDGE">BUFGCTRL[29]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][18]" title="MAIN[10][1][18]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-PRESELECT_I1">BUFGCTRL[29]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][17]" title="MAIN[10][0][17]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-IGNORE1">BUFGCTRL[29]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][17]" title="MAIN[10][1][17]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-IGNORE0">BUFGCTRL[29]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][16]" title="MAIN[10][0][16]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-INIT_OUT[0]">BUFGCTRL[29]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][16]" title="MAIN[10][1][16]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-PRESELECT_I0">BUFGCTRL[29]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][15]" title="MAIN[10][0][15]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-S0">BUFGCTRL[29]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][15]" title="MAIN[10][1][15]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[29]-inpinv-CE0">BUFGCTRL[29]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][14]" title="MAIN[10][0][14]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-S1">BUFGCTRL[28]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][14]" title="MAIN[10][1][14]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-CE1">BUFGCTRL[28]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][13]" title="MAIN[10][0][13]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-CREATE_EDGE">BUFGCTRL[28]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][13]" title="MAIN[10][1][13]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-PRESELECT_I1">BUFGCTRL[28]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][12]" title="MAIN[10][0][12]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-IGNORE1">BUFGCTRL[28]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][12]" title="MAIN[10][1][12]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-IGNORE0">BUFGCTRL[28]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][11]" title="MAIN[10][0][11]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-INIT_OUT[0]">BUFGCTRL[28]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][11]" title="MAIN[10][1][11]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-PRESELECT_I0">BUFGCTRL[28]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][10]" title="MAIN[10][0][10]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-S0">BUFGCTRL[28]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][10]" title="MAIN[10][1][10]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[28]-inpinv-CE0">BUFGCTRL[28]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][9]" title="MAIN[10][0][9]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-S1">BUFGCTRL[31]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][9]" title="MAIN[10][1][9]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-CE1">BUFGCTRL[31]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][8]" title="MAIN[10][0][8]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-CREATE_EDGE">BUFGCTRL[31]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][8]" title="MAIN[10][1][8]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-PRESELECT_I1">BUFGCTRL[31]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][7]" title="MAIN[10][0][7]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-IGNORE1">BUFGCTRL[31]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][7]" title="MAIN[10][1][7]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-IGNORE0">BUFGCTRL[31]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][6]" title="MAIN[10][0][6]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-INIT_OUT[0]">BUFGCTRL[31]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][6]" title="MAIN[10][1][6]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-PRESELECT_I0">BUFGCTRL[31]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][5]" title="MAIN[10][0][5]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-S0">BUFGCTRL[31]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][5]" title="MAIN[10][1][5]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[31]-inpinv-CE0">BUFGCTRL[31]: !invert CE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][4]" title="MAIN[10][0][4]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-S1">BUFGCTRL[30]: !invert S1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][4]" title="MAIN[10][1][4]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-CE1">BUFGCTRL[30]: !invert CE1</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][3]" title="MAIN[10][0][3]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-CREATE_EDGE">BUFGCTRL[30]: ! CREATE_EDGE</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][3]" title="MAIN[10][1][3]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-PRESELECT_I1">BUFGCTRL[30]:  PRESELECT_I1</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][2]" title="MAIN[10][0][2]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-IGNORE1">BUFGCTRL[30]: !invert IGNORE1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][2]" title="MAIN[10][1][2]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-IGNORE0">BUFGCTRL[30]: !invert IGNORE0</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][1]" title="MAIN[10][0][1]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-INIT_OUT[0]">BUFGCTRL[30]:  INIT_OUT bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][1]" title="MAIN[10][1][1]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-PRESELECT_I0">BUFGCTRL[30]:  PRESELECT_I0</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][0][0]" title="MAIN[10][0][0]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-S0">BUFGCTRL[30]: !invert S0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[10][1][0]" title="MAIN[10][1][0]">
<a href="#virtex4-CLK_BUFG-BUFGCTRL[30]-inpinv-CE0">BUFGCTRL[30]: !invert CE0</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[11]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][60]" title="MAIN[11][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[9].IMUX_SPEC[2]-CELL[9].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[9].IMUX_SPEC[2], CELL[9].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][59]" title="MAIN[11][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][59]" title="MAIN[11][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][58]" title="MAIN[11][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][58]" title="MAIN[11][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][57]" title="MAIN[11][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][57]" title="MAIN[11][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][56]" title="MAIN[11][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][56]" title="MAIN[11][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][55]" title="MAIN[11][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][55]" title="MAIN[11][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][54]" title="MAIN[11][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][54]" title="MAIN[11][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][53]" title="MAIN[11][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][53]" title="MAIN[11][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][52]" title="MAIN[11][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][52]" title="MAIN[11][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][51]" title="MAIN[11][0][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][51]" title="MAIN[11][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][50]" title="MAIN[11][0][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][50]" title="MAIN[11][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][49]" title="MAIN[11][0][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][49]" title="MAIN[11][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][48]" title="MAIN[11][0][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[9].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][48]" title="MAIN[11][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[9].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][44]" title="MAIN[11][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[9].IMUX_SPEC[0]-CELL[9].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[9].IMUX_SPEC[0], CELL[9].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][43]" title="MAIN[11][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][43]" title="MAIN[11][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][42]" title="MAIN[11][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][42]" title="MAIN[11][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][41]" title="MAIN[11][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][41]" title="MAIN[11][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][40]" title="MAIN[11][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][40]" title="MAIN[11][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][39]" title="MAIN[11][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][39]" title="MAIN[11][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][38]" title="MAIN[11][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][38]" title="MAIN[11][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][37]" title="MAIN[11][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][37]" title="MAIN[11][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][36]" title="MAIN[11][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][36]" title="MAIN[11][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][35]" title="MAIN[11][0][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][35]" title="MAIN[11][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][34]" title="MAIN[11][0][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][34]" title="MAIN[11][1][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][33]" title="MAIN[11][0][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][33]" title="MAIN[11][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][32]" title="MAIN[11][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[9].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][32]" title="MAIN[11][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[9].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[9].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][28]" title="MAIN[11][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].IMUX_SPEC[2]-CELL[8].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[8].IMUX_SPEC[2], CELL[8].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][27]" title="MAIN[11][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][27]" title="MAIN[11][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][26]" title="MAIN[11][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][26]" title="MAIN[11][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][25]" title="MAIN[11][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][25]" title="MAIN[11][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][24]" title="MAIN[11][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][24]" title="MAIN[11][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][23]" title="MAIN[11][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][23]" title="MAIN[11][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][22]" title="MAIN[11][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][22]" title="MAIN[11][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][21]" title="MAIN[11][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][21]" title="MAIN[11][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][20]" title="MAIN[11][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][20]" title="MAIN[11][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][19]" title="MAIN[11][0][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][19]" title="MAIN[11][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][18]" title="MAIN[11][0][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][18]" title="MAIN[11][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][17]" title="MAIN[11][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][17]" title="MAIN[11][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][16]" title="MAIN[11][0][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[8].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][16]" title="MAIN[11][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[8].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][12]" title="MAIN[11][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].IMUX_SPEC[0]-CELL[8].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[8].IMUX_SPEC[0], CELL[8].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][11]" title="MAIN[11][0][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][11]" title="MAIN[11][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][10]" title="MAIN[11][0][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][10]" title="MAIN[11][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][9]" title="MAIN[11][0][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][9]" title="MAIN[11][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][8]" title="MAIN[11][0][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][8]" title="MAIN[11][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][7]" title="MAIN[11][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][7]" title="MAIN[11][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][6]" title="MAIN[11][0][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][6]" title="MAIN[11][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][5]" title="MAIN[11][0][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][5]" title="MAIN[11][1][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][4]" title="MAIN[11][0][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][4]" title="MAIN[11][1][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][3]" title="MAIN[11][0][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][3]" title="MAIN[11][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][2]" title="MAIN[11][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][2]" title="MAIN[11][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][1]" title="MAIN[11][0][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][1]" title="MAIN[11][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][0][0]" title="MAIN[11][0][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[8].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[11][1][0]" title="MAIN[11][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[8].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[8].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[12]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][60]" title="MAIN[12][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[11].IMUX_SPEC[2]-CELL[11].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[11].IMUX_SPEC[2], CELL[11].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][59]" title="MAIN[12][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][59]" title="MAIN[12][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][58]" title="MAIN[12][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][58]" title="MAIN[12][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][57]" title="MAIN[12][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][57]" title="MAIN[12][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][56]" title="MAIN[12][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][56]" title="MAIN[12][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][55]" title="MAIN[12][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][55]" title="MAIN[12][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][54]" title="MAIN[12][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][54]" title="MAIN[12][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][53]" title="MAIN[12][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][53]" title="MAIN[12][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][52]" title="MAIN[12][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][52]" title="MAIN[12][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][51]" title="MAIN[12][0][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][51]" title="MAIN[12][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][50]" title="MAIN[12][0][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][50]" title="MAIN[12][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][49]" title="MAIN[12][0][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][49]" title="MAIN[12][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][48]" title="MAIN[12][0][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[11].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][48]" title="MAIN[12][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[11].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][44]" title="MAIN[12][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[11].IMUX_SPEC[0]-CELL[11].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[11].IMUX_SPEC[0], CELL[11].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][43]" title="MAIN[12][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][43]" title="MAIN[12][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][42]" title="MAIN[12][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][42]" title="MAIN[12][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][41]" title="MAIN[12][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][41]" title="MAIN[12][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][40]" title="MAIN[12][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][40]" title="MAIN[12][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][39]" title="MAIN[12][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][39]" title="MAIN[12][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][38]" title="MAIN[12][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][38]" title="MAIN[12][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][37]" title="MAIN[12][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][37]" title="MAIN[12][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][36]" title="MAIN[12][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][36]" title="MAIN[12][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][35]" title="MAIN[12][0][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][35]" title="MAIN[12][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][34]" title="MAIN[12][0][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][34]" title="MAIN[12][1][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][33]" title="MAIN[12][0][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][33]" title="MAIN[12][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][32]" title="MAIN[12][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[11].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][32]" title="MAIN[12][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[11].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[11].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][28]" title="MAIN[12][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[10].IMUX_SPEC[2]-CELL[10].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[10].IMUX_SPEC[2], CELL[10].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][27]" title="MAIN[12][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][27]" title="MAIN[12][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][26]" title="MAIN[12][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][26]" title="MAIN[12][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][25]" title="MAIN[12][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][25]" title="MAIN[12][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][24]" title="MAIN[12][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][24]" title="MAIN[12][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][23]" title="MAIN[12][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][23]" title="MAIN[12][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][22]" title="MAIN[12][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][22]" title="MAIN[12][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][21]" title="MAIN[12][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][21]" title="MAIN[12][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][20]" title="MAIN[12][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][20]" title="MAIN[12][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][19]" title="MAIN[12][0][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][19]" title="MAIN[12][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][18]" title="MAIN[12][0][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][18]" title="MAIN[12][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][17]" title="MAIN[12][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][17]" title="MAIN[12][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][16]" title="MAIN[12][0][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[10].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][16]" title="MAIN[12][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[10].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][12]" title="MAIN[12][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[10].IMUX_SPEC[0]-CELL[10].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[10].IMUX_SPEC[0], CELL[10].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][11]" title="MAIN[12][0][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][11]" title="MAIN[12][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][10]" title="MAIN[12][0][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][10]" title="MAIN[12][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][9]" title="MAIN[12][0][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][9]" title="MAIN[12][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][8]" title="MAIN[12][0][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][8]" title="MAIN[12][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][7]" title="MAIN[12][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][7]" title="MAIN[12][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][6]" title="MAIN[12][0][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][6]" title="MAIN[12][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][5]" title="MAIN[12][0][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][5]" title="MAIN[12][1][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][4]" title="MAIN[12][0][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][4]" title="MAIN[12][1][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][3]" title="MAIN[12][0][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][3]" title="MAIN[12][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][2]" title="MAIN[12][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][2]" title="MAIN[12][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][1]" title="MAIN[12][0][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][1]" title="MAIN[12][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][0][0]" title="MAIN[12][0][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[10].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[12][1][0]" title="MAIN[12][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[10].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[10].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[13]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][60]" title="MAIN[13][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[13].IMUX_SPEC[2]-CELL[13].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[13].IMUX_SPEC[2], CELL[13].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][59]" title="MAIN[13][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][59]" title="MAIN[13][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][58]" title="MAIN[13][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][58]" title="MAIN[13][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][57]" title="MAIN[13][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][57]" title="MAIN[13][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][56]" title="MAIN[13][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][56]" title="MAIN[13][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][55]" title="MAIN[13][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][55]" title="MAIN[13][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][54]" title="MAIN[13][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][54]" title="MAIN[13][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][53]" title="MAIN[13][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][53]" title="MAIN[13][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][52]" title="MAIN[13][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][52]" title="MAIN[13][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][51]" title="MAIN[13][0][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][51]" title="MAIN[13][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][50]" title="MAIN[13][0][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][50]" title="MAIN[13][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][49]" title="MAIN[13][0][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][49]" title="MAIN[13][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][48]" title="MAIN[13][0][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[13].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][48]" title="MAIN[13][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[13].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][44]" title="MAIN[13][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[13].IMUX_SPEC[0]-CELL[13].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[13].IMUX_SPEC[0], CELL[13].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][43]" title="MAIN[13][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][43]" title="MAIN[13][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][42]" title="MAIN[13][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][42]" title="MAIN[13][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][41]" title="MAIN[13][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][41]" title="MAIN[13][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][40]" title="MAIN[13][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][40]" title="MAIN[13][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][39]" title="MAIN[13][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][39]" title="MAIN[13][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][38]" title="MAIN[13][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][38]" title="MAIN[13][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][37]" title="MAIN[13][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][37]" title="MAIN[13][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][36]" title="MAIN[13][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][36]" title="MAIN[13][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][35]" title="MAIN[13][0][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][35]" title="MAIN[13][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][34]" title="MAIN[13][0][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][34]" title="MAIN[13][1][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][33]" title="MAIN[13][0][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][33]" title="MAIN[13][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][32]" title="MAIN[13][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[13].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][32]" title="MAIN[13][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[13].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[13].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][28]" title="MAIN[13][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[12].IMUX_SPEC[2]-CELL[12].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[12].IMUX_SPEC[2], CELL[12].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][27]" title="MAIN[13][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][27]" title="MAIN[13][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][26]" title="MAIN[13][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][26]" title="MAIN[13][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][25]" title="MAIN[13][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][25]" title="MAIN[13][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][24]" title="MAIN[13][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][24]" title="MAIN[13][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][23]" title="MAIN[13][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][23]" title="MAIN[13][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][22]" title="MAIN[13][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][22]" title="MAIN[13][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][21]" title="MAIN[13][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][21]" title="MAIN[13][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][20]" title="MAIN[13][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][20]" title="MAIN[13][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][19]" title="MAIN[13][0][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][19]" title="MAIN[13][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][18]" title="MAIN[13][0][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][18]" title="MAIN[13][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][17]" title="MAIN[13][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][17]" title="MAIN[13][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][16]" title="MAIN[13][0][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[12].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][16]" title="MAIN[13][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[12].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][12]" title="MAIN[13][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[12].IMUX_SPEC[0]-CELL[12].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[12].IMUX_SPEC[0], CELL[12].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][11]" title="MAIN[13][0][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][11]" title="MAIN[13][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][10]" title="MAIN[13][0][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][10]" title="MAIN[13][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][9]" title="MAIN[13][0][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][9]" title="MAIN[13][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][8]" title="MAIN[13][0][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][8]" title="MAIN[13][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][7]" title="MAIN[13][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][7]" title="MAIN[13][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][6]" title="MAIN[13][0][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][6]" title="MAIN[13][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][5]" title="MAIN[13][0][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][5]" title="MAIN[13][1][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][4]" title="MAIN[13][0][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][4]" title="MAIN[13][1][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][3]" title="MAIN[13][0][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][3]" title="MAIN[13][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][2]" title="MAIN[13][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][2]" title="MAIN[13][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][1]" title="MAIN[13][0][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][1]" title="MAIN[13][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][0][0]" title="MAIN[13][0][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[12].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[13][1][0]" title="MAIN[13][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[12].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[12].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[14]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][65]" title="MAIN[14][0][65]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].MGT_ROW[1]-0">SPEC_INT: wire support (CELL[8].MGT_ROW[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][64]" title="MAIN[14][0][64]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[8].MGT_ROW[0]-0">SPEC_INT: wire support (CELL[8].MGT_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][63]" title="MAIN[14][0][63]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL_E8.MGT_ROW[1]-0">SPEC_INT: wire support (CELL_E8.MGT_ROW[1]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][62]" title="MAIN[14][0][62]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL_E8.MGT_ROW[0]-0">SPEC_INT: wire support (CELL_E8.MGT_ROW[0]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][60]" title="MAIN[14][1][60]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[15].IMUX_SPEC[2]-CELL[15].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[15].IMUX_SPEC[2], CELL[15].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][59]" title="MAIN[14][0][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][59]" title="MAIN[14][1][59]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][58]" title="MAIN[14][0][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][58]" title="MAIN[14][1][58]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][57]" title="MAIN[14][0][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][57]" title="MAIN[14][1][57]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][56]" title="MAIN[14][0][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][56]" title="MAIN[14][1][56]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][55]" title="MAIN[14][0][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][55]" title="MAIN[14][1][55]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][54]" title="MAIN[14][0][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][54]" title="MAIN[14][1][54]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][53]" title="MAIN[14][0][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][53]" title="MAIN[14][1][53]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][52]" title="MAIN[14][0][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][52]" title="MAIN[14][1][52]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][51]" title="MAIN[14][0][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][51]" title="MAIN[14][1][51]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][50]" title="MAIN[14][0][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][50]" title="MAIN[14][1][50]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][49]" title="MAIN[14][0][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][49]" title="MAIN[14][1][49]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][48]" title="MAIN[14][0][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[15].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][48]" title="MAIN[14][1][48]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[15].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][44]" title="MAIN[14][1][44]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[15].IMUX_SPEC[0]-CELL[15].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[15].IMUX_SPEC[0], CELL[15].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][43]" title="MAIN[14][0][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][43]" title="MAIN[14][1][43]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][42]" title="MAIN[14][0][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][42]" title="MAIN[14][1][42]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][41]" title="MAIN[14][0][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][41]" title="MAIN[14][1][41]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][40]" title="MAIN[14][0][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][40]" title="MAIN[14][1][40]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][39]" title="MAIN[14][0][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][39]" title="MAIN[14][1][39]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][38]" title="MAIN[14][0][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][38]" title="MAIN[14][1][38]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][37]" title="MAIN[14][0][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][37]" title="MAIN[14][1][37]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][36]" title="MAIN[14][0][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][36]" title="MAIN[14][1][36]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][35]" title="MAIN[14][0][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][35]" title="MAIN[14][1][35]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][34]" title="MAIN[14][0][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][34]" title="MAIN[14][1][34]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][33]" title="MAIN[14][0][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][33]" title="MAIN[14][1][33]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][32]" title="MAIN[14][0][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[15].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][32]" title="MAIN[14][1][32]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[15].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[15].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][28]" title="MAIN[14][1][28]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[14].IMUX_SPEC[2]-CELL[14].IMUX_SPEC[3]-0">SPEC_INT: wire support (CELL[14].IMUX_SPEC[2], CELL[14].IMUX_SPEC[3]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][27]" title="MAIN[14][0][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-1">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][27]" title="MAIN[14][1][27]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-1">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][26]" title="MAIN[14][0][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-0">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][26]" title="MAIN[14][1][26]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-0">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][25]" title="MAIN[14][0][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-5">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][25]" title="MAIN[14][1][25]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-5">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][24]" title="MAIN[14][0][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-4">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][24]" title="MAIN[14][1][24]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-4">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][23]" title="MAIN[14][0][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-3">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][23]" title="MAIN[14][1][23]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-3">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][22]" title="MAIN[14][0][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-2">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][22]" title="MAIN[14][1][22]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-2">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][21]" title="MAIN[14][0][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-11">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][21]" title="MAIN[14][1][21]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-11">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][20]" title="MAIN[14][0][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-7">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][20]" title="MAIN[14][1][20]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-7">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][19]" title="MAIN[14][0][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-9">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][19]" title="MAIN[14][1][19]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-9">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][18]" title="MAIN[14][0][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-8">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][18]" title="MAIN[14][1][18]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-8">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][17]" title="MAIN[14][0][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-6">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][17]" title="MAIN[14][1][17]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-6">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][16]" title="MAIN[14][0][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[2]-10">SPEC_INT: mux CELL[14].IMUX_SPEC[2] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][16]" title="MAIN[14][1][16]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[3]-10">SPEC_INT: mux CELL[14].IMUX_SPEC[3] bit 10</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][12]" title="MAIN[14][1][12]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-support-CELL[14].IMUX_SPEC[0]-CELL[14].IMUX_SPEC[1]-0">SPEC_INT: wire support (CELL[14].IMUX_SPEC[0], CELL[14].IMUX_SPEC[1]) bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][11]" title="MAIN[14][0][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-1">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][11]" title="MAIN[14][1][11]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-1">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 1</a>
</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][10]" title="MAIN[14][0][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-0">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][10]" title="MAIN[14][1][10]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-0">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][9]" title="MAIN[14][0][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-5">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][9]" title="MAIN[14][1][9]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-5">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][8]" title="MAIN[14][0][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-4">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][8]" title="MAIN[14][1][8]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-4">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 4</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][7]" title="MAIN[14][0][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-3">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][7]" title="MAIN[14][1][7]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-3">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 3</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][6]" title="MAIN[14][0][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-2">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][6]" title="MAIN[14][1][6]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-2">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 2</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][5]" title="MAIN[14][0][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-11">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 11</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][5]" title="MAIN[14][1][5]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-11">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 11</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][4]" title="MAIN[14][0][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-7">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][4]" title="MAIN[14][1][4]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-7">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 7</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][3]" title="MAIN[14][0][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-9">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 9</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][3]" title="MAIN[14][1][3]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-9">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 9</a>
</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][2]" title="MAIN[14][0][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-8">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][2]" title="MAIN[14][1][2]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-8">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][1]" title="MAIN[14][0][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-6">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][1]" title="MAIN[14][1][1]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-6">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 6</a>
</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][0][0]" title="MAIN[14][0][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[0]-10">SPEC_INT: mux CELL[14].IMUX_SPEC[0] bit 10</a>
</td>
<td id="virtex4-CLK_BUFG-bit-MAIN[14][1][0]" title="MAIN[14][1][0]">
<a href="#virtex4-CLK_BUFG-SPEC_INT-mux-CELL[14].IMUX_SPEC[1]-10">SPEC_INT: mux CELL[14].IMUX_SPEC[1] bit 10</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_BUFG rect MAIN[15]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex4/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex4/clock/hrow.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex4/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex4/clock/hrow.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
