Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 18:35:22 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_2_timing_summary_routed.rpt -pb TOP_2_timing_summary_routed.pb -rpx TOP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         711         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (711)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1406)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (711)
--------------------------
 There are 711 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1406)
---------------------------------------------------
 There are 1406 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.303        0.000                      0                  117        0.214        0.000                      0                  117        2.633        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.303        0.000                      0                   58        0.214        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   6.075        0.000                      0                   59        0.222        0.000                      0                   59        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.750ns (25.919%)  route 5.002ns (74.081%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 5.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 f  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.616     1.543    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     1.667 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_3/O
                         net (fo=1, routed)           0.452     2.119    Inst_VGA_Manager/Inst_VGA_Sync/en_i_3_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.243 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_2/O
                         net (fo=1, routed)           0.563     2.806    Inst_VGA_Manager/Inst_VGA_Sync/en_i_2_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I5_O)        0.124     2.930 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1/O
                         net (fo=1, routed)           0.000     2.930    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1_n_0
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     5.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.500     5.320    
                         clock uncertainty           -0.116     5.204    
    SLICE_X11Y145        FDRE (Setup_fdre_C_D)        0.029     5.233    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.496ns (24.051%)  route 4.724ns (75.949%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.438ns = ( 5.821 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.713     1.640    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y148        LUT5 (Prop_lut5_I3_O)        0.118     1.758 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.640     2.398    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.512     5.821    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.500     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)       -0.260     4.945    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.945    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.502ns (24.601%)  route 4.604ns (75.399%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.438ns = ( 5.821 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.713     1.640    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y148        LUT4 (Prop_lut4_I2_O)        0.124     1.764 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.519     2.284    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.512     5.821    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.500     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)       -0.061     5.144    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 1.502ns (24.607%)  route 4.602ns (75.393%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.438ns = ( 5.821 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.606     1.533    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     1.657 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.625     2.282    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.512     5.821    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.500     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)       -0.062     5.143    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.496ns (26.016%)  route 4.254ns (73.984%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.438ns = ( 5.821 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.713     1.640    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y148        LUT5 (Prop_lut5_I3_O)        0.118     1.758 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.170     1.928    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.512     5.821    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X11Y148        FDRE (Setup_fdre_C_D)       -0.295     4.910    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.502ns (25.185%)  route 4.462ns (74.815%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.438ns = ( 5.821 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.606     1.533    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     1.657 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.485     2.142    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X11Y147        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.512     5.821    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y147        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.500     5.321    
                         clock uncertainty           -0.116     5.205    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)       -0.067     5.138    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.502ns (25.549%)  route 4.377ns (74.451%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 5.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.426     1.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.477 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.580     2.057    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     5.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.500     5.320    
                         clock uncertainty           -0.116     5.204    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.058     5.146    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 1.502ns (26.399%)  route 4.188ns (73.601%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 5.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.470     0.599    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.328     0.927 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.426     1.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.124     1.477 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.390     1.868    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     5.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.500     5.320    
                         clock uncertainty           -0.116     5.204    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.081     5.123    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.371ns (25.672%)  route 3.970ns (74.328%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 5.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.480     0.609    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X10Y146        LUT5 (Prop_lut5_I0_O)        0.321     0.930 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.588     1.519    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     5.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.500     5.320    
                         clock uncertainty           -0.116     5.204    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.285     4.919    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.371ns (26.001%)  route 3.902ns (73.999%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 5.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.822ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.707    -3.822    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.366 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           1.188    -2.178    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    -2.054 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2/O
                         net (fo=4, routed)           0.563    -1.491    Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_2_n_0
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.118    -1.373 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          1.151    -0.223    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X10Y146        LUT2 (Prop_lut2_I0_O)        0.352     0.129 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.480     0.609    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X10Y146        LUT5 (Prop_lut5_I0_O)        0.321     0.930 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.521     1.451    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511     5.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.500     5.320    
                         clock uncertainty           -0.116     5.204    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.291     4.913    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y144        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[10]/Q
                         net (fo=5, routed)           0.136    -0.516    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]
    SLICE_X11Y145        LUT6 (Prop_lut6_I4_O)        0.045    -0.471 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.471    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_0
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.840    -0.750    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                         clock pessimism             -0.027    -0.777    
    SLICE_X11Y145        FDRE (Hold_fdre_C_D)         0.092    -0.685    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.679%)  route 0.161ns (46.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=13, routed)          0.161    -0.464    Inst_VGA_Manager/Inst_VGA_Sync/h_count[6]
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.419 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1_n_0
    SLICE_X1Y138         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y138         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.029    -0.750    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091    -0.659    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X3Y139         LUT5 (Prop_lut5_I3_O)        0.042    -0.400 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.045    -0.766    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.107    -0.659    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.887%)  route 0.191ns (51.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           0.191    -0.433    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X7Y141         LUT4 (Prop_lut4_I0_O)        0.042    -0.391 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.391    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2_n_0
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.866    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X7Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X7Y141         FDRE (Hold_fdre_C_D)         0.105    -0.661    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.081%)  route 0.178ns (48.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.178    -0.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X3Y139         LUT4 (Prop_lut4_I3_O)        0.045    -0.402 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.045    -0.766    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.092    -0.674    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.595    -0.767    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y138         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.247    -0.379    Inst_VGA_Manager/Inst_VGA_Sync/h_count[5]
    SLICE_X6Y139         LUT6 (Prop_lut6_I2_O)        0.045    -0.334 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[7]
    SLICE_X6Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.027    -0.751    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120    -0.631    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.465%)  route 0.274ns (59.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.274    -0.351    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[9]
    SLICE_X2Y138         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y138         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.029    -0.750    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120    -0.630    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.695%)  route 0.240ns (56.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.570    -0.792    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/Q
                         net (fo=6, routed)           0.240    -0.411    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]
    SLICE_X11Y148        LUT4 (Prop_lut4_I3_O)        0.045    -0.366 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.366    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.841    -0.749    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y148        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.043    -0.792    
    SLICE_X11Y148        FDRE (Hold_fdre_C_D)         0.091    -0.701    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.783%)  route 0.248ns (54.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X10Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.629 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/Q
                         net (fo=4, routed)           0.248    -0.381    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]
    SLICE_X10Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.336 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.336    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1_n_0
    SLICE_X10Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.840    -0.750    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X10Y146        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
                         clock pessimism             -0.043    -0.793    
    SLICE_X10Y146        FDRE (Hold_fdre_C_D)         0.120    -0.673    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.226ns (44.840%)  route 0.278ns (55.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.128    -0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/Q
                         net (fo=12, routed)          0.278    -0.360    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]
    SLICE_X6Y139         LUT5 (Prop_lut5_I3_O)        0.098    -0.262 r  Inst_VGA_Manager/Inst_VGA_Sync/col[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[4]
    SLICE_X6Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y139         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                         clock pessimism             -0.006    -0.730    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.121    -0.609    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X9Y141    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X6Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X9Y141    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X9Y141    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X9Y141    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X9Y141    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y139    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y138    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.102%)  route 2.607ns (75.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.978     8.673    Inst_Clock_Converter/clk_temp
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.514    14.937    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.102%)  route 2.607ns (75.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.978     8.673    Inst_Clock_Converter/clk_temp
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.514    14.937    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.102%)  route 2.607ns (75.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.978     8.673    Inst_Clock_Converter/clk_temp
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.514    14.937    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.102%)  route 2.607ns (75.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.978     8.673    Inst_Clock_Converter/clk_temp
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.514    14.937    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.093%)  route 2.472ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.842     8.537    Inst_Clock_Converter/clk_temp
    SLICE_X46Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.513    14.936    Inst_Clock_Converter/CLK
    SLICE_X46Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y95         FDRE (Setup_fdre_C_R)       -0.524    14.652    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.093%)  route 2.472ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.842     8.537    Inst_Clock_Converter/clk_temp
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.513    14.936    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Clock_Converter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.093%)  route 2.472ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.842     8.537    Inst_Clock_Converter/clk_temp
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.513    14.936    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Clock_Converter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.093%)  route 2.472ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.842     8.537    Inst_Clock_Converter/clk_temp
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.513    14.936    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Clock_Converter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.093%)  route 2.472ns (74.907%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.842     8.537    Inst_Clock_Converter/clk_temp
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.513    14.936    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.828ns (25.343%)  route 2.439ns (74.657%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.635     5.238    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.749     6.443    Inst_Clock_Converter/counter[18]
    SLICE_X46Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.567 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.428     6.996    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.452     7.572    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.809     8.505    Inst_Clock_Converter/clk_temp
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.514    14.937    Inst_Clock_Converter/CLK
    SLICE_X47Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X47Y98         FDRE (Setup_fdre_C_R)       -0.429    14.773    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  6.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.678     1.598    Inst_edge/CLK
    SLICE_X2Y160         FDRE                                         r  Inst_edge/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.164     1.762 r  Inst_edge/sreg_reg[4]/Q
                         net (fo=2, routed)           0.121     1.883    Inst_edge/sreg[4]
    SLICE_X2Y160         FDRE                                         r  Inst_edge/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.955     2.120    Inst_edge/CLK
    SLICE_X2Y160         FDRE                                         r  Inst_edge/sreg_reg[7]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.063     1.661    Inst_edge/sreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.181     1.921    Inst_edge/sreg[2]
    SLICE_X1Y158         FDRE                                         r  Inst_edge/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.956     2.121    Inst_edge/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_edge/sreg_reg[5]/C
                         clock pessimism             -0.506     1.615    
    SLICE_X1Y158         FDRE (Hold_fdre_C_D)         0.075     1.690    Inst_edge/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.120%)  route 0.172ns (54.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.172     1.911    Inst_edge/sreg[1]
    SLICE_X2Y160         FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.955     2.120    Inst_edge/CLK
    SLICE_X2Y160         FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.506     1.614    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.059     1.673    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.566     1.485    Inst_Clock_Converter/CLK
    SLICE_X46Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  Inst_Clock_Converter/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.825    Inst_Clock_Converter/counter[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.043     1.868 r  Inst_Clock_Converter/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Inst_Clock_Converter/counter[0]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.837     2.002    Inst_Clock_Converter/CLK
    SLICE_X46Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.133     1.618    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.566     1.485    Inst_Clock_Converter/CLK
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.744    Inst_Clock_Converter/counter[12]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    Inst_Clock_Converter/counter0_carry__1_n_4
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.837     2.002    Inst_Clock_Converter/CLK
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.567     1.486    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  Inst_Clock_Converter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.853    Inst_Clock_Converter/counter0_carry__2_n_4
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.838     2.003    Inst_Clock_Converter/CLK
    SLICE_X47Y97         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.688%)  route 0.180ns (46.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.648     1.568    Inst_ScaledString/scaling[3].Inst_Scaler/CLK
    SLICE_X30Y156        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y156        FDRE (Prop_fdre_C_Q)         0.164     1.732 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.180     1.912    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X28Y157        LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[60][74]_i_1/O
                         net (fo=1, routed)           0.000     1.957    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]_2
    SLICE_X28Y157        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.922     2.087    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X28Y157        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                         clock pessimism             -0.483     1.604    
    SLICE_X28Y157        FDRE (Hold_fdre_C_D)         0.091     1.695    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.566     1.485    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.746    Inst_Clock_Converter/counter[8]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.854    Inst_Clock_Converter/counter0_carry__0_n_4
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.837     2.002    Inst_Clock_Converter/CLK
    SLICE_X47Y95         FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.566     1.485    Inst_Clock_Converter/CLK
    SLICE_X47Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Clock_Converter/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.747    Inst_Clock_Converter/counter[4]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  Inst_Clock_Converter/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.855    Inst_Clock_Converter/counter0_carry_n_4
    SLICE_X47Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.837     2.002    Inst_Clock_Converter/CLK
    SLICE_X47Y94         FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    Inst_Clock_Converter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.566     1.485    Inst_Clock_Converter/CLK
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_Clock_Converter/counter_reg[9]/Q
                         net (fo=2, routed)           0.114     1.741    Inst_Clock_Converter/counter[9]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  Inst_Clock_Converter/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.856    Inst_Clock_Converter/counter0_carry__1_n_7
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.837     2.002    Inst_Clock_Converter/CLK
    SLICE_X47Y96         FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    Inst_Clock_Converter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y95    Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1417 Endpoints
Min Delay          1417 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.072ns  (logic 7.753ns (36.794%)  route 13.319ns (63.206%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.034    11.990    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I2_O)        0.124    12.114 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.957    13.071    Inst_VGA_Manager/Inst_VGA_Sync/Red[1]
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.195 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.329    17.524    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.072 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.072    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.939ns  (logic 7.759ns (37.054%)  route 13.180ns (62.946%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.032    11.988    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I0_O)        0.124    12.112 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.971    13.083    Inst_VGA_Manager/Inst_VGA_Sync/Red[0]
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.179    17.385    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    20.939 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.939    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.806ns  (logic 7.960ns (38.260%)  route 12.846ns (61.740%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.867    11.823    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X19Y151        LUT3 (Prop_lut3_I1_O)        0.153    11.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.669    12.644    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.327    12.971 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.312    17.283    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    20.806 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.806    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.722ns  (logic 7.986ns (38.537%)  route 12.736ns (61.463%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.034    11.990    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I2_O)        0.152    12.142 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.408    12.550    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X19Y150        LUT6 (Prop_lut6_I0_O)        0.332    12.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.296    17.177    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    20.722 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.722    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.642ns  (logic 7.988ns (38.699%)  route 12.654ns (61.301%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.867    11.823    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X19Y151        LUT3 (Prop_lut3_I1_O)        0.153    11.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.669    12.644    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.327    12.971 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.119    17.091    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.642 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.642    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.558ns  (logic 7.757ns (37.729%)  route 12.802ns (62.271%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.867    11.823    Inst_GAME_Play/snake_move.snake_length_future_reg[2]_0
    SLICE_X19Y151        LUT3 (Prop_lut3_I0_O)        0.124    11.947 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.597    12.544    Inst_VGA_Manager/Inst_VGA_Sync/Red[3]
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.124    12.668 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.339    17.007    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    20.558 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.558    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.385ns  (logic 7.987ns (39.182%)  route 12.398ns (60.818%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.034    11.990    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I2_O)        0.152    12.142 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.408    12.550    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X19Y150        LUT6 (Prop_lut6_I0_O)        0.332    12.882 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.957    16.839    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    20.385 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.385    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.966ns  (logic 7.970ns (39.919%)  route 11.996ns (60.081%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.032    11.988    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I1_O)        0.152    12.140 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.587    12.727    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X19Y150        LUT6 (Prop_lut6_I0_O)        0.326    13.053 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.378    16.431    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.966 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.966    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.928ns  (logic 7.981ns (40.050%)  route 11.947ns (59.950%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/C
    SLICE_X26Y151        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][1]/Q
                         net (fo=2, routed)           1.036     1.492    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[0]
    SLICE_X30Y153        LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2791/O
                         net (fo=1, routed)           0.000     1.616    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1505_0[1]
    SLICE_X30Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.149 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314/CO[3]
                         net (fo=1, routed)           0.000     2.149    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2314_n_0
    SLICE_X30Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.472 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312/O[1]
                         net (fo=3, routed)           0.817     3.290    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2312_n_6
    SLICE_X31Y155        LUT1 (Prop_lut1_I0_O)        0.306     3.596 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333/O
                         net (fo=1, routed)           0.000     3.596    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2333_n_0
    SLICE_X31Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.128 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510/CO[3]
                         net (fo=1, routed)           0.000     4.128    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1510_n_0
    SLICE_X31Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.462 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508/O[1]
                         net (fo=1, routed)           0.819     5.281    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1508_n_6
    SLICE_X32Y155        LUT5 (Prop_lut5_I0_O)        0.303     5.584 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760/O
                         net (fo=1, routed)           0.000     5.584    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_760_n_0
    SLICE_X32Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.134 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_303/CO[3]
                         net (fo=1, routed)           1.716     7.850    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_0[0]
    SLICE_X13Y145        LUT6 (Prop_lut6_I2_O)        0.124     7.974 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.789     8.763    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.887 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           1.019     9.906    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I5_O)        0.124    10.030 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.802    10.832    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.956 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.032    11.988    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X19Y151        LUT5 (Prop_lut5_I1_O)        0.152    12.140 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.315    12.455    Inst_VGA_Manager/Inst_VGA_Draw/en_reg_0
    SLICE_X18Y150        LUT3 (Prop_lut3_I0_O)        0.326    12.781 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.601    16.382    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.928 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.928    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_move.snake_head_xy_future_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 4.688ns (36.738%)  route 8.073ns (63.262%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT1=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE                         0.000     0.000 r  Inst_GAME_Play/snake_move.snake_head_xy_future_reg[2]/C
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Inst_GAME_Play/snake_move.snake_head_xy_future_reg[2]/Q
                         net (fo=6, routed)           1.302     1.820    Inst_GAME_Play/snake_mesh_xy[0][1]
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     2.342 r  Inst_GAME_Play/snake_head_xy_future0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.342    Inst_GAME_Play/snake_head_xy_future0_inferred__2/i__carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.581 r  Inst_GAME_Play/snake_head_xy_future0_inferred__2/i__carry__0/O[2]
                         net (fo=1, routed)           1.104     3.685    Inst_Buttons_Lock/p_1_in[5]
    SLICE_X8Y150         LUT6 (Prop_lut6_I1_O)        0.302     3.987 r  Inst_Buttons_Lock/snake_move.snake_head_xy_future[6]_i_1/O
                         net (fo=5, routed)           1.070     5.057    Inst_Buttons_Lock/cur_state_reg[2]_7
    SLICE_X6Y149         LUT2 (Prop_lut2_I0_O)        0.124     5.181 r  Inst_Buttons_Lock/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.181    Inst_GAME_Play/i__carry_i_1__3_0[1]
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.714 r  Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.715    Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__0_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.934 f  Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.007     6.940    Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__1_n_7
    SLICE_X4Y149         LUT1 (Prop_lut1_I0_O)        0.295     7.235 r  Inst_GAME_Play/i__carry_i_21/O
                         net (fo=1, routed)           0.000     7.235    Inst_GAME_Play/i__carry_i_21_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.767 r  Inst_GAME_Play/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.768    Inst_Buttons_Lock/i__carry__0_i_3__4_0[0]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 f  Inst_Buttons_Lock/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.860     8.850    Inst_Buttons_Lock/i__carry__0_i_5_n_7
    SLICE_X5Y150         LUT5 (Prop_lut5_I3_O)        0.299     9.149 r  Inst_Buttons_Lock/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     9.149    Inst_GAME_Play/snake_move.snake_length_future_reg[4]_4[0]
    SLICE_X5Y150         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.719 r  Inst_GAME_Play/snake_length_future1_inferred__0/i__carry__0/CO[2]
                         net (fo=1, routed)           0.817    10.535    Inst_Buttons_Lock/CO[0]
    SLICE_X5Y151         LUT2 (Prop_lut2_I0_O)        0.313    10.848 r  Inst_Buttons_Lock/snake_move.food_xy_future[31]_i_1/O
                         net (fo=37, routed)          1.912    12.761    Inst_GAME_Play/E[0]
    SLICE_X12Y145        FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[25]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[25]/Q
                         net (fo=1, routed)           0.080     0.221    Inst_GAME_Play/random_xy[25]
    SLICE_X2Y151         FDPE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[29]/C
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[29]/Q
                         net (fo=1, routed)           0.080     0.221    Inst_GAME_Play/random_xy[29]
    SLICE_X2Y152         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[22]/C
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[22]/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/random_xy[22]
    SLICE_X2Y151         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[26]/C
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[26]/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/random_xy[26]
    SLICE_X2Y152         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[30]/C
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[30]/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/random_xy[30]
    SLICE_X2Y153         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[18]/C
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[18]/Q
                         net (fo=1, routed)           0.091     0.232    Inst_GAME_Play/random_xy[18]
    SLICE_X2Y150         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[7][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[8][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.675%)  route 0.120ns (48.325%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[7][31]/C
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[7][31]/Q
                         net (fo=2, routed)           0.120     0.248    Inst_GAME_Play/snake_mesh_xy[7][31]
    SLICE_X7Y139         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[8][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[14][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[15][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][13]/C
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][13]/Q
                         net (fo=2, routed)           0.111     0.252    Inst_GAME_Play/snake_mesh_xy[14][13]
    SLICE_X37Y140        FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[14][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[15][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136        FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][3]/C
    SLICE_X35Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][3]/Q
                         net (fo=2, routed)           0.111     0.252    Inst_GAME_Play/sig_snake_mesh_xy_reg[14][26]_0[2]
    SLICE_X37Y136        FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[14][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[15][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][4]/C
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[14][4]/Q
                         net (fo=2, routed)           0.111     0.252    Inst_GAME_Play/sig_snake_mesh_xy_reg[14][26]_0[3]
    SLICE_X37Y139        FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[15][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.239ns  (logic 13.807ns (28.621%)  route 34.432ns (71.378%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.317    36.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    36.498 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.296    40.794    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    44.339 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.339    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.958ns  (logic 13.785ns (28.745%)  route 34.173ns (71.255%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.041    36.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    36.223 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.312    40.535    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    44.058 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.058    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.902ns  (logic 13.808ns (28.826%)  route 34.094ns (71.174%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.317    36.374    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    36.498 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.957    40.456    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    44.002 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.002    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.808ns  (logic 13.814ns (28.894%)  route 33.994ns (71.106%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.836    35.894    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    36.018 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.339    40.356    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    43.908 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.908    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.800ns  (logic 13.810ns (28.892%)  route 33.990ns (71.108%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.841    35.899    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    36.023 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.329    40.352    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    43.900 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.900    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.794ns  (logic 13.813ns (28.902%)  route 33.981ns (71.098%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.041    36.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    36.223 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.119    40.343    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    43.894 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.894    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.560ns  (logic 13.814ns (29.045%)  route 33.746ns (70.955%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    34.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.813    35.656    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    35.780 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.328    40.108    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    43.660 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.660    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.430ns  (logic 13.816ns (29.129%)  route 33.615ns (70.871%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    34.934    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    35.058 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.616    35.674    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    35.798 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.179    39.977    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    43.531 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.531    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.363ns  (logic 13.809ns (29.156%)  route 33.554ns (70.844%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    34.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.813    35.656    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    35.780 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.136    39.916    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    43.463 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.463    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.199ns  (logic 13.800ns (29.238%)  route 33.399ns (70.762%))
  Logic Levels:           39  (CARRY4=18 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.629    -3.900    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.456    -3.444 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=44, routed)          2.486    -0.958    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[10]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.124    -0.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.000    -0.834    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_39_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.301 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.301    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5/CO[3]
                         net (fo=315, routed)         4.318     4.134    Inst_VGA_Manager/Inst_VGA_Sync/CO[0]
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.354     4.488 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030/CO[3]
                         net (fo=1, routed)           0.000     4.488    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2030_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.811 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1204/O[1]
                         net (fo=12, routed)          1.864     6.675    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[22]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.332     7.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597/O
                         net (fo=24, routed)          1.766     8.773    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2597_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.326     9.099 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965/O
                         net (fo=1, routed)           0.000     9.099    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2965_n_0
    SLICE_X7Y155         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.500 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.000     9.500    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X7Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     9.614    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X7Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.836 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/O[0]
                         net (fo=2, routed)           0.878    10.714    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_7
    SLICE_X3Y158         LUT5 (Prop_lut5_I1_O)        0.299    11.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999/O
                         net (fo=2, routed)           0.993    12.006    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1999_n_0
    SLICE_X0Y158         LUT6 (Prop_lut6_I0_O)        0.124    12.130 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003/O
                         net (fo=1, routed)           0.000    12.130    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2003_n_0
    SLICE_X0Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/CO[3]
                         net (fo=1, routed)           0.000    12.680    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_0
    SLICE_X0Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.794 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    12.794    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X0Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.016 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[0]
                         net (fo=2, routed)           1.385    14.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_7
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.299    14.700 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216/O
                         net (fo=2, routed)           0.975    15.675    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1216_n_0
    SLICE_X11Y159        LUT4 (Prop_lut4_I3_O)        0.124    15.799 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220/O
                         net (fo=1, routed)           0.000    15.799    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1220_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.200 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.200    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.422 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/O[0]
                         net (fo=3, routed)           0.826    17.248    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_7
    SLICE_X9Y160         LUT2 (Prop_lut2_I0_O)        0.299    17.547 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990/O
                         net (fo=1, routed)           0.000    17.547    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2990_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.187 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/O[3]
                         net (fo=3, routed)           1.202    19.389    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_4
    SLICE_X7Y161         LUT4 (Prop_lut4_I0_O)        0.306    19.695 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898/O
                         net (fo=1, routed)           0.570    20.266    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2898_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.816 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    20.816    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.933 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.933    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.050 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    21.050    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.167 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    21.167    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y165         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.324 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           0.716    22.039    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I1_O)        0.332    22.371 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          3.709    26.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X34Y153        LUT2 (Prop_lut2_I0_O)        0.148    26.228 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           0.997    27.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X37Y153        LUT6 (Prop_lut6_I2_O)        0.328    27.553 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217/O
                         net (fo=9, routed)           1.755    29.308    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_217_n_0
    SLICE_X28Y157        LUT3 (Prop_lut3_I0_O)        0.150    29.458 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174/O
                         net (fo=1, routed)           1.134    30.592    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1174_n_0
    SLICE_X39Y155        LUT6 (Prop_lut6_I0_O)        0.332    30.924 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540/O
                         net (fo=1, routed)           0.404    31.328    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_540_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    31.452 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207/O
                         net (fo=1, routed)           0.736    32.188    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I3_O)        0.124    32.312 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75/O
                         net (fo=1, routed)           0.000    32.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_75_n_0
    SLICE_X36Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    32.529 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           1.142    33.671    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_24_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.299    33.970 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    34.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    34.843 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.050    35.893    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I3_O)        0.124    36.017 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.743    39.761    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    43.299 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.299    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.406ns (78.680%)  route 0.381ns (21.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y141         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           0.381    -0.244    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.021 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.021    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.430ns (75.019%)  route 0.476ns (24.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X8Y144         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.629 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           0.476    -0.153    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.113 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.113    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.422ns (48.859%)  route 1.488ns (51.141%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.356    -0.296    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X19Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.132     0.882    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.118 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.118    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.433ns (45.472%)  route 1.718ns (54.528%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.504    -0.147    Inst_VGA_Manager/Inst_VGA_Draw/en
    SLICE_X18Y150        LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.214     1.112    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.359 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.359    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.425ns (44.302%)  route 1.792ns (55.698%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.494    -0.158    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X19Y150        LUT6 (Prop_lut6_I0_O)        0.045    -0.113 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.297     1.185    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.424 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.424    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.433ns (43.475%)  route 1.863ns (56.525%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.433    -0.219    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X19Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.430     1.257    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.504 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.504    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.438ns (42.878%)  route 1.916ns (57.122%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.458    -0.194    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X20Y152        LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.457     1.309    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.561 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.561    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.440ns (42.589%)  route 1.942ns (57.411%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.457    -0.195    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X20Y152        LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.485     1.335    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.589 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.589    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.410ns (41.429%)  route 1.994ns (58.571%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.458    -0.194    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X20Y152        LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.536     1.387    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.612 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.612    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.411ns  (logic 1.431ns (41.961%)  route 1.980ns (58.039%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.569    -0.793    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X11Y145        FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.433    -0.219    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X19Y150        LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.547     1.373    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.618 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.618    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.066ns  (logic 5.376ns (26.790%)  route 14.690ns (73.210%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.317    17.513    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    17.637 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.296    21.933    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    25.477 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.477    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.785ns  (logic 5.354ns (27.063%)  route 14.431ns (72.937%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.041    17.238    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    17.362 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.312    21.674    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.197 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.197    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.729ns  (logic 5.377ns (27.256%)  route 14.352ns (72.744%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.317    17.513    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    17.637 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.957    21.594    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    25.141 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.141    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.635ns  (logic 5.383ns (27.413%)  route 14.252ns (72.587%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.836    17.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.339    21.495    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    25.047 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.047    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.627ns  (logic 5.379ns (27.407%)  route 14.248ns (72.593%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.841    17.038    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    17.162 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.329    21.490    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    25.039 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.039    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.621ns  (logic 5.382ns (27.431%)  route 14.239ns (72.569%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.041    17.238    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    17.362 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.119    21.481    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    25.033 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.033    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.387ns  (logic 5.383ns (27.764%)  route 14.004ns (72.236%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    15.858    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.813    16.795    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.328    21.247    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    24.799 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.799    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.258ns  (logic 5.385ns (27.962%)  route 13.873ns (72.038%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.964    16.072    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    16.196 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.616    16.813    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I3_O)        0.124    16.937 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.179    21.115    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    24.669 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.669    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.190ns  (logic 5.378ns (28.025%)  route 13.812ns (71.975%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    15.858    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.813    16.795    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I2_O)        0.124    16.919 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.136    21.055    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    24.602 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.602    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 5.369ns (28.220%)  route 13.657ns (71.780%))
  Logic Levels:           11  (LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.809     5.412    Inst_ScaledString/scaling[8].Inst_Scaler/CLK
    SLICE_X32Y156        FDRE                                         r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.419     5.831 r  Inst_ScaledString/scaling[8].Inst_Scaler/char_scaled_reg[60][49]/Q
                         net (fo=12, routed)          2.443     8.273    Inst_VGA_Manager/Inst_VGA_Sync/gameover[6][0][0]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.296     8.569 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538/O
                         net (fo=1, routed)           1.512    10.081    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2538_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946/O
                         net (fo=1, routed)           0.821    11.026    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1946_n_0
    SLICE_X38Y156        LUT5 (Prop_lut5_I4_O)        0.124    11.150 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143/O
                         net (fo=1, routed)           0.162    11.312    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1143_n_0
    SLICE_X38Y156        LUT6 (Prop_lut6_I3_O)        0.124    11.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514/O
                         net (fo=1, routed)           0.966    12.401    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_514_n_0
    SLICE_X37Y154        LUT5 (Prop_lut5_I2_O)        0.124    12.525 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195/O
                         net (fo=2, routed)           0.804    13.329    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_195_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I0_O)        0.124    13.453 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.280    13.733    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_n_0
    SLICE_X36Y152        LUT6 (Prop_lut6_I0_O)        0.124    13.857 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           1.128    14.985    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_23_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.109 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.749    15.858    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.050    17.032    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.743    20.900    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    24.438 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.438    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.186ns (19.522%)  route 0.767ns (80.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.333     2.072    Inst_MainFSM/mode[0]
    SLICE_X3Y154         LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  Inst_MainFSM/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.434     2.552    Inst_Buttons_Lock/cur_state_reg[0]_0
    SLICE_X1Y155         FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.186ns (19.522%)  route 0.767ns (80.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.333     2.072    Inst_MainFSM/mode[0]
    SLICE_X3Y154         LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  Inst_MainFSM/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.434     2.552    Inst_Buttons_Lock/cur_state_reg[0]_0
    SLICE_X1Y155         FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.186ns (19.522%)  route 0.767ns (80.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.333     2.072    Inst_MainFSM/mode[0]
    SLICE_X3Y154         LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  Inst_MainFSM/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.434     2.552    Inst_Buttons_Lock/cur_state_reg[0]_0
    SLICE_X1Y155         FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 1.433ns (43.207%)  route 1.884ns (56.793%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.670     2.409    Inst_VGA_Manager/Inst_VGA_Draw/mode[0]
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.045     2.454 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.214     3.668    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.916 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.916    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.422ns (42.162%)  route 1.951ns (57.838%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.818     2.558    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X19Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.603 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.132     3.736    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     4.972 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.972    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.425ns (41.901%)  route 1.976ns (58.099%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.678     2.418    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X19Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.463 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.297     3.761    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     5.000 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.000    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.433ns (41.712%)  route 2.003ns (58.288%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.572     2.312    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X19Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.357 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.430     3.788    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.035 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.035    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.431ns (40.315%)  route 2.119ns (59.685%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.572     2.312    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X19Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.357 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.547     3.904    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     5.149 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.149    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.438ns (39.431%)  route 2.209ns (60.569%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.751     2.491    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X20Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.536 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.457     3.994    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     5.246 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.246    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.665ns  (logic 1.434ns (39.120%)  route 2.231ns (60.880%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.679     1.599    Inst_MainFSM/CLK
    SLICE_X1Y158         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.141     1.740 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=18, routed)          0.742     2.482    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X19Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.527 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.489     4.016    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     5.264 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.264    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.933%)  route 0.812ns (61.067%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=7, routed)           0.812     1.330    Inst_edge/D[2]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.763     5.185    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.182%)  route 0.604ns (53.818%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.604     1.122    Inst_edge/D[0]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.763     5.185    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.518ns (54.575%)  route 0.431ns (45.425%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.431     0.949    Inst_edge/D[1]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          1.763     5.185    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.595%)  route 0.160ns (49.405%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.160     0.324    Inst_edge/D[1]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.956     2.121    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.085%)  route 0.217ns (56.915%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.217     0.381    Inst_edge/D[0]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.956     2.121    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.325%)  route 0.287ns (63.675%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=7, routed)           0.287     0.451    Inst_edge/D[2]
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=43, routed)          0.956     2.121    Inst_edge/CLK
    SLICE_X1Y157         FDRE                                         r  Inst_edge/sreg_reg[2]/C





