// Seed: 4074642446
module module_0;
  always @(1 == 1 or negedge 1) begin
    {1 == 1, 1} <= id_1;
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) begin
    release id_5;
  end
  module_0();
  assign id_5 = id_5;
  assign id_3[1 : 1] = id_2 == id_4;
endmodule
