{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 23:19:53 2018 " "Info: Processing started: Sat Feb 17 23:19:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist Ula -c Ula " "Info: Command: quartus_map --generate_functional_sim_netlist Ula -c Ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4bits-arch_mult4bits " "Info: Found design unit 1: mult4bits-arch_mult4bits" {  } { { "mult4bits.vhd" "" { Text "E:/Projetos/Ula/mult4bits.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult4bits " "Info: Found entity 1: mult4bits" {  } { { "mult4bits.vhd" "" { Text "E:/Projetos/Ula/mult4bits.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula " "Info: Found design unit 1: ula-ula" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ula_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_package " "Info: Found design unit 1: ula_package" {  } { { "ula_package.vhd" "" { Text "E:/Projetos/Ula/ula_package.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_struct.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_struct-ula_arch " "Info: Found design unit 1: ula_struct-ula_arch" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula_struct " "Info: Found entity 1: ula_struct" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula " "Info: Elaborating entity \"Ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N Ula.vhd(14) " "Warning (10034): Output port \"N\" at Ula.vhd(14) has no driver" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z Ula.vhd(14) " "Warning (10034): Output port \"Z\" at Ula.vhd(14) has no driver" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C Ula.vhd(14) " "Warning (10034): Output port \"C\" at Ula.vhd(14) has no driver" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B Ula.vhd(14) " "Warning (10034): Output port \"B\" at Ula.vhd(14) has no driver" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V Ula.vhd(14) " "Warning (10034): Output port \"V\" at Ula.vhd(14) has no driver" {  } { { "Ula.vhd" "" { Text "E:/Projetos/Ula/Ula.vhd" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_struct ula_struct:startUla " "Info: Elaborating entity \"ula_struct\" for hierarchy \"ula_struct:startUla\"" {  } { { "Ula.vhd" "startUla" { Text "E:/Projetos/Ula/Ula.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C ula_struct.vhd(138) " "Warning (10492): VHDL Process Statement warning at ula_struct.vhd(138): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C ula_struct.vhd(148) " "Warning (10492): VHDL Process Statement warning at ula_struct.vhd(148): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ula_struct.vhd(44) " "Warning (10631): VHDL Process Statement warning at ula_struct.vhd(44): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ula_struct.vhd(44) " "Warning (10631): VHDL Process Statement warning at ula_struct.vhd(44): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "V ula_struct.vhd(44) " "Warning (10631): VHDL Process Statement warning at ula_struct.vhd(44): inferring latch(es) for signal or variable \"V\", which holds its previous value in one or more paths through the process" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B ula_struct.vhd(44) " "Warning (10631): VHDL Process Statement warning at ula_struct.vhd(44): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B ula_struct.vhd(44) " "Info (10041): Inferred latch for \"B\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V ula_struct.vhd(44) " "Info (10041): Inferred latch for \"V\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ula_struct.vhd(44) " "Info (10041): Inferred latch for \"C\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[0\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[1\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[2\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[3\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[4\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[5\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[6\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ula_struct.vhd(44) " "Info (10041): Inferred latch for \"Result\[7\]\" at ula_struct.vhd(44)" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Info: Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux0\"" {  } { { "ula_struct.vhd" "Mux0" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux1\"" {  } { { "ula_struct.vhd" "Mux1" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux2\"" {  } { { "ula_struct.vhd" "Mux2" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux3\"" {  } { { "ula_struct.vhd" "Mux3" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux4\"" {  } { { "ula_struct.vhd" "Mux4" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux5\"" {  } { { "ula_struct.vhd" "Mux5" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux10\"" {  } { { "ula_struct.vhd" "Mux10" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux11\"" {  } { { "ula_struct.vhd" "Mux11" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux12\"" {  } { { "ula_struct.vhd" "Mux12" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux13\"" {  } { { "ula_struct.vhd" "Mux13" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ula_struct:startUla\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ula_struct:startUla\|Mux14\"" {  } { { "ula_struct.vhd" "Mux14" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_struct:startUla\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ula_struct:startUla\|lpm_mux:Mux0\"" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_struct:startUla\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ula_struct:startUla\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Info: Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "E:/Projetos/Ula/db/mux_dqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_struct:startUla\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"ula_struct:startUla\|lpm_mux:Mux4\"" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_struct:startUla\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"ula_struct:startUla\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_struct:startUla\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"ula_struct:startUla\|lpm_mux:Mux14\"" {  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_struct:startUla\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"ula_struct:startUla\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_struct.vhd" "" { Text "E:/Projetos/Ula/ula_struct.vhd" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Info: Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 23:20:01 2018 " "Info: Processing ended: Sat Feb 17 23:20:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
