<p><a href="https://www.google.ie/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjexoThy4HoAhX2FTQIHQs8ACcQFjACegQIBxAB&usg=AOvVaw0eAocWigW9IoLw-ynNvQl8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.ie/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjexoThy4HoAhX2FTQIHQs8ACcQFjACegQIBxAB&usg=AOvVaw0eAocWigW9IoLw-ynNvQl8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.ie/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjexoThy4HoAhX2FTQIHQs8ACcQFjACegQIBxAB&usg=AOvVaw0eAocWigW9IoLw-ynNvQl8">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
