// Seed: 1209213544
module module_0 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    output supply1 id_5
);
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    input uwire id_9,
    output wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wand id_14,
    output wor id_15,
    input wire id_16,
    output wor id_17
);
  wire id_19;
  assign id_15 = -1 ? 1 - id_7 : id_6;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_17,
      id_1,
      id_10
  );
  logic [-1 'b0 : 1 'b0] id_20;
  ;
endmodule
