

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Sun Aug  2 12:56:55 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.283 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40008|  2457608| 0.411 ms | 25.272 ms |  40008|  2457608|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40006|  2457606|         8|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      0|       0|    550|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     382|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     382|    689|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |yuv_filter_mac_mucud_U2  |yuv_filter_mac_mucud  | i0 + i1 * i2 |
    |yuv_filter_mac_mudEe_U3  |yuv_filter_mac_mudEe  | i0 * i1 + i2 |
    |yuv_filter_mac_mueOg_U4  |yuv_filter_mac_mueOg  | i0 + i1 * i2 |
    |yuv_filter_mul_mubkb_U1  |yuv_filter_mul_mubkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_581_p2            |     *    |      0|  0|  41|           8|           8|
    |mul_ln59_fu_331_p2       |     *    |      0|  0|  41|           7|           8|
    |add_ln45_fu_242_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln54_1_fu_309_p2     |     +    |      0|  0|  23|          23|          23|
    |add_ln54_fu_299_p2       |     +    |      0|  0|  23|          23|          23|
    |add_ln57_1_fu_392_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln57_2_fu_411_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln57_3_fu_398_p2     |     +    |      0|  0|  15|           8|           9|
    |add_ln57_fu_382_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln58_1_fu_523_p2     |     +    |      0|  0|  23|           8|          16|
    |add_ln58_2_fu_528_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln59_1_fu_492_p2     |     +    |      0|  0|  23|           8|          14|
    |add_ln59_2_fu_502_p2     |     +    |      0|  0|  23|          16|          16|
    |out_channels_ch1_d0      |     +    |      0|  0|  15|           5|           8|
    |x_fu_248_p2              |     +    |      0|  0|  23|           1|          16|
    |y_fu_315_p2              |     +    |      0|  0|  23|           1|          16|
    |sub_ln58_fu_459_p2       |     -    |      0|  0|  23|          16|          16|
    |sub_ln59_1_fu_486_p2     |     -    |      0|  0|  23|          14|          14|
    |sub_ln59_fu_465_p2       |     -    |      0|  0|  17|           1|          13|
    |icmp_ln45_fu_237_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_fu_254_p2      |   icmp   |      0|  0|  13|          16|          16|
    |select_ln54_1_fu_267_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln54_fu_259_p3    |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |out_channels_ch2_d0      |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_d0      |    xor   |      0|  0|   9|           8|           9|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 550|         303|         350|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_x_0_phi_fu_211_p4  |   9|          2|   16|         32|
    |indvar_flatten_reg_196        |   9|          2|   32|         64|
    |x_0_reg_207                   |   9|          2|   16|         32|
    |y_0_reg_218                   |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   83|        168|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_reg_673                |   8|   0|    8|          0|
    |G_reg_666                |   8|   0|    8|          0|
    |R_reg_659                |   8|   0|    8|          0|
    |add_ln54_1_reg_627       |  23|   0|   23|          0|
    |add_ln58_reg_696         |  16|   0|   16|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |icmp_ln45_reg_613        |   1|   0|    1|          0|
    |indvar_flatten_reg_196   |  32|   0|   32|          0|
    |mul_ln30_reg_608         |  32|   0|   32|          0|
    |mul_ln59_reg_681         |  16|   0|   16|          0|
    |select_ln54_1_reg_622    |  16|   0|   16|          0|
    |sub_ln58_reg_691         |  12|   0|   16|          4|
    |trunc_ln6_reg_701        |   8|   0|    8|          0|
    |trunc_ln_reg_686         |   8|   0|    8|          0|
    |x_0_reg_207              |  16|   0|   16|          0|
    |y_0_reg_218              |  16|   0|   16|          0|
    |zext_ln54_1_reg_637      |  23|   0|   64|         41|
    |icmp_ln45_reg_613        |  64|  32|    1|          0|
    |zext_ln54_1_reg_637      |  64|  32|   64|         41|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 382|  64|  364|         86|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:30]   --->   Operation 11 'read' 'in_height_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:30]   --->   Operation 12 'read' 'in_width_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %in_width_read_3 to i32" [yuv_filter.c:30]   --->   Operation 13 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i16 %in_height_read_3 to i32" [yuv_filter.c:30]   --->   Operation 14 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln30 = mul i32 %zext_ln30_1, %zext_ln30" [yuv_filter.c:30]   --->   Operation 15 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:45]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %0 ], [ %add_ln45, %RGB2YUV_LOOP_Y ]" [yuv_filter.c:45]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %select_ln54_1, %RGB2YUV_LOOP_Y ]" [yuv_filter.c:54]   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %0 ], [ %y, %RGB2YUV_LOOP_Y ]"   --->   Operation 19 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %indvar_flatten, %mul_ln30" [yuv_filter.c:45]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln45 = add i32 %indvar_flatten, 1" [yuv_filter.c:45]   --->   Operation 21 'add' 'add_ln45' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %2, label %RGB2YUV_LOOP_Y" [yuv_filter.c:45]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0" [yuv_filter.c:45]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln48 = icmp eq i16 %y_0, %in_height_read_3" [yuv_filter.c:48]   --->   Operation 24 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln45)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%select_ln54 = select i1 %icmp_ln48, i16 0, i16 %y_0" [yuv_filter.c:54]   --->   Operation 25 'select' 'select_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.80ns)   --->   "%select_ln54_1 = select i1 %icmp_ln48, i16 %x, i16 %x_0" [yuv_filter.c:54]   --->   Operation 26 'select' 'select_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %select_ln54_1 to i13" [yuv_filter.c:54]   --->   Operation 27 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln54_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln54, i10 0)" [yuv_filter.c:54]   --->   Operation 28 'bitconcatenate' 'zext_ln54_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i16 %select_ln54_1 to i15" [yuv_filter.c:54]   --->   Operation 29 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln54_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln54_1, i8 0)" [yuv_filter.c:54]   --->   Operation 30 'bitconcatenate' 'zext_ln54_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54 = add i23 %zext_ln54_cast, %zext_ln54_2_cast" [yuv_filter.c:54]   --->   Operation 31 'add' 'add_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %select_ln54 to i23" [yuv_filter.c:54]   --->   Operation 32 'zext' 'zext_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i23 %zext_ln54, %add_ln54" [yuv_filter.c:54]   --->   Operation 33 'add' 'add_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln54" [yuv_filter.c:48]   --->   Operation 34 'add' 'y' <Predicate = (!icmp_ln45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i23 %add_ln54_1 to i64" [yuv_filter.c:54]   --->   Operation 35 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:54]   --->   Operation 36 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:55]   --->   Operation 37 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:56]   --->   Operation 38 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 39 [4/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54]   --->   Operation 39 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 40 [4/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55]   --->   Operation 40 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 41 [4/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56]   --->   Operation 41 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [3/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54]   --->   Operation 42 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55]   --->   Operation 43 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [3/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56]   --->   Operation 44 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [2/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54]   --->   Operation 45 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55]   --->   Operation 46 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [2/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56]   --->   Operation 47 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 48 [1/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54]   --->   Operation 48 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55]   --->   Operation 49 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [1/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56]   --->   Operation 50 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %R to i16" [yuv_filter.c:57]   --->   Operation 51 'zext' 'zext_ln57' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (4.17ns)   --->   "%mul_ln59 = mul i16 122, %zext_ln57" [yuv_filter.c:59]   --->   Operation 52 'mul' 'mul_ln59' <Predicate = (!icmp_ln45)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.2>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %R to i15" [yuv_filter.c:57]   --->   Operation 53 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)" [yuv_filter.c:57]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i14 %shl_ln to i15" [yuv_filter.c:57]   --->   Operation 55 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln57_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)" [yuv_filter.c:57]   --->   Operation 56 'bitconcatenate' 'shl_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i9 %shl_ln57_1 to i15" [yuv_filter.c:57]   --->   Operation 57 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %G to i16" [yuv_filter.c:57]   --->   Operation 58 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i8 %G to i9" [yuv_filter.c:57]   --->   Operation 59 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln57_2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)" [yuv_filter.c:57]   --->   Operation 60 'bitconcatenate' 'shl_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i15 %shl_ln57_2 to i16" [yuv_filter.c:57]   --->   Operation 61 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i8 %B to i13" [yuv_filter.c:57]   --->   Operation 62 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (3.36ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 25, %zext_ln57_7" [yuv_filter.c:57]   --->   Operation 63 'mul' 'mul_ln57' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 64 [1/1] (1.81ns)   --->   "%add_ln57 = add i15 %zext_ln57_3, %zext_ln57_2" [yuv_filter.c:57]   --->   Operation 64 'add' 'add_ln57' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i15 %add_ln57 to i16" [yuv_filter.c:57]   --->   Operation 65 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i16 %zext_ln57_8, %zext_ln57_6" [yuv_filter.c:57]   --->   Operation 66 'add' 'add_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln57_3 = add i9 128, %zext_ln57_5" [yuv_filter.c:57]   --->   Operation 67 'add' 'add_ln57_3' <Predicate = (!icmp_ln45)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i9 %add_ln57_3 to i13" [yuv_filter.c:57]   --->   Operation 68 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %zext_ln57_9, %mul_ln57" [yuv_filter.c:57]   --->   Operation 69 'add' 'add_ln57_4' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i13 %add_ln57_4 to i16" [yuv_filter.c:57]   --->   Operation 70 'zext' 'zext_ln57_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i16 %zext_ln57_10, %add_ln57_1" [yuv_filter.c:57]   --->   Operation 71 'add' 'add_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln57_2, i32 8, i32 15)" [yuv_filter.c:57]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 -38, %zext_ln57_1" [yuv_filter.c:58]   --->   Operation 73 'mul' 'mul_ln58' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i15 %mul_ln58 to i16" [yuv_filter.c:58]   --->   Operation 74 'sext' 'sext_ln58' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (4.17ns)   --->   "%mul_ln58_1 = mul i16 -74, %zext_ln57_4" [yuv_filter.c:58]   --->   Operation 75 'mul' 'mul_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)" [yuv_filter.c:58]   --->   Operation 76 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i15 %shl_ln1 to i16" [yuv_filter.c:58]   --->   Operation 77 'zext' 'zext_ln58' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln58_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)" [yuv_filter.c:58]   --->   Operation 78 'bitconcatenate' 'shl_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %shl_ln58_1 to i13" [yuv_filter.c:58]   --->   Operation 79 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %shl_ln58_1 to i16" [yuv_filter.c:58]   --->   Operation 80 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.94ns)   --->   "%sub_ln58 = sub i16 %zext_ln58, %zext_ln58_2" [yuv_filter.c:58]   --->   Operation 81 'sub' 'sub_ln58' <Predicate = (!icmp_ln45)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln58 = add i16 %sext_ln58, %mul_ln58_1" [yuv_filter.c:58]   --->   Operation 82 'add' 'add_ln58' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (3.36ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59_1 = mul i16 -94, %zext_ln57_4" [yuv_filter.c:59]   --->   Operation 83 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (1.54ns)   --->   "%sub_ln59 = sub i13 0, %zext_ln58_1" [yuv_filter.c:59]   --->   Operation 84 'sub' 'sub_ln59' <Predicate = (!icmp_ln45)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i13 %sub_ln59 to i14" [yuv_filter.c:59]   --->   Operation 85 'sext' 'sext_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)" [yuv_filter.c:59]   --->   Operation 86 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i9 %shl_ln2 to i14" [yuv_filter.c:59]   --->   Operation 87 'zext' 'zext_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i14 %sext_ln59, %zext_ln59" [yuv_filter.c:59]   --->   Operation 88 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln59 = add i16 %mul_ln59, %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 89 'add' 'add_ln59' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i14 128, %sub_ln59_1" [yuv_filter.c:59]   --->   Operation 90 'add' 'add_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i14 %add_ln59_1 to i16" [yuv_filter.c:59]   --->   Operation 91 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.07ns)   --->   "%add_ln59_2 = add i16 %sext_ln59_1, %add_ln59" [yuv_filter.c:59]   --->   Operation 92 'add' 'add_ln59_2' <Predicate = (!icmp_ln45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln59_2, i32 8, i32 15)" [yuv_filter.c:59]   --->   Operation 93 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.14>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:60]   --->   Operation 94 'getelementptr' 'out_channels_ch1_add' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:61]   --->   Operation 95 'getelementptr' 'out_channels_ch2_add' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:62]   --->   Operation 96 'getelementptr' 'out_channels_ch3_add' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.91ns)   --->   "%Y = add i8 16, %trunc_ln" [yuv_filter.c:57]   --->   Operation 97 'add' 'Y' <Predicate = (!icmp_ln45)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1 = add i16 128, %sub_ln58" [yuv_filter.c:58]   --->   Operation 98 'add' 'add_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i16 %add_ln58_1, %add_ln58" [yuv_filter.c:58]   --->   Operation 99 'add' 'add_ln58_2' <Predicate = (!icmp_ln45)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln58_2, i32 8, i32 15)" [yuv_filter.c:58]   --->   Operation 100 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, -128" [yuv_filter.c:58]   --->   Operation 101 'xor' 'U' <Predicate = (!icmp_ln45)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, -128" [yuv_filter.c:59]   --->   Operation 102 'xor' 'V' <Predicate = (!icmp_ln45)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "store i8 %Y, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:60]   --->   Operation 103 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "store i8 %U, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:61]   --->   Operation 104 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 105 [2/2] (3.25ns)   --->   "store i8 %V, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:62]   --->   Operation 105 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2Y)"   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 107 'speclooptripcount' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [yuv_filter.c:48]   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [yuv_filter.c:48]   --->   Operation 109 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:49]   --->   Operation 110 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "store i8 %Y, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:60]   --->   Operation 111 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "store i8 %U, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:61]   --->   Operation 112 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 113 [1/2] (3.25ns)   --->   "store i8 %V, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:62]   --->   Operation 113 'store' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_3)" [yuv_filter.c:63]   --->   Operation 114 'specregionend' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:48]   --->   Operation 115 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_3, 0" [yuv_filter.c:65]   --->   Operation 116 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_3, 1" [yuv_filter.c:65]   --->   Operation 117 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:65]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_3      (read             ) [ 00111111111]
in_width_read_3       (read             ) [ 00111111111]
zext_ln30             (zext             ) [ 00000000000]
zext_ln30_1           (zext             ) [ 00000000000]
mul_ln30              (mul              ) [ 00111111110]
br_ln45               (br               ) [ 01111111110]
indvar_flatten        (phi              ) [ 00100000000]
x_0                   (phi              ) [ 00100000000]
y_0                   (phi              ) [ 00100000000]
icmp_ln45             (icmp             ) [ 00111111110]
add_ln45              (add              ) [ 01111111110]
br_ln45               (br               ) [ 00000000000]
x                     (add              ) [ 00000000000]
icmp_ln48             (icmp             ) [ 00000000000]
select_ln54           (select           ) [ 00000000000]
select_ln54_1         (select           ) [ 01111111110]
trunc_ln54            (trunc            ) [ 00000000000]
zext_ln54_cast        (bitconcatenate   ) [ 00000000000]
trunc_ln54_1          (trunc            ) [ 00000000000]
zext_ln54_2_cast      (bitconcatenate   ) [ 00000000000]
add_ln54              (add              ) [ 00000000000]
zext_ln54             (zext             ) [ 00000000000]
add_ln54_1            (add              ) [ 00110000000]
y                     (add              ) [ 01111111110]
zext_ln54_1           (zext             ) [ 00101111100]
in_channels_ch1_addr  (getelementptr    ) [ 00101110000]
in_channels_ch2_addr  (getelementptr    ) [ 00101110000]
in_channels_ch3_addr  (getelementptr    ) [ 00101110000]
R                     (load             ) [ 00100001000]
G                     (load             ) [ 00100001000]
B                     (load             ) [ 00100001000]
zext_ln57             (zext             ) [ 00000000000]
mul_ln59              (mul              ) [ 00100001000]
zext_ln57_1           (zext             ) [ 00000000000]
shl_ln                (bitconcatenate   ) [ 00000000000]
zext_ln57_2           (zext             ) [ 00000000000]
shl_ln57_1            (bitconcatenate   ) [ 00000000000]
zext_ln57_3           (zext             ) [ 00000000000]
zext_ln57_4           (zext             ) [ 00000000000]
zext_ln57_5           (zext             ) [ 00000000000]
shl_ln57_2            (bitconcatenate   ) [ 00000000000]
zext_ln57_6           (zext             ) [ 00000000000]
zext_ln57_7           (zext             ) [ 00000000000]
mul_ln57              (mul              ) [ 00000000000]
add_ln57              (add              ) [ 00000000000]
zext_ln57_8           (zext             ) [ 00000000000]
add_ln57_1            (add              ) [ 00000000000]
add_ln57_3            (add              ) [ 00000000000]
zext_ln57_9           (zext             ) [ 00000000000]
add_ln57_4            (add              ) [ 00000000000]
zext_ln57_10          (zext             ) [ 00000000000]
add_ln57_2            (add              ) [ 00000000000]
trunc_ln              (partselect       ) [ 00100000100]
mul_ln58              (mul              ) [ 00000000000]
sext_ln58             (sext             ) [ 00000000000]
mul_ln58_1            (mul              ) [ 00000000000]
shl_ln1               (bitconcatenate   ) [ 00000000000]
zext_ln58             (zext             ) [ 00000000000]
shl_ln58_1            (bitconcatenate   ) [ 00000000000]
zext_ln58_1           (zext             ) [ 00000000000]
zext_ln58_2           (zext             ) [ 00000000000]
sub_ln58              (sub              ) [ 00100000100]
add_ln58              (add              ) [ 00100000100]
mul_ln59_1            (mul              ) [ 00000000000]
sub_ln59              (sub              ) [ 00000000000]
sext_ln59             (sext             ) [ 00000000000]
shl_ln2               (bitconcatenate   ) [ 00000000000]
zext_ln59             (zext             ) [ 00000000000]
sub_ln59_1            (sub              ) [ 00000000000]
add_ln59              (add              ) [ 00000000000]
add_ln59_1            (add              ) [ 00000000000]
sext_ln59_1           (sext             ) [ 00000000000]
add_ln59_2            (add              ) [ 00000000000]
trunc_ln6             (partselect       ) [ 00100000100]
out_channels_ch1_add  (getelementptr    ) [ 00100000010]
out_channels_ch2_add  (getelementptr    ) [ 00100000010]
out_channels_ch3_add  (getelementptr    ) [ 00100000010]
Y                     (add              ) [ 00100000010]
add_ln58_1            (add              ) [ 00000000000]
add_ln58_2            (add              ) [ 00000000000]
trunc_ln5             (partselect       ) [ 00000000000]
U                     (xor              ) [ 00100000010]
V                     (xor              ) [ 00100000010]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln48     (specloopname     ) [ 00000000000]
tmp_3                 (specregionbegin  ) [ 00000000000]
specpipeline_ln49     (specpipeline     ) [ 00000000000]
store_ln60            (store            ) [ 00000000000]
store_ln61            (store            ) [ 00000000000]
store_ln62            (store            ) [ 00000000000]
empty                 (specregionend    ) [ 00000000000]
br_ln48               (br               ) [ 01111111110]
mrv                   (insertvalue      ) [ 00000000000]
mrv_1                 (insertvalue      ) [ 00000000000]
ret_ln65              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2Y"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="in_height_read_3_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_width_read_3_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_channels_ch1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="23" slack="0"/>
<pin id="122" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="in_channels_ch2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="23" slack="0"/>
<pin id="129" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_channels_ch3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="23" slack="0"/>
<pin id="136" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="out_channels_ch1_add_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="23" slack="5"/>
<pin id="161" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_channels_ch2_add_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="23" slack="5"/>
<pin id="168" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_channels_ch3_add_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="23" slack="5"/>
<pin id="175" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="22" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="indvar_flatten_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvar_flatten_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="y_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln30_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln30_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln45_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln45_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln48_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln54_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln54_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln54_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln54_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="23" slack="0"/>
<pin id="281" dir="0" index="1" bw="13" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln54_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln54_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln54_2_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="0" index="1" bw="15" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln54_2_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln54_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="23" slack="0"/>
<pin id="301" dir="0" index="1" bw="23" slack="0"/>
<pin id="302" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln54_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln54_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="23" slack="0"/>
<pin id="312" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="y_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln54_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="23" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln57_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln59_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln57_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln57_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln57_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln57_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln57_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln57_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shl_ln57_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_2/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln57_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln57_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_7/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln57_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="14" slack="0"/>
<pin id="385" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln57_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_8/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln57_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="0"/>
<pin id="394" dir="0" index="1" bw="15" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln57_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln57_9_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_9/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln57_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_10/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln57_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="0" index="3" bw="5" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="mul_ln58_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58_1/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="1"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln58_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln58_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="1"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln58_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="0"/>
<pin id="453" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln58_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln58_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="12" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln59_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="12" slack="0"/>
<pin id="468" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln59_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="1"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln59_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln59_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln59_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="14" slack="0"/>
<pin id="495" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln59_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln59_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln6_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="5" slack="0"/>
<pin id="512" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="Y_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="1"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln58_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="1"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln58_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="1"/>
<pin id="531" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="5" slack="0"/>
<pin id="538" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="U_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="mrv_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="2"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="mrv_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="2"/>
<pin id="564" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/10 "/>
</bind>
</comp>

<comp id="566" class="1007" name="mul_ln30_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/1 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="0" index="2" bw="9" slack="0"/>
<pin id="576" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln57/7 add_ln57_4/7 "/>
</bind>
</comp>

<comp id="581" class="1007" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="15" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="16" slack="0"/>
<pin id="585" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/7 sext_ln58/7 add_ln58/7 "/>
</bind>
</comp>

<comp id="589" class="1007" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="593" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59_1/7 add_ln59/7 "/>
</bind>
</comp>

<comp id="597" class="1005" name="in_height_read_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="in_width_read_3_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="2"/>
<pin id="605" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_width_read_3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul_ln30_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="613" class="1005" name="icmp_ln45_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln45_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="622" class="1005" name="select_ln54_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln54_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="23" slack="1"/>
<pin id="629" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="y_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln54_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="5"/>
<pin id="639" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln54_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="in_channels_ch1_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="22" slack="1"/>
<pin id="646" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="in_channels_ch2_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="22" slack="1"/>
<pin id="651" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="in_channels_ch3_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="22" slack="1"/>
<pin id="656" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="R_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="666" class="1005" name="G_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="673" class="1005" name="B_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="681" class="1005" name="mul_ln59_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59 "/>
</bind>
</comp>

<comp id="686" class="1005" name="trunc_ln_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="691" class="1005" name="sub_ln58_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="1"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln58 "/>
</bind>
</comp>

<comp id="696" class="1005" name="add_ln58_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="701" class="1005" name="trunc_ln6_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="706" class="1005" name="out_channels_ch1_add_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="22" slack="1"/>
<pin id="708" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="711" class="1005" name="out_channels_ch2_add_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="22" slack="1"/>
<pin id="713" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="716" class="1005" name="out_channels_ch3_add_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="22" slack="1"/>
<pin id="718" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="721" class="1005" name="Y_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="726" class="1005" name="U_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="731" class="1005" name="V_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="118" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="125" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="132" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="157" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="164" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="171" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="112" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="106" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="200" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="200" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="211" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="222" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="222" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="248" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="211" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="279" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="259" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="259" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="330"><net_src comp="139" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="358" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="347" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="375" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="365" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="392" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="431"><net_src comp="62" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="362" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="64" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="444" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="440" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="451" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="42" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="471" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="517" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="54" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="56" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="555"><net_src comp="550" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="233" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="229" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="379" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="404" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="337" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="427" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="68" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="362" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="589" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="600"><net_src comp="106" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="606"><net_src comp="112" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="611"><net_src comp="566" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="616"><net_src comp="237" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="242" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="625"><net_src comp="267" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="630"><net_src comp="309" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="635"><net_src comp="315" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="640"><net_src comp="321" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="647"><net_src comp="118" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="652"><net_src comp="125" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="657"><net_src comp="132" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="662"><net_src comp="139" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="669"><net_src comp="145" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="676"><net_src comp="151" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="684"><net_src comp="331" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="689"><net_src comp="417" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="694"><net_src comp="459" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="699"><net_src comp="581" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="704"><net_src comp="507" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="709"><net_src comp="157" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="714"><net_src comp="164" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="719"><net_src comp="171" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="724"><net_src comp="517" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="729"><net_src comp="543" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="734"><net_src comp="550" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: out_channels_ch1 | {8 9 }
	Port: out_channels_ch2 | {8 9 }
	Port: out_channels_ch3 | {8 9 }
 - Input state : 
	Port: rgb2yuv : in_channels_ch1 | {3 4 5 6 }
	Port: rgb2yuv : in_channels_ch2 | {3 4 5 6 }
	Port: rgb2yuv : in_channels_ch3 | {3 4 5 6 }
	Port: rgb2yuv : in_width_read | {1 }
	Port: rgb2yuv : in_height_read | {1 }
  - Chain level:
	State 1
		mul_ln30 : 1
	State 2
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		x : 1
		icmp_ln48 : 1
		select_ln54 : 2
		select_ln54_1 : 2
		trunc_ln54 : 3
		zext_ln54_cast : 4
		trunc_ln54_1 : 3
		zext_ln54_2_cast : 4
		add_ln54 : 5
		zext_ln54 : 3
		add_ln54_1 : 6
		y : 3
	State 3
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		G : 2
		B : 2
	State 4
	State 5
	State 6
		zext_ln57 : 1
		mul_ln59 : 2
	State 7
		zext_ln57_2 : 1
		zext_ln57_3 : 1
		zext_ln57_6 : 1
		mul_ln57 : 1
		add_ln57 : 2
		zext_ln57_8 : 3
		add_ln57_1 : 4
		add_ln57_3 : 1
		zext_ln57_9 : 2
		add_ln57_4 : 3
		zext_ln57_10 : 4
		add_ln57_2 : 5
		trunc_ln : 6
		mul_ln58 : 1
		sext_ln58 : 2
		mul_ln58_1 : 1
		zext_ln58 : 1
		zext_ln58_1 : 1
		zext_ln58_2 : 1
		sub_ln58 : 2
		add_ln58 : 3
		mul_ln59_1 : 1
		sub_ln59 : 2
		sext_ln59 : 3
		zext_ln59 : 1
		sub_ln59_1 : 4
		add_ln59 : 2
		add_ln59_1 : 5
		sext_ln59_1 : 6
		add_ln59_2 : 7
		trunc_ln6 : 8
	State 8
		add_ln58_2 : 1
		trunc_ln5 : 2
		U : 3
		store_ln60 : 1
		store_ln61 : 3
	State 9
		empty : 1
	State 10
		mrv_1 : 1
		ret_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln45_fu_242       |    0    |    0    |    39   |
|          |           x_fu_248           |    0    |    0    |    23   |
|          |        add_ln54_fu_299       |    0    |    0    |    23   |
|          |       add_ln54_1_fu_309      |    0    |    0    |    23   |
|          |           y_fu_315           |    0    |    0    |    23   |
|          |        add_ln57_fu_382       |    0    |    0    |    19   |
|    add   |       add_ln57_1_fu_392      |    0    |    0    |    23   |
|          |       add_ln57_3_fu_398      |    0    |    0    |    15   |
|          |       add_ln57_2_fu_411      |    0    |    0    |    23   |
|          |       add_ln59_1_fu_492      |    0    |    0    |    23   |
|          |       add_ln59_2_fu_502      |    0    |    0    |    23   |
|          |           Y_fu_517           |    0    |    0    |    15   |
|          |       add_ln58_1_fu_523      |    0    |    0    |    23   |
|          |       add_ln58_2_fu_528      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln59_fu_331       |    0    |    0    |    41   |
|    mul   |       mul_ln58_1_fu_427      |    0    |    0    |    41   |
|          |        mul_ln30_fu_566       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln58_fu_459       |    0    |    0    |    21   |
|    sub   |        sub_ln59_fu_465       |    0    |    0    |    12   |
|          |       sub_ln59_1_fu_486      |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln54_fu_259      |    0    |    0    |    16   |
|          |     select_ln54_1_fu_267     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln45_fu_237       |    0    |    0    |    18   |
|          |       icmp_ln48_fu_254       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    xor   |           U_fu_543           |    0    |    0    |    8    |
|          |           V_fu_550           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_572          |    1    |    0    |    0    |
|  muladd  |          grp_fu_581          |    1    |    0    |    0    |
|          |          grp_fu_589          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_3_read_fu_106 |    0    |    0    |    0    |
|          |  in_width_read_3_read_fu_112 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln30_fu_229       |    0    |    0    |    0    |
|          |      zext_ln30_1_fu_233      |    0    |    0    |    0    |
|          |       zext_ln54_fu_305       |    0    |    0    |    0    |
|          |      zext_ln54_1_fu_321      |    0    |    0    |    0    |
|          |       zext_ln57_fu_327       |    0    |    0    |    0    |
|          |      zext_ln57_1_fu_337      |    0    |    0    |    0    |
|          |      zext_ln57_2_fu_347      |    0    |    0    |    0    |
|          |      zext_ln57_3_fu_358      |    0    |    0    |    0    |
|          |      zext_ln57_4_fu_362      |    0    |    0    |    0    |
|   zext   |      zext_ln57_5_fu_365      |    0    |    0    |    0    |
|          |      zext_ln57_6_fu_375      |    0    |    0    |    0    |
|          |      zext_ln57_7_fu_379      |    0    |    0    |    0    |
|          |      zext_ln57_8_fu_388      |    0    |    0    |    0    |
|          |      zext_ln57_9_fu_404      |    0    |    0    |    0    |
|          |      zext_ln57_10_fu_408     |    0    |    0    |    0    |
|          |       zext_ln58_fu_440       |    0    |    0    |    0    |
|          |      zext_ln58_1_fu_451      |    0    |    0    |    0    |
|          |      zext_ln58_2_fu_455      |    0    |    0    |    0    |
|          |       zext_ln59_fu_482       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln54_fu_275      |    0    |    0    |    0    |
|          |      trunc_ln54_1_fu_287     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     zext_ln54_cast_fu_279    |    0    |    0    |    0    |
|          |    zext_ln54_2_cast_fu_291   |    0    |    0    |    0    |
|          |         shl_ln_fu_340        |    0    |    0    |    0    |
|bitconcatenate|       shl_ln57_1_fu_351      |    0    |    0    |    0    |
|          |       shl_ln57_2_fu_368      |    0    |    0    |    0    |
|          |        shl_ln1_fu_433        |    0    |    0    |    0    |
|          |       shl_ln58_1_fu_444      |    0    |    0    |    0    |
|          |        shl_ln2_fu_475        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_417       |    0    |    0    |    0    |
|partselect|       trunc_ln6_fu_507       |    0    |    0    |    0    |
|          |       trunc_ln5_fu_533       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln59_fu_471       |    0    |    0    |    0    |
|          |      sext_ln59_1_fu_498      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_556          |    0    |    0    |    0    |
|          |         mrv_1_fu_561         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   535   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_673         |    8   |
|          G_reg_666         |    8   |
|          R_reg_659         |    8   |
|          U_reg_726         |    8   |
|          V_reg_731         |    8   |
|          Y_reg_721         |    8   |
|      add_ln45_reg_617      |   32   |
|     add_ln54_1_reg_627     |   23   |
|      add_ln58_reg_696      |   16   |
|      icmp_ln45_reg_613     |    1   |
|in_channels_ch1_addr_reg_644|   22   |
|in_channels_ch2_addr_reg_649|   22   |
|in_channels_ch3_addr_reg_654|   22   |
|  in_height_read_3_reg_597  |   16   |
|   in_width_read_3_reg_603  |   16   |
|   indvar_flatten_reg_196   |   32   |
|      mul_ln30_reg_608      |   32   |
|      mul_ln59_reg_681      |   16   |
|out_channels_ch1_add_reg_706|   22   |
|out_channels_ch2_add_reg_711|   22   |
|out_channels_ch3_add_reg_716|   22   |
|    select_ln54_1_reg_622   |   16   |
|      sub_ln58_reg_691      |   16   |
|      trunc_ln6_reg_701     |    8   |
|      trunc_ln_reg_686      |    8   |
|         x_0_reg_207        |   16   |
|         y_0_reg_218        |   16   |
|          y_reg_632         |   16   |
|     zext_ln54_1_reg_637    |   64   |
+----------------------------+--------+
|            Total           |   524  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_178 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_184 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_190 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_589    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   344  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   535  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   524  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   524  |   625  |
+-----------+--------+--------+--------+--------+
